VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {mtm_Alu}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {worst}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {1.700}
  {Temperature} {80.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v17.13-s098_1 ((64bit) 02/08/2018 11:36 (Linux 2.6.18-194.el5))}
  {DATE} {September 08, 2019}
END_BANNER
PATH 1
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[47]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[47]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.995}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.686}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.402}
    {=} {Slack Time} {8.284}
  END_SLK_CLC
  SLK 8.284
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.284} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.284} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.359} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.359} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.005} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.005} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.680} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.006} { 0.000} {0.669} {0.262} { 11.402} { 19.686} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.558} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.555} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.295} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.006} { 0.000} {0.257} {0.177} {-0.005} {-8.289} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[48]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[48]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.996}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.687}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.402}
    {=} {Slack Time} {8.285}
  END_SLK_CLC
  SLK 8.285
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.285} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.286} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.360} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.360} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.006} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.006} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.681} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.006} { 0.000} {0.669} {0.262} { 11.402} { 19.687} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.559} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.557} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.296} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.007} { 0.000} {0.257} {0.177} {-0.004} {-8.289} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[15]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[15]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.996}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.687}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.402}
    {=} {Slack Time} {8.285}
  END_SLK_CLC
  SLK 8.285
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.285} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.286} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.361} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.361} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.006} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.006} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.681} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.006} { 0.000} {0.669} {0.262} { 11.402} { 19.687} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.559} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.557} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.297} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.008} { 0.000} {0.257} {0.177} {-0.004} {-8.289} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[16]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[16]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.996}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.687}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.402}
    {=} {Slack Time} {8.285}
  END_SLK_CLC
  SLK 8.285
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.285} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.286} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.361} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.361} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.006} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.006} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.681} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.006} { 0.000} {0.669} {0.262} { 11.402} { 19.687} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.560} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.557} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.297} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.008} { 0.000} {0.257} {0.177} {-0.004} {-8.289} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[46]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[46]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.993}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.684}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.398}
    {=} {Slack Time} {8.286}
  END_SLK_CLC
  SLK 8.286
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.286} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.286} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.361} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.361} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.007} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.007} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.681} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.002} { 0.000} {0.669} {0.262} { 11.398} { 19.684} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.560} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.557} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.297} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.004} { 0.000} {0.257} {0.177} {-0.007} {-8.293} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[45]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[45]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.993}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.684}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.398}
    {=} {Slack Time} {8.286}
  END_SLK_CLC
  SLK 8.286
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.286} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.286} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.361} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.361} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.007} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.007} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.681} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.002} { 0.000} {0.669} {0.262} { 11.398} { 19.684} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.560} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.557} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.297} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.004} { 0.000} {0.257} {0.177} {-0.007} {-8.293} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[40]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[40]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.997}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.688}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.402}
    {=} {Slack Time} {8.286}
  END_SLK_CLC
  SLK 8.286
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.286} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.287} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.361} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.361} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.007} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.007} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.682} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.006} { 0.000} {0.669} {0.262} { 11.402} { 19.688} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.560} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.558} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.298} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.008} { 0.000} {0.257} {0.177} {-0.003} {-8.289} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[71]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[71]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.997}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.688}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.402}
    {=} {Slack Time} {8.287}
  END_SLK_CLC
  SLK 8.287
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.287} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.287} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.362} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.362} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.008} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.008} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.683} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.006} { 0.000} {0.669} {0.262} { 11.402} { 19.688} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.561} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.558} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.298} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.257} {0.177} {-0.003} {-8.289} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[39]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[39]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.997}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.688}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.402}
    {=} {Slack Time} {8.287}
  END_SLK_CLC
  SLK 8.287
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.287} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.287} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.362} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.362} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.008} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.008} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.683} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.006} { 0.000} {0.669} {0.262} { 11.402} { 19.688} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.561} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.558} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.298} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.257} {0.177} {-0.003} {-8.289} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[41]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[41]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.997}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.688}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.401}
    {=} {Slack Time} {8.287}
  END_SLK_CLC
  SLK 8.287
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.287} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.288} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.362} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.362} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.008} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.008} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.683} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.005} { 0.000} {0.669} {0.262} { 11.401} { 19.688} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.561} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.559} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.299} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.008} { 0.000} {0.257} {0.177} {-0.003} {-8.290} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[42]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[42]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.997}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.688}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.400}
    {=} {Slack Time} {8.288}
  END_SLK_CLC
  SLK 8.288
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.288} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.289} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.363} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.363} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.009} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.009} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.684} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.005} { 0.000} {0.669} {0.262} { 11.400} { 19.688} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.562} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.560} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.299} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.257} {0.177} {-0.003} {-8.291} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[38]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[38]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.997}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.688}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.400}
    {=} {Slack Time} {8.288}
  END_SLK_CLC
  SLK 8.288
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.288} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.289} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.363} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.363} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.009} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.009} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.684} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.005} { 0.000} {0.669} {0.262} { 11.400} { 19.688} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.562} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.560} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.299} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.257} {0.177} {-0.003} {-8.291} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[37]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[37]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.997}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.688}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.400}
    {=} {Slack Time} {8.288}
  END_SLK_CLC
  SLK 8.288
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.288} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.289} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.363} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.363} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.009} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.009} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.684} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.005} { 0.000} {0.669} {0.262} { 11.400} { 19.688} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.562} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.560} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.299} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.257} {0.177} {-0.003} {-8.291} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[43]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[43]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.689}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.399}
    {=} {Slack Time} {8.289}
  END_SLK_CLC
  SLK 8.289
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.289} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.000} { 18.290} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.364} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.364} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.010} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.010} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.685} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.004} { 0.000} {0.669} {0.262} { 11.399} { 19.689} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.563} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.561} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.301} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.257} {0.177} {-0.002} {-8.292} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[8]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[8]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.689}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.399}
    {=} {Slack Time} {8.289}
  END_SLK_CLC
  SLK 8.289
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.289} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.000} { 18.290} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.364} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.364} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.010} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.010} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.685} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.004} { 0.000} {0.669} {0.262} { 11.399} { 19.689} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.563} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.561} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.301} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.257} {0.177} {-0.002} {-8.292} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[69]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[69]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.999}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.690}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.399}
    {=} {Slack Time} {8.290}
  END_SLK_CLC
  SLK 8.290
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.290} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.000} { 18.291} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.366} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.366} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.011} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.011} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.686} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.004} { 0.000} {0.669} {0.262} { 11.399} { 19.690} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.564} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.119} {-0.269} {-8.559} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.262} { 0.000} {0.257} {} {-0.007} {-8.298} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.006} { 0.000} {0.258} {0.179} {-0.001} {-8.292} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[36]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[36]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.689}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.398}
    {=} {Slack Time} {8.291}
  END_SLK_CLC
  SLK 8.291
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.291} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.291} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.366} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.366} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.012} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.012} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.686} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.002} { 0.000} {0.669} {0.262} { 11.398} { 19.689} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.565} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.562} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.302} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.257} {0.177} {-0.002} {-8.293} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[7]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[7]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.689}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.398}
    {=} {Slack Time} {8.291}
  END_SLK_CLC
  SLK 8.291
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.291} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.291} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.366} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.366} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.012} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.012} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.687} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.002} { 0.000} {0.669} {0.262} { 11.398} { 19.689} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.565} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.562} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.302} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.257} {0.177} {-0.002} {-8.293} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[68]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[68]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Recovery} {0.009}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.689}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.397}
    {=} {Slack Time} {8.292}
  END_SLK_CLC
  SLK 8.292
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.292} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.293} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.367} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.367} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.013} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.013} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.688} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.001} { 0.000} {0.669} {0.262} { 11.397} { 19.689} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.566} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.563} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.303} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.257} {0.177} {-0.002} {-8.294} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[14]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[14]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Recovery} {0.007}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.693}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.398}
    {=} {Slack Time} {8.295}
  END_SLK_CLC
  SLK 8.295
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.295} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.295} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.370} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.370} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.016} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.016} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.690} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.002} { 0.000} {0.669} {0.262} { 11.398} { 19.693} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.569} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.565} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.296} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.000} {-8.295} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[13]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[13]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Recovery} {0.007}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.693}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.398}
    {=} {Slack Time} {8.295}
  END_SLK_CLC
  SLK 8.295
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.295} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.295} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.370} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.370} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.016} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.016} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.690} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.002} { 0.000} {0.669} {0.262} { 11.398} { 19.693} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.569} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.565} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.296} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.000} {-8.295} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[12]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[12]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Recovery} {0.007}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.693}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.398}
    {=} {Slack Time} {8.295}
  END_SLK_CLC
  SLK 8.295
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.295} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.295} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.370} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.370} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.016} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.016} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.690} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.002} { 0.000} {0.669} {0.262} { 11.398} { 19.693} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.569} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.565} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.296} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.000} {-8.295} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[44]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[44]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Recovery} {0.007}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.693}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.398}
    {=} {Slack Time} {8.295}
  END_SLK_CLC
  SLK 8.295
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.295} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.296} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.370} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.370} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.016} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.016} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.691} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.002} { 0.000} {0.669} {0.262} { 11.398} { 19.693} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.569} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.566} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.297} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.268} {0.191} {-0.000} {-8.295} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[10]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[10]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Recovery} {0.007}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.693}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.397}
    {=} {Slack Time} {8.295}
  END_SLK_CLC
  SLK 8.295
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.295} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.296} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.371} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.371} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.016} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.016} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.691} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.002} { 0.000} {0.669} {0.262} { 11.397} { 19.693} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.569} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.566} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.297} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.268} {0.191} { 0.000} {-8.295} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[11]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[11]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Recovery} {0.007}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.693}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.397}
    {=} {Slack Time} {8.295}
  END_SLK_CLC
  SLK 8.295
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.295} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.296} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.371} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.371} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.016} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.016} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.691} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.002} { 0.000} {0.669} {0.262} { 11.397} { 19.693} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.570} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.566} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.297} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.268} {0.191} { 0.000} {-8.295} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[9]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[9]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Recovery} {0.007}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.693}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.397}
    {=} {Slack Time} {8.296}
  END_SLK_CLC
  SLK 8.296
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.296} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.296} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.371} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.371} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.016} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.017} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.691} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.002} { 0.000} {0.669} {0.262} { 11.397} { 19.693} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.570} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.566} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.297} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.268} {0.191} { 0.000} {-8.296} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[61]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[61]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Recovery} {0.007}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.693}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.397}
    {=} {Slack Time} {8.296}
  END_SLK_CLC
  SLK 8.296
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.296} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.000} { 18.296} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.371} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.371} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.017} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.017} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC11_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.675} { 0.000} {0.669} {} { 11.396} { 19.692} {} {27} {(71.96,127.04) (74.16,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN11_n_181} {} { 0.001} { 0.000} {0.669} {0.262} { 11.397} { 19.693} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.570} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.566} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.297} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.268} {0.191} { 0.000} {-8.296} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[49]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[49]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Recovery} {0.005}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.685}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.365}
    {=} {Slack Time} {8.319}
  END_SLK_CLC
  SLK 8.319
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.319} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.000} { 18.320} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.394} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.394} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.040} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.040} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.675} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.010} { 0.000} {0.600} {0.231} { 11.365} { 19.685} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.593} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.590} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.330} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.001} { 0.000} {0.256} {0.177} {-0.011} {-8.330} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[17]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[17]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Recovery} {0.005}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.685}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.365}
    {=} {Slack Time} {8.319}
  END_SLK_CLC
  SLK 8.319
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.319} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.000} { 18.320} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.394} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.394} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.040} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.040} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.675} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.010} { 0.000} {0.600} {0.231} { 11.365} { 19.685} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.593} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.590} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.330} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.001} { 0.000} {0.256} {0.177} {-0.011} {-8.330} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[50]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[50]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Recovery} {0.005}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.685}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.365}
    {=} {Slack Time} {8.319}
  END_SLK_CLC
  SLK 8.319
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.319} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.320} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.395} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.395} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.040} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.040} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.675} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.010} { 0.000} {0.600} {0.231} { 11.365} { 19.685} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.593} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.591} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.331} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.001} { 0.000} {0.256} {0.177} {-0.011} {-8.330} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[18]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[18]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Recovery} {0.005}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.685}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.365}
    {=} {Slack Time} {8.319}
  END_SLK_CLC
  SLK 8.319
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.319} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.320} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.395} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.395} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.040} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.040} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.675} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.010} { 0.000} {0.600} {0.231} { 11.365} { 19.685} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.593} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.591} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.331} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.001} { 0.000} {0.256} {0.177} {-0.011} {-8.330} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[51]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[51]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Recovery} {0.005}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.684}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.365}
    {=} {Slack Time} {8.320}
  END_SLK_CLC
  SLK 8.320
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.320} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.320} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.395} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.395} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.040} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.041} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.675} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.009} { 0.000} {0.600} {0.231} { 11.365} { 19.684} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.594} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.591} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.331} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.000} { 0.000} {0.255} {0.177} {-0.011} {-8.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[19]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[19]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Recovery} {0.005}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.684}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.365}
    {=} {Slack Time} {8.320}
  END_SLK_CLC
  SLK 8.320
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.320} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.320} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.395} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.395} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.040} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.041} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.675} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.009} { 0.000} {0.600} {0.231} { 11.365} { 19.684} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.594} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.591} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.331} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.000} { 0.000} {0.255} {0.177} {-0.011} {-8.330} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[52]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[52]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Recovery} {0.005}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.684}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.364}
    {=} {Slack Time} {8.320}
  END_SLK_CLC
  SLK 8.320
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.320} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.000} { 18.321} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.395} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.395} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.041} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.041} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.676} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.009} { 0.000} {0.600} {0.231} { 11.364} { 19.684} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.594} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.591} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.331} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.000} { 0.000} {0.255} {0.177} {-0.011} {-8.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[20]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[20]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.990}
    {-} {Recovery} {0.005}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.685}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.364}
    {=} {Slack Time} {8.321}
  END_SLK_CLC
  SLK 8.321
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.321} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.322} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.396} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.396} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.042} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.042} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.677} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.009} { 0.000} {0.600} {0.231} { 11.364} { 19.685} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.595} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-8.593} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-8.332} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.001} { 0.000} {0.256} {0.177} {-0.010} {-8.331} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[53]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[53]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.001}
    {-} {Recovery} {0.002}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.699}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.363}
    {=} {Slack Time} {8.335}
  END_SLK_CLC
  SLK 8.335
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.335} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.336} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.411} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.411} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.056} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.056} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.691} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.008} { 0.000} {0.600} {0.231} { 11.363} { 19.699} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.609} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.606} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.337} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.268} {0.191} { 0.001} {-8.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[21]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[21]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.001}
    {-} {Recovery} {0.002}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.699}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.363}
    {=} {Slack Time} {8.336}
  END_SLK_CLC
  SLK 8.336
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.336} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.336} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.411} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.411} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.057} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.057} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.691} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.007} { 0.000} {0.600} {0.231} { 11.363} { 19.699} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.610} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.606} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.337} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.268} {0.191} { 0.001} {-8.334} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[55]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[55]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.001}
    {-} {Recovery} {0.002}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.699}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.362}
    {=} {Slack Time} {8.336}
  END_SLK_CLC
  SLK 8.336
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.336} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.337} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.412} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.412} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.057} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.057} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.692} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.007} { 0.000} {0.600} {0.231} { 11.362} { 19.699} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.610} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.607} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.338} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.268} {0.191} { 0.001} {-8.335} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[22]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[22]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.001}
    {-} {Recovery} {0.002}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.699}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.362}
    {=} {Slack Time} {8.337}
  END_SLK_CLC
  SLK 8.337
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.337} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.000} { 18.337} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.412} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.412} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.057} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.058} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.692} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.006} { 0.000} {0.600} {0.231} { 11.362} { 19.699} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.611} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.607} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.338} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.268} {0.191} { 0.001} {-8.336} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[54]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[54]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.001}
    {-} {Recovery} {0.002}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.699}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.361}
    {=} {Slack Time} {8.338}
  END_SLK_CLC
  SLK 8.338
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.338} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.000} { 18.338} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.413} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.413} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.059} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.059} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.694} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.005} { 0.000} {0.600} {0.231} { 11.361} { 19.699} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.612} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.608} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.339} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.268} {0.191} { 0.001} {-8.337} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[24]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[24]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Recovery} {0.003}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.697}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.359}
    {=} {Slack Time} {8.338}
  END_SLK_CLC
  SLK 8.338
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.338} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.339} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.413} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.413} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.059} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.059} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.694} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.004} { 0.000} {0.600} {0.231} { 11.359} { 19.697} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.612} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.608} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.339} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.000} {-8.338} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[58]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[58]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.999}
    {-} {Recovery} {0.003}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.696}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.358}
    {=} {Slack Time} {8.338}
  END_SLK_CLC
  SLK 8.338
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.338} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.000} { 18.339} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.413} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.413} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.059} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.059} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.694} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.002} { 0.000} {0.600} {0.231} { 11.358} { 19.696} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.612} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.608} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.339} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.000} { 0.000} {0.267} {0.191} {-0.001} {-8.339} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[23]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[23]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.001}
    {-} {Recovery} {0.002}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.699}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.360}
    {=} {Slack Time} {8.338}
  END_SLK_CLC
  SLK 8.338
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.338} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.339} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.413} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.413} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.059} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.059} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.694} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.005} { 0.000} {0.600} {0.231} { 11.360} { 19.699} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.612} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.609} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.340} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.268} {0.191} { 0.001} {-8.337} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[25]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[25]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Recovery} {0.003}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.697}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.359}
    {=} {Slack Time} {8.338}
  END_SLK_CLC
  SLK 8.338
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.338} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.339} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.413} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.413} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.059} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.059} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.694} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.003} { 0.000} {0.600} {0.231} { 11.359} { 19.697} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.612} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.609} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.340} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.000} {-8.339} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[26]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[26]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.999}
    {-} {Recovery} {0.003}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.697}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.358}
    {=} {Slack Time} {8.338}
  END_SLK_CLC
  SLK 8.338
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.338} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.339} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.414} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.414} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.059} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.059} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.694} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.003} { 0.000} {0.600} {0.231} { 11.358} { 19.697} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.612} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.609} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.340} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.001} {-8.339} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[57]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[57]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Recovery} {0.002}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.697}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.359}
    {=} {Slack Time} {8.338}
  END_SLK_CLC
  SLK 8.338
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.338} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.000} { 18.339} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.414} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.414} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.059} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.059} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.694} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.003} { 0.000} {0.600} {0.231} { 11.359} { 19.697} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.612} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.609} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.340} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.268} {0.191} {-0.000} {-8.339} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[56]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[56]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.001}
    {-} {Recovery} {0.002}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.698}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.360}
    {=} {Slack Time} {8.339}
  END_SLK_CLC
  SLK 8.339
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.339} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.000} { 18.339} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.414} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.414} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.059} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.060} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.694} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.004} { 0.000} {0.600} {0.231} { 11.360} { 19.698} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.613} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.609} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.340} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.268} {0.191} { 0.001} {-8.338} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[59]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[59]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Recovery} {0.002}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.697}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.358}
    {=} {Slack Time} {8.339}
  END_SLK_CLC
  SLK 8.339
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.339} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.340} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.415} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.415} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.060} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.060} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.695} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.002} { 0.000} {0.600} {0.231} { 11.358} { 19.697} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.614} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.610} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.341} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.000} {-8.340} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[27]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[27]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Recovery} {0.002}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.697}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.357}
    {=} {Slack Time} {8.340}
  END_SLK_CLC
  SLK 8.340
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.340} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.000} { 18.340} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.415} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.415} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.061} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.061} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.695} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.002} { 0.000} {0.600} {0.231} { 11.357} { 19.697} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.614} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.610} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.341} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.000} {-8.340} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  WC_av
  CHECK_TYPE {Recovery Check}
  REF {u_mtm_Alu_deserializer/out_reg[28]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[28]} {RES} {UCL_DFF_RES} {F} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {rst_n} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Recovery} {0.002}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.697}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.357}
    {=} {Slack Time} {8.340}
  END_SLK_CLC
  SLK 8.340
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {R} {} {} {rst_n} {} {} {} {0.200} {0.044} { 10.000} { 18.340} {} {3} {(0.00,129.92) } 
    NET {} {} {} {} {} {rst_n} {} { 0.000} { 0.000} {0.200} {0.044} { 10.001} { 18.341} {} {} {} 
    INST {u_mtm_Alu_deserializer/g1512} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.075} { 0.000} {0.102} {} { 10.075} { 18.415} {} {1} {(26.60,127.04) (27.52,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_181} {} { 0.000} { 0.000} {0.102} {0.004} { 10.075} { 18.415} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC9_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.646} { 0.000} {0.987} {} { 10.721} { 19.061} {} {43} {(28.04,127.04) (30.24,128.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN9_n_181} {} { 0.000} { 0.000} {0.987} {0.406} { 10.721} { 19.061} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC10_n_181} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.635} { 0.000} {0.600} {} { 11.356} { 19.696} {} {24} {(20.84,115.52) (23.04,117.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN10_n_181} {} { 0.002} { 0.000} {0.600} {0.231} { 11.357} { 19.697} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.614} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-8.611} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-8.342} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.268} {0.191} {-0.000} {-8.340} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/err_flags_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/err_flags_reg[0]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {sin} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Setup} {0.166}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.522}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.170}
    {=} {Slack Time} {8.352}
  END_SLK_CLC
  SLK 8.352
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {sin} {R} {} {} {sin} {} {} {} {0.200} {0.053} { 10.000} { 18.352} {} {6} {(0.00,259.28) } 
    NET {} {} {} {} {} {sin} {} { 0.002} { 0.000} {0.200} {0.053} { 10.002} { 18.354} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2737} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.120} { 0.000} {0.170} {} { 10.122} { 18.474} {} {2} {(66.92,213.44) (67.84,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_2} {} { 0.000} { 0.000} {0.170} {0.014} { 10.122} { 18.474} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2683} {EIN2} {F} {AUS} {R} {} {UCL_NOR3} { 0.138} { 0.000} {0.344} {} { 10.260} { 18.612} {} {1} {(98.72,213.76) (98.08,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_53} {} { 0.000} { 0.000} {0.344} {0.007} { 10.260} { 18.612} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2495} {EIN2} {R} {AUS} {F} {} {UCL_NOR3} { 0.115} { 0.000} {0.249} {} { 10.375} { 18.727} {} {1} {(105.92,213.76) (105.28,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_166} {} { 0.000} { 0.000} {0.249} {0.004} { 10.375} { 18.727} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2488} {EIN2} {F} {AUS} {R} {} {UCL_OAI21} { 0.178} { 0.000} {0.399} {} { 10.553} { 18.905} {} {2} {(105.80,219.19) (106.72,217.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_170} {} { 0.000} { 0.000} {0.399} {0.013} { 10.553} { 18.905} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2483} {EIN0} {R} {AUS} {R} {} {UCL_AND2} { 0.391} { 0.000} {0.468} {} { 10.944} { 19.295} {} {6} {(116.60,219.20) (119.44,220.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_174} {} { 0.001} { 0.000} {0.468} {0.044} { 10.945} { 19.297} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2477} {EIN1} {R} {AUS} {R} {} {UCL_AON2B_2} { 0.225} { 0.000} {0.211} {} { 11.170} { 19.522} {} {1} {(141.08,201.92) (139.12,202.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_176} {} { 0.000} { 0.000} {0.211} {0.009} { 11.170} { 19.522} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.626} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} {-8.620} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.240} {} {-0.012} {-8.363} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.000} { 0.000} {0.240} {0.166} {-0.011} {-8.363} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/err_flags_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/err_flags_reg[3]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {sin} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Setup} {0.166}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.523}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.168}
    {=} {Slack Time} {8.354}
  END_SLK_CLC
  SLK 8.354
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {sin} {R} {} {} {sin} {} {} {} {0.200} {0.053} { 10.000} { 18.354} {} {6} {(0.00,259.28) } 
    NET {} {} {} {} {} {sin} {} { 0.002} { 0.000} {0.200} {0.053} { 10.002} { 18.356} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2737} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.120} { 0.000} {0.170} {} { 10.122} { 18.476} {} {2} {(66.92,213.44) (67.84,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_2} {} { 0.000} { 0.000} {0.170} {0.014} { 10.122} { 18.476} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2683} {EIN2} {F} {AUS} {R} {} {UCL_NOR3} { 0.138} { 0.000} {0.344} {} { 10.260} { 18.615} {} {1} {(98.72,213.76) (98.08,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_53} {} { 0.000} { 0.000} {0.344} {0.007} { 10.260} { 18.615} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2495} {EIN2} {R} {AUS} {F} {} {UCL_NOR3} { 0.115} { 0.000} {0.249} {} { 10.375} { 18.730} {} {1} {(105.92,213.76) (105.28,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_166} {} { 0.000} { 0.000} {0.249} {0.004} { 10.375} { 18.730} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2488} {EIN2} {F} {AUS} {R} {} {UCL_OAI21} { 0.178} { 0.000} {0.399} {} { 10.553} { 18.907} {} {2} {(105.80,219.19) (106.72,217.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_170} {} { 0.000} { 0.000} {0.399} {0.013} { 10.553} { 18.907} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2483} {EIN0} {R} {AUS} {R} {} {UCL_AND2} { 0.391} { 0.000} {0.468} {} { 10.944} { 19.298} {} {6} {(116.60,219.20) (119.44,220.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_174} {} { 0.001} { 0.000} {0.468} {0.044} { 10.945} { 19.299} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2478} {EIN1} {R} {AUS} {R} {} {UCL_AON2B_2} { 0.224} { 0.000} {0.208} {} { 11.168} { 19.522} {} {1} {(133.16,196.16) (131.20,195.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_175} {} { 0.000} { 0.000} {0.208} {0.008} { 11.168} { 19.523} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.628} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} {-8.623} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.240} {} {-0.012} {-8.366} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.000} { 0.000} {0.240} {0.166} {-0.011} {-8.366} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/err_flags_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/err_flags_reg[4]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {sin} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Setup} {0.163}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.526}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.159}
    {=} {Slack Time} {8.366}
  END_SLK_CLC
  SLK 8.366
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {sin} {R} {} {} {sin} {} {} {} {0.200} {0.053} { 10.000} { 18.366} {} {6} {(0.00,259.28) } 
    NET {} {} {} {} {} {sin} {} { 0.002} { 0.000} {0.200} {0.053} { 10.002} { 18.368} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2737} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.120} { 0.000} {0.170} {} { 10.122} { 18.488} {} {2} {(66.92,213.44) (67.84,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_2} {} { 0.000} { 0.000} {0.170} {0.014} { 10.122} { 18.488} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2683} {EIN2} {F} {AUS} {R} {} {UCL_NOR3} { 0.138} { 0.000} {0.344} {} { 10.260} { 18.627} {} {1} {(98.72,213.76) (98.08,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_53} {} { 0.000} { 0.000} {0.344} {0.007} { 10.260} { 18.627} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2495} {EIN2} {R} {AUS} {F} {} {UCL_NOR3} { 0.115} { 0.000} {0.249} {} { 10.375} { 18.742} {} {1} {(105.92,213.76) (105.28,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_166} {} { 0.000} { 0.000} {0.249} {0.004} { 10.375} { 18.742} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2488} {EIN2} {F} {AUS} {R} {} {UCL_OAI21} { 0.178} { 0.000} {0.399} {} { 10.553} { 18.919} {} {2} {(105.80,219.19) (106.72,217.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_170} {} { 0.000} { 0.000} {0.399} {0.013} { 10.553} { 18.920} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2483} {EIN0} {R} {AUS} {R} {} {UCL_AND2} { 0.391} { 0.000} {0.468} {} { 10.944} { 19.310} {} {6} {(116.60,219.20) (119.44,220.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_174} {} { 0.001} { 0.000} {0.468} {0.044} { 10.945} { 19.311} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2474} {EIN1} {R} {AUS} {R} {} {UCL_AON2B_2} { 0.215} { 0.000} {0.187} {} { 11.159} { 19.526} {} {1} {(143.96,207.68) (142.00,206.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_179} {} { 0.000} { 0.000} {0.187} {0.006} { 11.159} { 19.526} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.641} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} {-8.635} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.240} {} {-0.012} {-8.378} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.001} { 0.000} {0.241} {0.166} {-0.011} {-8.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/err_flags_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/err_flags_reg[1]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {sin} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.991}
    {-} {Setup} {0.163}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.527}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.159}
    {=} {Slack Time} {8.368}
  END_SLK_CLC
  SLK 8.368
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {sin} {R} {} {} {sin} {} {} {} {0.200} {0.053} { 10.000} { 18.368} {} {6} {(0.00,259.28) } 
    NET {} {} {} {} {} {sin} {} { 0.002} { 0.000} {0.200} {0.053} { 10.002} { 18.370} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2737} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.120} { 0.000} {0.170} {} { 10.122} { 18.490} {} {2} {(66.92,213.44) (67.84,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_2} {} { 0.000} { 0.000} {0.170} {0.014} { 10.122} { 18.490} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2683} {EIN2} {F} {AUS} {R} {} {UCL_NOR3} { 0.138} { 0.000} {0.344} {} { 10.260} { 18.629} {} {1} {(98.72,213.76) (98.08,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_53} {} { 0.000} { 0.000} {0.344} {0.007} { 10.260} { 18.629} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2495} {EIN2} {R} {AUS} {F} {} {UCL_NOR3} { 0.115} { 0.000} {0.249} {} { 10.375} { 18.744} {} {1} {(105.92,213.76) (105.28,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_166} {} { 0.000} { 0.000} {0.249} {0.004} { 10.375} { 18.744} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2488} {EIN2} {F} {AUS} {R} {} {UCL_OAI21} { 0.178} { 0.000} {0.399} {} { 10.553} { 18.921} {} {2} {(105.80,219.19) (106.72,217.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_170} {} { 0.000} { 0.000} {0.399} {0.013} { 10.553} { 18.921} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2483} {EIN0} {R} {AUS} {R} {} {UCL_AND2} { 0.391} { 0.000} {0.468} {} { 10.944} { 19.312} {} {6} {(116.60,219.20) (119.44,220.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_174} {} { 0.001} { 0.000} {0.468} {0.044} { 10.945} { 19.313} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2476} {EIN1} {R} {AUS} {R} {} {UCL_AON2B_2} { 0.214} { 0.000} {0.187} {} { 11.159} { 19.527} {} {1} {(150.44,219.20) (148.48,218.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_177} {} { 0.000} { 0.000} {0.187} {0.006} { 11.159} { 19.527} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.642} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} {-8.637} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.240} {} {-0.012} {-8.380} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.002} { 0.000} {0.241} {0.166} {-0.009} {-8.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/err_flags_reg[5]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/err_flags_reg[5]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {sin} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Setup} {0.163}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.536}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.167}
    {=} {Slack Time} {8.369}
  END_SLK_CLC
  SLK 8.369
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {sin} {R} {} {} {sin} {} {} {} {0.200} {0.053} { 10.000} { 18.369} {} {6} {(0.00,259.28) } 
    NET {} {} {} {} {} {sin} {} { 0.002} { 0.000} {0.200} {0.053} { 10.002} { 18.371} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2737} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.120} { 0.000} {0.170} {} { 10.122} { 18.491} {} {2} {(66.92,213.44) (67.84,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_2} {} { 0.000} { 0.000} {0.170} {0.014} { 10.122} { 18.491} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2683} {EIN2} {F} {AUS} {R} {} {UCL_NOR3} { 0.138} { 0.000} {0.344} {} { 10.260} { 18.629} {} {1} {(98.72,213.76) (98.08,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_53} {} { 0.000} { 0.000} {0.344} {0.007} { 10.261} { 18.629} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2495} {EIN2} {R} {AUS} {F} {} {UCL_NOR3} { 0.115} { 0.000} {0.249} {} { 10.375} { 18.744} {} {1} {(105.92,213.76) (105.28,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_166} {} { 0.000} { 0.000} {0.249} {0.004} { 10.375} { 18.744} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2488} {EIN2} {F} {AUS} {R} {} {UCL_OAI21} { 0.178} { 0.000} {0.399} {} { 10.553} { 18.922} {} {2} {(105.80,219.19) (106.72,217.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_170} {} { 0.000} { 0.000} {0.399} {0.013} { 10.553} { 18.922} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2483} {EIN0} {R} {AUS} {R} {} {UCL_AND2} { 0.391} { 0.000} {0.468} {} { 10.944} { 19.312} {} {6} {(116.60,219.20) (119.44,220.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_174} {} { 0.001} { 0.000} {0.468} {0.044} { 10.944} { 19.313} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2475} {EIN1} {R} {AUS} {R} {} {UCL_AON2B_2} { 0.222} { 0.000} {0.192} {} { 11.167} { 19.535} {} {1} {(130.28,201.92) (128.32,202.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_178} {} { 0.000} { 0.000} {0.192} {0.008} { 11.167} { 19.536} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.643} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.119} {-0.269} {-8.638} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.262} { 0.000} {0.257} {} {-0.007} {-8.376} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.258} {0.179} {-0.002} {-8.371} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/err_flags_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/err_flags_reg[2]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {sin} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Setup} {0.161}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.537}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {11.162}
    {=} {Slack Time} {8.375}
  END_SLK_CLC
  SLK 8.375
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {sin} {R} {} {} {sin} {} {} {} {0.200} {0.053} { 10.000} { 18.375} {} {6} {(0.00,259.28) } 
    NET {} {} {} {} {} {sin} {} { 0.002} { 0.000} {0.200} {0.053} { 10.002} { 18.377} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2737} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.120} { 0.000} {0.170} {} { 10.122} { 18.497} {} {2} {(66.92,213.44) (67.84,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_2} {} { 0.000} { 0.000} {0.170} {0.014} { 10.122} { 18.497} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2683} {EIN2} {F} {AUS} {R} {} {UCL_NOR3} { 0.138} { 0.000} {0.344} {} { 10.260} { 18.635} {} {1} {(98.72,213.76) (98.08,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_53} {} { 0.000} { 0.000} {0.344} {0.007} { 10.260} { 18.635} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2495} {EIN2} {R} {AUS} {F} {} {UCL_NOR3} { 0.115} { 0.000} {0.249} {} { 10.375} { 18.750} {} {1} {(105.92,213.76) (105.28,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_166} {} { 0.000} { 0.000} {0.249} {0.004} { 10.375} { 18.750} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2488} {EIN2} {F} {AUS} {R} {} {UCL_OAI21} { 0.178} { 0.000} {0.399} {} { 10.553} { 18.928} {} {2} {(105.80,219.19) (106.72,217.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_170} {} { 0.000} { 0.000} {0.399} {0.013} { 10.553} { 18.928} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2483} {EIN0} {R} {AUS} {R} {} {UCL_AND2} { 0.391} { 0.000} {0.468} {} { 10.944} { 19.319} {} {6} {(116.60,219.20) (119.44,220.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_174} {} { 0.000} { 0.000} {0.468} {0.044} { 10.944} { 19.319} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2473} {EIN1} {R} {AUS} {R} {} {UCL_AON2B_2} { 0.217} { 0.000} {0.184} {} { 11.161} { 19.536} {} {1} {(120.92,201.92) (118.96,202.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_180} {} { 0.000} { 0.000} {0.184} {0.007} { 11.162} { 19.537} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-8.649} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.119} {-0.269} {-8.644} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.262} { 0.000} {0.257} {} {-0.007} {-8.382} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.258} {0.179} {-0.002} {-8.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/err_flags_reg[6]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/err_flags_reg[6]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {sin} {} {F} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Setup} {0.162}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.536}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {10.702}
    {=} {Slack Time} {8.833}
  END_SLK_CLC
  SLK 8.833
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {sin} {F} {} {} {sin} {} {} {} {0.200} {0.053} { 10.000} { 18.833} {} {6} {(0.00,259.28) } 
    NET {} {} {} {} {} {sin} {} { 0.002} { 0.000} {0.200} {0.053} { 10.002} { 18.835} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2737} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.120} { 0.000} {0.176} {} { 10.122} { 18.955} {} {2} {(66.92,213.44) (67.84,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_2} {} { 0.000} { 0.000} {0.176} {0.014} { 10.122} { 18.955} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2683} {EIN2} {R} {AUS} {F} {} {UCL_NOR3} { 0.101} { 0.000} {0.237} {} { 10.222} { 19.056} {} {1} {(98.72,213.76) (98.08,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_53} {} { 0.000} { 0.000} {0.237} {0.007} { 10.222} { 19.056} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2495} {EIN2} {F} {AUS} {R} {} {UCL_NOR3} { 0.136} { 0.000} {0.278} {} { 10.359} { 19.192} {} {1} {(105.92,213.76) (105.28,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_166} {} { 0.000} { 0.000} {0.278} {0.004} { 10.359} { 19.192} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2488} {EIN2} {R} {AUS} {F} {} {UCL_OAI21} { 0.200} { 0.000} {0.447} {} { 10.559} { 19.392} {} {2} {(105.80,219.19) (106.72,217.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_170} {} { 0.000} { 0.000} {0.447} {0.013} { 10.559} { 19.393} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2486} {EIN2} {F} {AUS} {R} {} {UCL_AON2B_2} { 0.143} { 0.000} {0.191} {} { 10.702} { 19.536} {} {1} {(124.52,219.92) (124.72,218.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_172} {} { 0.000} { 0.000} {0.191} {0.006} { 10.702} { 19.536} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-9.108} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.119} {-0.269} {-9.102} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.262} { 0.000} {0.257} {} {-0.007} {-8.841} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.258} {0.179} {-0.002} {-8.835} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/crc_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/crc_reg[3]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {sin} {} {F} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Setup} {0.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.518}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {10.519}
    {=} {Slack Time} {8.999}
  END_SLK_CLC
  SLK 8.999
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {sin} {F} {} {} {sin} {} {} {} {0.200} {0.053} { 10.000} { 18.999} {} {6} {(0.00,259.28) } 
    NET {} {} {} {} {} {sin} {} { 0.002} { 0.000} {0.200} {0.053} { 10.002} { 19.001} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2737} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.120} { 0.000} {0.176} {} { 10.122} { 19.121} {} {2} {(66.92,213.44) (67.84,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_2} {} { 0.000} { 0.000} {0.176} {0.014} { 10.122} { 19.121} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2692} {EIN0} {R} {AUS} {F} {} {UCL_MUX2} { 0.185} { 0.000} {0.315} {} { 10.307} { 19.306} {} {1} {(63.19,208.40) (62.08,208.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_47} {} { 0.000} { 0.000} {0.315} {0.007} { 10.307} { 19.306} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2541} {EIN1} {F} {AUS} {R} {} {UCL_MUX2} { 0.212} { 0.000} {0.320} {} { 10.519} { 19.518} {} {1} {(60.55,219.20) (61.36,220.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_161} {} { 0.000} { 0.000} {0.320} {0.006} { 10.519} { 19.518} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-9.274} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.119} {-0.269} {-9.268} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.262} { 0.000} {0.257} {} {-0.007} {-9.007} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.258} {0.179} {-0.002} {-9.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  WC_av
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {sout} {} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_serializer/out_reg} {CLK} {UCL_DFF} {R} {leading} {_clk} {_clk(D)(P)(WC_av)}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {External Delay} {10.000}
    {+} {CPPR Adjustment} {0.000}
    {=} {Required Time} {10.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.830}
    {=} {Slack Time} {9.170}
  END_SLK_CLC
  SLK 9.170
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 8.896} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 8.902} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 9.159} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.008} { 9.162} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/out_reg} {CLK} {R} {Q} {R} {} {UCL_DFF} { 0.493} { 0.000} {0.144} {} { 0.485} { 9.655} {} {1} {(240.24,231.74) (246.96,232.32)} 
    NET {} {} {} {} {} {FE_OFN0_sout} {} { 0.000} { 0.000} {0.144} {0.006} { 0.485} { 9.655} {} {} {} 
    INST {FE_OFC0_sout} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.343} { 0.000} {0.487} {} { 0.828} { 9.998} {} {1} {(241.88,236.48) (244.08,234.88)} 
    NET {} {} {} {} {} {sout} {} { 0.002} { 0.000} {0.487} {0.104} { 0.830} { 10.000} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[0]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {sin} {} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Setup} {0.156}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.542}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {10.259}
    {=} {Slack Time} {9.283}
  END_SLK_CLC
  SLK 9.283
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {sin} {R} {} {} {sin} {} {} {} {0.200} {0.053} { 10.000} { 19.283} {} {6} {(0.00,259.28) } 
    NET {} {} {} {} {} {sin} {} { 0.001} { 0.000} {0.200} {0.053} { 10.001} { 19.285} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2585} {EIN1} {R} {AUS} {R} {} {UCL_MUX2B} { 0.258} { 0.000} {0.138} {} { 10.259} { 19.542} {} {1} {(30.40,224.00) (29.48,226.20)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_153} {} { 0.000} { 0.000} {0.138} {0.006} { 10.259} { 19.542} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-9.558} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.119} {-0.269} {-9.552} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.262} { 0.000} {0.257} {} {-0.007} {-9.291} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.258} {0.179} {-0.002} {-9.285} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/counter_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/counter_reg[0]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {} {sin} {} {F} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.997}
    {-} {Setup} {0.201}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.497}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {10.154}
    {=} {Slack Time} {9.342}
  END_SLK_CLC
  SLK 9.342
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {sin} {F} {} {} {sin} {} {} {} {0.200} {0.053} { 10.000} { 19.342} {} {6} {(0.00,259.28) } 
    NET {} {} {} {} {} {sin} {} { 0.002} { 0.000} {0.200} {0.053} { 10.002} { 19.344} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2582} {EIN3} {F} {AUS} {R} {} {UCL_OAI22} { 0.152} { 0.000} {0.484} {} { 10.154} { 19.497} {} {1} {(69.00,206.96) (68.56,206.08)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_156} {} { 0.000} { 0.000} {0.484} {0.006} { 10.154} { 19.497} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-9.616} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.119} {-0.269} {-9.611} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.262} { 0.000} {0.257} {} {-0.007} {-9.350} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.258} {0.179} {-0.003} {-9.345} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[51]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[51]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Setup} {0.158}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.531}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.046}
    {=} {Slack Time} {15.485}
  END_SLK_CLC
  SLK 15.485
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.211} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.216} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.473} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.476} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.049} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.049} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.594} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.598} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2733} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.328} { 0.000} {0.461} {} { 1.441} { 16.926} {} {4} {(82.11,201.30) (82.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_8} {} { 0.000} { 0.000} {0.461} {0.023} { 1.441} { 16.926} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2728} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.194} { 0.000} {0.297} {} { 1.635} { 17.120} {} {4} {(81.32,207.68) (82.24,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_7} {} { 0.000} { 0.000} {0.297} {0.022} { 1.636} { 17.120} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN0} {F} {AUS} {R} {} {UCL_NAND3} { 0.345} { 0.019} {0.521} {} { 1.981} { 17.466} {} {4} {(87.08,213.44) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.001} { 0.000} {0.521} {0.025} { 1.981} { 17.466} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.189} { 0.017} {0.272} {} { 2.171} { 17.656} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.171} { 17.656} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.145} { 0.000} {0.229} {} { 2.316} { 17.801} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.229} {0.007} { 2.316} { 17.801} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.382} { 0.000} {0.594} {} { 2.698} { 18.183} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.002} { 0.000} {0.595} {0.125} { 2.700} { 18.185} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_DBTC5_n_52} {EIN} {R} {AUS} {F} {} {UCL_INV4} { 0.477} { 0.000} {0.882} {} { 3.178} { 18.662} {} {29} {(50.36,196.16) (51.28,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.883} {0.327} { 3.181} { 18.666} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.500} { 0.000} {0.467} {} { 3.681} { 19.166} {} {14} {(45.32,121.28) (47.52,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN12_FE_DBTN5_n_52} {} { 0.009} { 0.000} {0.474} {0.167} { 3.690} { 19.175} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2641} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.356} { 0.000} {0.152} {} { 4.046} { 19.531} {} {1} {(118.39,23.36) (115.16,22.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_97} {} { 0.000} { 0.000} {0.152} {0.009} { 4.046} { 19.531} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-15.759} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-15.756} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-15.496} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.000} { 0.000} {0.255} {0.177} {-0.011} {-15.496} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[50]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[50]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Setup} {0.157}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.532}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.043}
    {=} {Slack Time} {15.490}
  END_SLK_CLC
  SLK 15.490
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.215} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.221} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.478} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.481} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.053} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.053} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.599} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.602} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2733} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.328} { 0.000} {0.461} {} { 1.441} { 16.930} {} {4} {(82.11,201.30) (82.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_8} {} { 0.000} { 0.000} {0.461} {0.023} { 1.441} { 16.931} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2728} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.194} { 0.000} {0.297} {} { 1.635} { 17.125} {} {4} {(81.32,207.68) (82.24,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_7} {} { 0.000} { 0.000} {0.297} {0.022} { 1.636} { 17.125} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN0} {F} {AUS} {R} {} {UCL_NAND3} { 0.345} { 0.019} {0.521} {} { 1.981} { 17.470} {} {4} {(87.08,213.44) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.001} { 0.000} {0.521} {0.025} { 1.981} { 17.471} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.189} { 0.017} {0.272} {} { 2.171} { 17.660} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.171} { 17.661} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.145} { 0.000} {0.229} {} { 2.316} { 17.805} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.229} {0.007} { 2.316} { 17.805} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.382} { 0.000} {0.594} {} { 2.698} { 18.187} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.002} { 0.000} {0.595} {0.125} { 2.700} { 18.190} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_DBTC5_n_52} {EIN} {R} {AUS} {F} {} {UCL_INV4} { 0.477} { 0.000} {0.882} {} { 3.178} { 18.667} {} {29} {(50.36,196.16) (51.28,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.883} {0.327} { 3.181} { 18.671} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.500} { 0.000} {0.467} {} { 3.681} { 19.171} {} {14} {(45.32,121.28) (47.52,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN12_FE_DBTN5_n_52} {} { 0.009} { 0.000} {0.474} {0.167} { 3.691} { 19.180} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2640} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.352} { 0.000} {0.146} {} { 4.043} { 19.532} {} {1} {(147.19,23.36) (143.96,22.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_98} {} { 0.000} { 0.000} {0.146} {0.008} { 4.043} { 19.532} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-15.764} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-15.761} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-15.501} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.001} { 0.000} {0.256} {0.177} {-0.011} {-15.500} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[52]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[52]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Setup} {0.155}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.534}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.031}
    {=} {Slack Time} {15.503}
  END_SLK_CLC
  SLK 15.503
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.229} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.234} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.491} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.494} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.067} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.067} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.612} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.616} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2733} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.328} { 0.000} {0.461} {} { 1.441} { 16.944} {} {4} {(82.11,201.30) (82.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_8} {} { 0.000} { 0.000} {0.461} {0.023} { 1.441} { 16.944} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2728} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.194} { 0.000} {0.297} {} { 1.635} { 17.138} {} {4} {(81.32,207.68) (82.24,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_7} {} { 0.000} { 0.000} {0.297} {0.022} { 1.636} { 17.138} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN0} {F} {AUS} {R} {} {UCL_NAND3} { 0.345} { 0.019} {0.521} {} { 1.981} { 17.484} {} {4} {(87.08,213.44) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.001} { 0.000} {0.521} {0.025} { 1.981} { 17.484} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.189} { 0.017} {0.272} {} { 2.171} { 17.674} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.171} { 17.674} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.145} { 0.000} {0.229} {} { 2.316} { 17.819} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.229} {0.007} { 2.316} { 17.819} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.382} { 0.000} {0.594} {} { 2.698} { 18.201} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.002} { 0.000} {0.595} {0.125} { 2.700} { 18.203} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_DBTC5_n_52} {EIN} {R} {AUS} {F} {} {UCL_INV4} { 0.477} { 0.000} {0.882} {} { 3.178} { 18.680} {} {29} {(50.36,196.16) (51.28,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.883} {0.327} { 3.181} { 18.684} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.500} { 0.000} {0.467} {} { 3.681} { 19.184} {} {14} {(45.32,121.28) (47.52,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN12_FE_DBTN5_n_52} {} { 0.009} { 0.000} {0.474} {0.167} { 3.690} { 19.193} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2643} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.341} { 0.000} {0.130} {} { 4.031} { 19.534} {} {1} {(100.39,29.12) (97.16,30.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_95} {} { 0.000} { 0.000} {0.130} {0.006} { 4.031} { 19.534} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-15.777} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-15.774} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-15.514} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.000} { 0.000} {0.255} {0.177} {-0.011} {-15.514} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[49]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[49]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Setup} {0.155}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.534}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.030}
    {=} {Slack Time} {15.504}
  END_SLK_CLC
  SLK 15.504
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.230} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.235} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.492} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.495} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.068} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.068} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.613} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.617} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2733} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.328} { 0.000} {0.461} {} { 1.441} { 16.945} {} {4} {(82.11,201.30) (82.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_8} {} { 0.000} { 0.000} {0.461} {0.023} { 1.441} { 16.945} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2728} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.194} { 0.000} {0.297} {} { 1.635} { 17.139} {} {4} {(81.32,207.68) (82.24,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_7} {} { 0.000} { 0.000} {0.297} {0.022} { 1.636} { 17.139} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN0} {F} {AUS} {R} {} {UCL_NAND3} { 0.345} { 0.019} {0.521} {} { 1.981} { 17.485} {} {4} {(87.08,213.44) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.001} { 0.000} {0.521} {0.025} { 1.981} { 17.485} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.189} { 0.017} {0.272} {} { 2.171} { 17.675} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.171} { 17.675} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.145} { 0.000} {0.229} {} { 2.316} { 17.820} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.229} {0.007} { 2.316} { 17.820} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.382} { 0.000} {0.594} {} { 2.698} { 18.202} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.002} { 0.000} {0.595} {0.125} { 2.700} { 18.204} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_DBTC5_n_52} {EIN} {R} {AUS} {F} {} {UCL_INV4} { 0.477} { 0.000} {0.882} {} { 3.178} { 18.681} {} {29} {(50.36,196.16) (51.28,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.883} {0.327} { 3.181} { 18.685} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.500} { 0.000} {0.467} {} { 3.681} { 19.185} {} {14} {(45.32,121.28) (47.52,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN12_FE_DBTN5_n_52} {} { 0.009} { 0.000} {0.475} {0.167} { 3.691} { 19.194} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2639} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.340} { 0.000} {0.129} {} { 4.030} { 19.534} {} {1} {(157.28,29.12) (154.04,30.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_99} {} { 0.000} { 0.000} {0.129} {0.006} { 4.030} { 19.534} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-15.778} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-15.775} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-15.515} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.001} { 0.000} {0.256} {0.177} {-0.011} {-15.515} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[53]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[53]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.001}
    {-} {Setup} {0.156}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.546}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.039}
    {=} {Slack Time} {15.506}
  END_SLK_CLC
  SLK 15.506
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.232} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.238} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.495} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.498} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.070} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.070} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.615} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.619} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2733} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.328} { 0.000} {0.461} {} { 1.441} { 16.947} {} {4} {(82.11,201.30) (82.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_8} {} { 0.000} { 0.000} {0.461} {0.023} { 1.441} { 16.947} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2728} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.194} { 0.000} {0.297} {} { 1.635} { 17.142} {} {4} {(81.32,207.68) (82.24,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_7} {} { 0.000} { 0.000} {0.297} {0.022} { 1.636} { 17.142} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN0} {F} {AUS} {R} {} {UCL_NAND3} { 0.345} { 0.019} {0.521} {} { 1.981} { 17.487} {} {4} {(87.08,213.44) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.001} { 0.000} {0.521} {0.025} { 1.981} { 17.488} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.189} { 0.017} {0.272} {} { 2.171} { 17.677} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.171} { 17.677} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.145} { 0.000} {0.229} {} { 2.316} { 17.822} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.229} {0.007} { 2.316} { 17.822} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.382} { 0.000} {0.594} {} { 2.698} { 18.204} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.002} { 0.000} {0.595} {0.125} { 2.700} { 18.207} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_DBTC5_n_52} {EIN} {R} {AUS} {F} {} {UCL_INV4} { 0.477} { 0.000} {0.882} {} { 3.178} { 18.684} {} {29} {(50.36,196.16) (51.28,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.883} {0.327} { 3.181} { 18.688} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.500} { 0.000} {0.467} {} { 3.681} { 19.188} {} {14} {(45.32,121.28) (47.52,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN12_FE_DBTN5_n_52} {} { 0.009} { 0.000} {0.474} {0.167} { 3.690} { 19.196} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2644} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.349} { 0.000} {0.142} {} { 4.039} { 19.546} {} {1} {(90.31,29.12) (87.08,30.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_94} {} { 0.000} { 0.000} {0.142} {0.007} { 4.039} { 19.546} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-15.780} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-15.777} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.508} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.268} {0.191} { 0.001} {-15.505} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[57]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[57]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Setup} {0.155}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.545}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.034}
    {=} {Slack Time} {15.511}
  END_SLK_CLC
  SLK 15.511
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.237} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.243} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.500} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.502} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.075} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.075} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.620} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.624} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2733} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.328} { 0.000} {0.461} {} { 1.441} { 16.952} {} {4} {(82.11,201.30) (82.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_8} {} { 0.000} { 0.000} {0.461} {0.023} { 1.441} { 16.952} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2728} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.194} { 0.000} {0.297} {} { 1.635} { 17.147} {} {4} {(81.32,207.68) (82.24,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_7} {} { 0.000} { 0.000} {0.297} {0.022} { 1.636} { 17.147} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN0} {F} {AUS} {R} {} {UCL_NAND3} { 0.345} { 0.019} {0.521} {} { 1.981} { 17.492} {} {4} {(87.08,213.44) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.001} { 0.000} {0.521} {0.025} { 1.981} { 17.493} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.189} { 0.017} {0.272} {} { 2.171} { 17.682} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.171} { 17.682} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.145} { 0.000} {0.229} {} { 2.316} { 17.827} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.229} {0.007} { 2.316} { 17.827} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.382} { 0.000} {0.594} {} { 2.698} { 18.209} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.002} { 0.000} {0.595} {0.125} { 2.700} { 18.211} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_DBTC5_n_52} {EIN} {R} {AUS} {F} {} {UCL_INV4} { 0.477} { 0.000} {0.882} {} { 3.178} { 18.689} {} {29} {(50.36,196.16) (51.28,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.883} {0.327} { 3.181} { 18.693} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.500} { 0.000} {0.467} {} { 3.681} { 19.193} {} {14} {(45.32,121.28) (47.52,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN12_FE_DBTN5_n_52} {} { 0.005} { 0.000} {0.472} {0.167} { 3.687} { 19.198} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2648} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.347} { 0.000} {0.139} {} { 4.033} { 19.545} {} {1} {(47.84,63.68) (44.60,64.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_90} {} { 0.000} { 0.000} {0.139} {0.007} { 4.034} { 19.545} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-15.785} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-15.782} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.513} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.268} {0.191} {-0.000} {-15.511} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[59]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[59]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Setup} {0.155}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.544}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.032}
    {=} {Slack Time} {15.512}
  END_SLK_CLC
  SLK 15.512
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.238} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.244} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.501} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.503} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.076} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.076} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.621} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.625} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2733} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.328} { 0.000} {0.461} {} { 1.441} { 16.953} {} {4} {(82.11,201.30) (82.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_8} {} { 0.000} { 0.000} {0.461} {0.023} { 1.441} { 16.953} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2728} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.194} { 0.000} {0.297} {} { 1.635} { 17.148} {} {4} {(81.32,207.68) (82.24,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_7} {} { 0.000} { 0.000} {0.297} {0.022} { 1.636} { 17.148} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN0} {F} {AUS} {R} {} {UCL_NAND3} { 0.345} { 0.019} {0.521} {} { 1.981} { 17.493} {} {4} {(87.08,213.44) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.001} { 0.000} {0.521} {0.025} { 1.981} { 17.494} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.189} { 0.017} {0.272} {} { 2.171} { 17.683} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.171} { 17.683} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.145} { 0.000} {0.229} {} { 2.316} { 17.828} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.229} {0.007} { 2.316} { 17.828} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.382} { 0.000} {0.594} {} { 2.698} { 18.210} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.002} { 0.000} {0.595} {0.125} { 2.700} { 18.212} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_DBTC5_n_52} {EIN} {R} {AUS} {F} {} {UCL_INV4} { 0.477} { 0.000} {0.882} {} { 3.178} { 18.690} {} {29} {(50.36,196.16) (51.28,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.883} {0.327} { 3.181} { 18.693} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.500} { 0.000} {0.467} {} { 3.681} { 19.194} {} {14} {(45.32,121.28) (47.52,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN12_FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.471} {0.167} { 3.685} { 19.197} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2650} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.347} { 0.000} {0.140} {} { 4.032} { 19.544} {} {1} {(44.95,92.48) (41.72,91.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_88} {} { 0.000} { 0.000} {0.140} {0.007} { 4.032} { 19.544} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-15.786} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-15.782} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.513} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.000} {-15.512} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[54]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[54]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.001}
    {-} {Setup} {0.155}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.546}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.034}
    {=} {Slack Time} {15.512}
  END_SLK_CLC
  SLK 15.512
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.238} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.244} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.501} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.503} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.076} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.076} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.621} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.625} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2733} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.328} { 0.000} {0.461} {} { 1.441} { 16.953} {} {4} {(82.11,201.30) (82.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_8} {} { 0.000} { 0.000} {0.461} {0.023} { 1.441} { 16.953} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2728} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.194} { 0.000} {0.297} {} { 1.635} { 17.148} {} {4} {(81.32,207.68) (82.24,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_7} {} { 0.000} { 0.000} {0.297} {0.022} { 1.636} { 17.148} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN0} {F} {AUS} {R} {} {UCL_NAND3} { 0.345} { 0.019} {0.521} {} { 1.981} { 17.493} {} {4} {(87.08,213.44) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.001} { 0.000} {0.521} {0.025} { 1.981} { 17.494} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.189} { 0.017} {0.272} {} { 2.171} { 17.683} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.171} { 17.683} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.145} { 0.000} {0.229} {} { 2.316} { 17.828} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.229} {0.007} { 2.316} { 17.828} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.382} { 0.000} {0.594} {} { 2.698} { 18.210} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.002} { 0.000} {0.595} {0.125} { 2.700} { 18.212} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_DBTC5_n_52} {EIN} {R} {AUS} {F} {} {UCL_INV4} { 0.477} { 0.000} {0.882} {} { 3.178} { 18.690} {} {29} {(50.36,196.16) (51.28,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.883} {0.327} { 3.181} { 18.694} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.500} { 0.000} {0.467} {} { 3.681} { 19.194} {} {14} {(45.32,121.28) (47.52,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN12_FE_DBTN5_n_52} {} { 0.008} { 0.000} {0.474} {0.167} { 3.689} { 19.201} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2645} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.345} { 0.000} {0.136} {} { 4.034} { 19.546} {} {1} {(44.95,23.36) (41.72,22.12)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_93} {} { 0.000} { 0.000} {0.136} {0.006} { 4.034} { 19.546} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-15.786} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-15.783} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.514} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.268} {0.191} { 0.001} {-15.511} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[56]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[56]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.001}
    {-} {Setup} {0.155}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.546}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.032}
    {=} {Slack Time} {15.514}
  END_SLK_CLC
  SLK 15.514
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.240} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.245} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.502} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.505} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.077} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.078} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.623} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.627} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2733} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.328} { 0.000} {0.461} {} { 1.441} { 16.954} {} {4} {(82.11,201.30) (82.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_8} {} { 0.000} { 0.000} {0.461} {0.023} { 1.441} { 16.955} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2728} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.194} { 0.000} {0.297} {} { 1.635} { 17.149} {} {4} {(81.32,207.68) (82.24,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_7} {} { 0.000} { 0.000} {0.297} {0.022} { 1.636} { 17.149} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN0} {F} {AUS} {R} {} {UCL_NAND3} { 0.345} { 0.019} {0.521} {} { 1.981} { 17.494} {} {4} {(87.08,213.44) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.001} { 0.000} {0.521} {0.025} { 1.981} { 17.495} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.189} { 0.017} {0.272} {} { 2.171} { 17.684} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.171} { 17.685} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.145} { 0.000} {0.229} {} { 2.316} { 17.829} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.229} {0.007} { 2.316} { 17.830} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.382} { 0.000} {0.594} {} { 2.698} { 18.211} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.002} { 0.000} {0.595} {0.125} { 2.700} { 18.214} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_DBTC5_n_52} {EIN} {R} {AUS} {F} {} {UCL_INV4} { 0.477} { 0.000} {0.882} {} { 3.178} { 18.691} {} {29} {(50.36,196.16) (51.28,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.883} {0.327} { 3.181} { 18.695} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.500} { 0.000} {0.467} {} { 3.681} { 19.195} {} {14} {(45.32,121.28) (47.52,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN12_FE_DBTN5_n_52} {} { 0.007} { 0.000} {0.473} {0.167} { 3.688} { 19.202} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2647} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.344} { 0.000} {0.136} {} { 4.032} { 19.546} {} {1} {(33.44,52.16) (30.20,53.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_91} {} { 0.000} { 0.000} {0.136} {0.006} { 4.032} { 19.546} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-15.788} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-15.784} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.515} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.268} {0.191} { 0.001} {-15.513} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[55]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[55]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.001}
    {-} {Setup} {0.155}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.547}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.033}
    {=} {Slack Time} {15.514}
  END_SLK_CLC
  SLK 15.514
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.240} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.245} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.502} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.505} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.077} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.078} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.623} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.627} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2733} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.328} { 0.000} {0.461} {} { 1.441} { 16.954} {} {4} {(82.11,201.30) (82.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_8} {} { 0.000} { 0.000} {0.461} {0.023} { 1.441} { 16.955} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2728} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.194} { 0.000} {0.297} {} { 1.635} { 17.149} {} {4} {(81.32,207.68) (82.24,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_7} {} { 0.000} { 0.000} {0.297} {0.022} { 1.636} { 17.149} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN0} {F} {AUS} {R} {} {UCL_NAND3} { 0.345} { 0.019} {0.521} {} { 1.981} { 17.494} {} {4} {(87.08,213.44) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.001} { 0.000} {0.521} {0.025} { 1.981} { 17.495} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.189} { 0.017} {0.272} {} { 2.171} { 17.684} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.171} { 17.685} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.145} { 0.000} {0.229} {} { 2.316} { 17.829} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.229} {0.007} { 2.316} { 17.830} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.382} { 0.000} {0.594} {} { 2.698} { 18.211} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.002} { 0.000} {0.595} {0.125} { 2.700} { 18.214} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_DBTC5_n_52} {EIN} {R} {AUS} {F} {} {UCL_INV4} { 0.477} { 0.000} {0.882} {} { 3.178} { 18.691} {} {29} {(50.36,196.16) (51.28,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.883} {0.327} { 3.181} { 18.695} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.500} { 0.000} {0.467} {} { 3.681} { 19.195} {} {14} {(45.32,121.28) (47.52,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN12_FE_DBTN5_n_52} {} { 0.008} { 0.000} {0.474} {0.167} { 3.689} { 19.203} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2646} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.344} { 0.000} {0.134} {} { 4.033} { 19.547} {} {1} {(55.76,34.88) (52.52,33.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_92} {} { 0.000} { 0.000} {0.134} {0.006} { 4.033} { 19.547} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-15.788} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-15.784} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.515} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.268} {0.191} { 0.001} {-15.513} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[58]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[58]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.999}
    {-} {Setup} {0.155}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.544}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.030}
    {=} {Slack Time} {15.514}
  END_SLK_CLC
  SLK 15.514
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.240} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.245} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.502} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.505} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.078} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.078} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.623} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.627} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2733} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.328} { 0.000} {0.461} {} { 1.441} { 16.955} {} {4} {(82.11,201.30) (82.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_8} {} { 0.000} { 0.000} {0.461} {0.023} { 1.441} { 16.955} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2728} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.194} { 0.000} {0.297} {} { 1.635} { 17.149} {} {4} {(81.32,207.68) (82.24,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_7} {} { 0.000} { 0.000} {0.297} {0.022} { 1.636} { 17.149} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN0} {F} {AUS} {R} {} {UCL_NAND3} { 0.345} { 0.019} {0.521} {} { 1.981} { 17.495} {} {4} {(87.08,213.44) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.001} { 0.000} {0.521} {0.025} { 1.981} { 17.495} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.189} { 0.017} {0.272} {} { 2.171} { 17.685} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.171} { 17.685} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.145} { 0.000} {0.229} {} { 2.316} { 17.830} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.229} {0.007} { 2.316} { 17.830} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.382} { 0.000} {0.594} {} { 2.698} { 18.212} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.002} { 0.000} {0.595} {0.125} { 2.700} { 18.214} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_DBTC5_n_52} {EIN} {R} {AUS} {F} {} {UCL_INV4} { 0.477} { 0.000} {0.882} {} { 3.178} { 18.691} {} {29} {(50.36,196.16) (51.28,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.883} {0.327} { 3.181} { 18.695} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.500} { 0.000} {0.467} {} { 3.681} { 19.195} {} {14} {(45.32,121.28) (47.52,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN12_FE_DBTN5_n_52} {} { 0.005} { 0.000} {0.472} {0.167} { 3.686} { 19.200} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2649} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.344} { 0.000} {0.135} {} { 4.030} { 19.544} {} {1} {(48.55,80.96) (45.32,79.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_89} {} { 0.000} { 0.000} {0.135} {0.006} { 4.030} { 19.544} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-15.788} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-15.784} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.515} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.000} { 0.000} {0.267} {0.191} {-0.001} {-15.515} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[27]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[27]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Setup} {0.155}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.545}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.029}
    {=} {Slack Time} {15.516}
  END_SLK_CLC
  SLK 15.516
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.242} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.247} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.504} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.507} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.080} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.080} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.625} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.629} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2733} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.328} { 0.000} {0.461} {} { 1.441} { 16.957} {} {4} {(82.11,201.30) (82.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_8} {} { 0.000} { 0.000} {0.461} {0.023} { 1.441} { 16.957} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2728} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.194} { 0.000} {0.297} {} { 1.635} { 17.151} {} {4} {(81.32,207.68) (82.24,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_7} {} { 0.000} { 0.000} {0.297} {0.022} { 1.636} { 17.151} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN0} {F} {AUS} {R} {} {UCL_NAND3} { 0.345} { 0.019} {0.521} {} { 1.981} { 17.497} {} {4} {(87.08,213.44) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.001} { 0.000} {0.521} {0.025} { 1.981} { 17.497} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.189} { 0.017} {0.272} {} { 2.171} { 17.687} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.171} { 17.687} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.145} { 0.000} {0.229} {} { 2.316} { 17.832} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.229} {0.007} { 2.316} { 17.832} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.382} { 0.000} {0.594} {} { 2.698} { 18.214} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.002} { 0.000} {0.595} {0.125} { 2.700} { 18.216} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_DBTC5_n_52} {EIN} {R} {AUS} {F} {} {UCL_INV4} { 0.477} { 0.000} {0.882} {} { 3.178} { 18.693} {} {29} {(50.36,196.16) (51.28,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.883} {0.327} { 3.181} { 18.697} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.500} { 0.000} {0.467} {} { 3.681} { 19.197} {} {14} {(45.32,121.28) (47.52,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN12_FE_DBTN5_n_52} {} { 0.003} { 0.000} {0.470} {0.167} { 3.684} { 19.200} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2635} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.345} { 0.000} {0.136} {} { 4.029} { 19.545} {} {1} {(41.36,98.24) (38.12,99.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_103} {} { 0.000} { 0.000} {0.136} {0.007} { 4.029} { 19.545} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-15.790} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-15.786} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.517} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.000} {-15.516} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[28]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[28]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Setup} {0.155}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.545}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.029}
    {=} {Slack Time} {15.516}
  END_SLK_CLC
  SLK 15.516
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.242} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.248} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.505} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.508} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.080} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.080} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.625} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.629} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2733} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.328} { 0.000} {0.461} {} { 1.441} { 16.957} {} {4} {(82.11,201.30) (82.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_8} {} { 0.000} { 0.000} {0.461} {0.023} { 1.441} { 16.957} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2728} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.194} { 0.000} {0.297} {} { 1.635} { 17.152} {} {4} {(81.32,207.68) (82.24,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_7} {} { 0.000} { 0.000} {0.297} {0.022} { 1.636} { 17.152} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN0} {F} {AUS} {R} {} {UCL_NAND3} { 0.345} { 0.019} {0.521} {} { 1.981} { 17.497} {} {4} {(87.08,213.44) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.001} { 0.000} {0.521} {0.025} { 1.981} { 17.498} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.189} { 0.017} {0.272} {} { 2.171} { 17.687} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.171} { 17.687} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.145} { 0.000} {0.229} {} { 2.316} { 17.832} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.229} {0.007} { 2.316} { 17.832} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.382} { 0.000} {0.594} {} { 2.698} { 18.214} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.002} { 0.000} {0.595} {0.125} { 2.700} { 18.217} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_DBTC5_n_52} {EIN} {R} {AUS} {F} {} {UCL_INV4} { 0.477} { 0.000} {0.882} {} { 3.178} { 18.694} {} {29} {(50.36,196.16) (51.28,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.883} {0.327} { 3.181} { 18.698} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.500} { 0.000} {0.467} {} { 3.681} { 19.198} {} {14} {(45.32,121.28) (47.52,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN12_FE_DBTN5_n_52} {} { 0.003} { 0.000} {0.470} {0.167} { 3.684} { 19.201} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2617} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.344} { 0.000} {0.136} {} { 4.029} { 19.545} {} {1} {(42.08,104.00) (38.84,102.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_121} {} { 0.000} { 0.000} {0.136} {0.006} { 4.029} { 19.545} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-15.790} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-15.787} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.518} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.268} {0.191} {-0.000} {-15.517} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[61]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[61]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Setup} {0.154}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.546}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.021}
    {=} {Slack Time} {15.525}
  END_SLK_CLC
  SLK 15.525
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.251} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.257} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.514} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.517} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.089} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.089} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.634} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.638} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2733} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.328} { 0.000} {0.461} {} { 1.441} { 16.966} {} {4} {(82.11,201.30) (82.24,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_8} {} { 0.000} { 0.000} {0.461} {0.023} { 1.441} { 16.966} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2728} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.194} { 0.000} {0.297} {} { 1.635} { 17.161} {} {4} {(81.32,207.68) (82.24,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_7} {} { 0.000} { 0.000} {0.297} {0.022} { 1.636} { 17.161} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN0} {F} {AUS} {R} {} {UCL_NAND3} { 0.345} { 0.019} {0.521} {} { 1.981} { 17.506} {} {4} {(87.08,213.44) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.001} { 0.000} {0.521} {0.025} { 1.981} { 17.507} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.189} { 0.017} {0.272} {} { 2.171} { 17.696} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.171} { 17.696} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {F} {AUS} {R} {} {UCL_NOR2} { 0.145} { 0.000} {0.229} {} { 2.316} { 17.841} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.229} {0.007} { 2.316} { 17.841} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {R} {AUS} {R} {} {UCL_BUF} { 0.382} { 0.000} {0.594} {} { 2.698} { 18.223} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.002} { 0.000} {0.595} {0.125} { 2.700} { 18.226} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_DBTC5_n_52} {EIN} {R} {AUS} {F} {} {UCL_INV4} { 0.477} { 0.000} {0.882} {} { 3.178} { 18.703} {} {29} {(50.36,196.16) (51.28,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_DBTN5_n_52} {} { 0.004} { 0.000} {0.883} {0.327} { 3.181} { 18.707} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC12_FE_DBTN5_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.500} { 0.000} {0.467} {} { 3.681} { 19.207} {} {14} {(45.32,121.28) (47.52,119.68)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN12_FE_DBTN5_n_52} {} { 0.001} { 0.000} {0.468} {0.167} { 3.682} { 19.207} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2652} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.339} { 0.000} {0.128} {} { 4.021} { 19.546} {} {1} {(72.31,115.52) (69.08,114.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_86} {} { 0.000} { 0.000} {0.128} {0.006} { 4.021} { 19.546} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-15.799} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-15.796} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.527} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.268} {0.191} { 0.000} {-15.525} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[15]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[15]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.996}
    {-} {Setup} {0.159}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.537}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.677}
    {=} {Slack Time} {15.861}
  END_SLK_CLC
  SLK 15.861
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.587} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.592} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.849} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.852} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.425} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.425} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.970} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.974} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.371} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.372} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.533} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.533} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.626} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.626} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.824} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.824} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.040} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.040} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.148} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.148} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.535} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.536} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.112} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.036} { 0.000} {0.831} {0.304} { 3.288} { 19.148} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2604} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.389} { 0.000} {0.163} {} { 3.676} { 19.537} {} {1} {(138.56,80.96) (135.32,79.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_134} {} { 0.000} { 0.000} {0.163} {0.008} { 3.677} { 19.537} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.135} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-16.132} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-15.872} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.008} { 0.000} {0.257} {0.177} {-0.004} {-15.864} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[22]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[22]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.001}
    {-} {Setup} {0.159}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.542}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.679}
    {=} {Slack Time} {15.864}
  END_SLK_CLC
  SLK 15.864
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.590} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.595} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.852} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.855} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.427} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.428} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.973} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.977} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.374} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.375} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.536} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.536} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.629} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.629} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.827} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.827} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.042} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.043} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.150} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.151} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.538} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.539} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.115} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.035} { 0.000} {0.830} {0.304} { 3.286} { 19.150} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2611} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.392} { 0.000} {0.168} {} { 3.678} { 19.542} {} {1} {(75.92,34.88) (72.68,33.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_127} {} { 0.000} { 0.000} {0.168} {0.009} { 3.679} { 19.542} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.138} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-16.134} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.865} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.268} {0.191} { 0.001} {-15.863} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[17]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[17]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Setup} {0.158}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.532}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.666}
    {=} {Slack Time} {15.865}
  END_SLK_CLC
  SLK 15.865
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.591} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.597} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.854} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.856} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.429} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.429} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.974} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.978} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.376} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.377} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.538} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.538} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.630} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.630} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.828} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.829} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.044} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.044} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.152} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.152} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.539} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.540} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.117} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.035} { 0.000} {0.830} {0.304} { 3.287} { 19.152} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2606} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.379} { 0.000} {0.150} {} { 3.666} { 19.532} {} {1} {(140.72,40.64) (137.48,41.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_132} {} { 0.000} { 0.000} {0.150} {0.007} { 3.666} { 19.532} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.139} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-16.137} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-15.877} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.001} { 0.000} {0.256} {0.177} {-0.011} {-15.876} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[18]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[18]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Setup} {0.157}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.532}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.665}
    {=} {Slack Time} {15.867}
  END_SLK_CLC
  SLK 15.867
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.593} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.599} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.856} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.858} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.431} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.431} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.976} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.980} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.378} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.379} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.540} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.540} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.632} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.632} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.830} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.831} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.046} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.046} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.154} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.154} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.541} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.542} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.119} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.035} { 0.000} {0.830} {0.304} { 3.287} { 19.154} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2607} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.378} { 0.000} {0.147} {} { 3.665} { 19.532} {} {1} {(142.16,34.88) (138.92,33.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_131} {} { 0.000} { 0.000} {0.147} {0.006} { 3.665} { 19.532} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.141} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-16.139} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-15.878} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.001} { 0.000} {0.256} {0.177} {-0.011} {-15.878} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[20]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[20]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.990}
    {-} {Setup} {0.157}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.533}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.665}
    {=} {Slack Time} {15.868}
  END_SLK_CLC
  SLK 15.868
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.594} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.600} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.856} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.859} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.432} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.432} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.977} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.981} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.379} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.379} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.540} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.541} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.633} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.633} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.831} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.831} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.047} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.047} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.155} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.155} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.542} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.543} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.120} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.034} { 0.000} {0.830} {0.304} { 3.286} { 19.154} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2609} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.379} { 0.000} {0.149} {} { 3.665} { 19.533} {} {1} {(100.39,40.64) (97.16,41.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_129} {} { 0.000} { 0.000} {0.149} {0.007} { 3.665} { 19.533} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.142} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-16.139} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-15.879} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.001} { 0.000} {0.256} {0.177} {-0.010} {-15.878} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[16]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[16]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.996}
    {-} {Setup} {0.157}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.539}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.666}
    {=} {Slack Time} {15.873}
  END_SLK_CLC
  SLK 15.873
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.599} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.604} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.861} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.864} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.437} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.437} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.982} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.986} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.384} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.384} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.545} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.545} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.638} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.638} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.836} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.836} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.052} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.052} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.160} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.160} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.547} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.548} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.124} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.036} { 0.000} {0.831} {0.304} { 3.288} { 19.160} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2605} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.379} { 0.000} {0.148} {} { 3.666} { 19.539} {} {1} {(146.47,80.96) (143.24,79.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_133} {} { 0.000} { 0.000} {0.148} {0.007} { 3.666} { 19.539} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.147} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-16.144} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-15.884} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.008} { 0.000} {0.257} {0.177} {-0.004} {-15.877} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[19]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[19]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.989}
    {-} {Setup} {0.156}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.533}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.659}
    {=} {Slack Time} {15.874}
  END_SLK_CLC
  SLK 15.874
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.600} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.605} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.862} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.865} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.438} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.438} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.983} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.987} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.384} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.385} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.546} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.546} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.639} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.639} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.837} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.837} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.053} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.053} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.161} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.161} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.548} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.549} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.125} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.035} { 0.000} {0.830} {0.304} { 3.286} { 19.160} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2608} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.373} { 0.000} {0.140} {} { 3.659} { 19.533} {} {1} {(119.84,46.40) (116.60,45.16)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_130} {} { 0.000} { 0.000} {0.140} {0.005} { 3.659} { 19.533} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.148} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-16.145} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-15.885} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.000} { 0.000} {0.255} {0.177} {-0.011} {-15.885} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[14]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[14]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Setup} {0.157}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.542}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.669}
    {=} {Slack Time} {15.874}
  END_SLK_CLC
  SLK 15.874
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.600} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.605} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.862} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.865} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.438} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.438} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.983} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.987} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.385} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.385} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.546} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.546} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.639} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.639} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.837} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.837} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.053} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.053} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.161} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.161} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.548} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.549} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.125} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.033} { 0.000} {0.829} {0.304} { 3.284} { 19.158} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2603} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.384} { 0.000} {0.157} {} { 3.669} { 19.542} {} {1} {(92.48,63.68) (89.24,64.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_135} {} { 0.000} { 0.000} {0.157} {0.008} { 3.669} { 19.542} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.148} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-16.144} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.875} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.000} {-15.874} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[21]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[21]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.001}
    {-} {Setup} {0.157}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.544}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.668}
    {=} {Slack Time} {15.876}
  END_SLK_CLC
  SLK 15.876
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.602} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.608} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.864} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.867} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.440} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.440} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.985} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.989} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.387} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.387} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.548} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.549} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.641} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.641} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.839} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.839} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.055} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.055} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.163} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.163} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.550} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.551} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.128} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.034} { 0.000} {0.830} {0.304} { 3.286} { 19.162} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2610} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.382} { 0.000} {0.154} {} { 3.668} { 19.544} {} {1} {(83.84,34.88) (80.60,33.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_128} {} { 0.000} { 0.000} {0.154} {0.007} { 3.668} { 19.544} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.150} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-16.146} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.877} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.268} {0.191} { 0.001} {-15.875} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[7]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[7]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Setup} {0.159}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.539}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.659}
    {=} {Slack Time} {15.879}
  END_SLK_CLC
  SLK 15.879
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.605} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.611} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.868} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.870} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.443} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.443} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.988} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.992} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.390} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.391} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.552} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.552} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.644} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.644} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.842} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.843} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.058} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.058} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.166} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.166} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.553} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.554} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.131} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.019} { 0.000} {0.825} {0.304} { 3.271} { 19.150} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2596} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.388} { 0.000} {0.163} {} { 3.659} { 19.538} {} {1} {(104.72,132.80) (101.48,134.04)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_142} {} { 0.000} { 0.000} {0.163} {0.008} { 3.659} { 19.539} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.153} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-16.151} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-15.890} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.257} {0.177} {-0.002} {-15.882} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[26]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[26]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.999}
    {-} {Setup} {0.156}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.544}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.662}
    {=} {Slack Time} {15.881}
  END_SLK_CLC
  SLK 15.881
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.607} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.613} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.870} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.873} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.445} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.445} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.991} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.994} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.392} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.393} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.554} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.554} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.647} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.647} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.845} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.845} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.060} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.061} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.168} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.168} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.555} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.557} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.133} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.037} { 0.000} {0.831} {0.304} { 3.288} { 19.170} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2615} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.374} { 0.000} {0.142} {} { 3.662} { 19.544} {} {1} {(27.68,80.96) (24.44,79.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_123} {} { 0.000} { 0.000} {0.142} {0.006} { 3.662} { 19.544} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.156} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-16.152} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.883} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.001} {-15.882} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[13]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[13]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Setup} {0.157}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.543}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.661}
    {=} {Slack Time} {15.882}
  END_SLK_CLC
  SLK 15.882
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.608} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.613} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.870} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.873} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.446} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.446} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.991} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.995} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.393} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.393} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.554} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.554} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.647} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.647} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.845} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.845} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.061} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.061} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.169} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.169} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.556} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.557} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.133} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.030} { 0.000} {0.828} {0.304} { 3.282} { 19.163} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2602} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.380} { 0.000} {0.150} {} { 3.661} { 19.543} {} {1} {(88.16,80.96) (84.92,79.72)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_136} {} { 0.000} { 0.000} {0.150} {0.007} { 3.661} { 19.543} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.156} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-16.152} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.883} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.000} {-15.882} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[11]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[11]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Setup} {0.157}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.543}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.659}
    {=} {Slack Time} {15.884}
  END_SLK_CLC
  SLK 15.884
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.610} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.615} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.872} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.875} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.447} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.448} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.993} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.997} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.394} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.395} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.556} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.556} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.649} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.649} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.847} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.847} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.062} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.063} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.170} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.171} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.558} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.559} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.135} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.024} { 0.000} {0.827} {0.304} { 3.275} { 19.159} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2600} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.384} { 0.000} {0.156} {} { 3.659} { 19.543} {} {1} {(96.08,109.76) (92.84,111.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_138} {} { 0.000} { 0.000} {0.156} {0.008} { 3.659} { 19.543} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.158} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-16.154} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.885} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.268} {0.191} { 0.000} {-15.884} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[12]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[12]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Setup} {0.156}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.543}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.659}
    {=} {Slack Time} {15.884}
  END_SLK_CLC
  SLK 15.884
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.610} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.616} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.873} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.875} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.448} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.448} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.993} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.997} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.395} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.396} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.557} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.557} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.649} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.649} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.847} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.848} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.063} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.063} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.171} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.171} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.558} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.559} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.136} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.029} { 0.000} {0.828} {0.304} { 3.280} { 19.164} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2601} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.379} { 0.000} {0.149} {} { 3.659} { 19.543} {} {1} {(91.03,86.72) (87.80,87.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_137} {} { 0.000} { 0.000} {0.149} {0.007} { 3.659} { 19.543} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.158} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-16.155} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.886} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.000} {-15.884} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[23]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[23]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.001}
    {-} {Setup} {0.155}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.546}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.661}
    {=} {Slack Time} {15.884}
  END_SLK_CLC
  SLK 15.884
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.610} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.616} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.873} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.876} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.448} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.448} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.993} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.997} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.395} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.396} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.557} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.557} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.650} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.650} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.847} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.848} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.063} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.063} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.171} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.171} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.558} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.560} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.136} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.036} { 0.000} {0.831} {0.304} { 3.288} { 19.172} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2612} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.374} { 0.000} {0.141} {} { 3.661} { 19.546} {} {1} {(28.39,34.88) (25.16,33.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_126} {} { 0.000} { 0.000} {0.141} {0.006} { 3.661} { 19.546} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.158} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-16.155} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.886} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.002} { 0.000} {0.268} {0.191} { 0.001} {-15.883} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[25]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[25]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Setup} {0.155}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.544}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.660}
    {=} {Slack Time} {15.885}
  END_SLK_CLC
  SLK 15.885
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.611} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.616} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.873} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.876} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.448} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.449} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.994} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.998} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.395} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.396} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.557} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.557} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.650} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.650} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.848} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.848} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.063} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.064} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.171} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.172} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.559} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.560} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.136} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.036} { 0.000} {0.831} {0.304} { 3.288} { 19.173} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2614} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.372} { 0.000} {0.139} {} { 3.660} { 19.544} {} {1} {(25.52,63.68) (22.28,64.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_124} {} { 0.000} { 0.000} {0.139} {0.005} { 3.660} { 19.544} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.159} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-16.155} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.886} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.000} {-15.885} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[24]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[24]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Setup} {0.155}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.545}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.660}
    {=} {Slack Time} {15.885}
  END_SLK_CLC
  SLK 15.885
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.611} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.616} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.873} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.876} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.449} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.449} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.994} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.998} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.396} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.396} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.557} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.557} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.650} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.650} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.848} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.848} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.064} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.064} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.172} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.172} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.559} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.560} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.136} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.036} { 0.000} {0.831} {0.304} { 3.288} { 19.173} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2613} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.372} { 0.000} {0.139} {} { 3.660} { 19.545} {} {1} {(26.23,52.16) (23.00,53.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_125} {} { 0.000} { 0.000} {0.139} {0.005} { 3.660} { 19.545} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.159} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-16.155} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.886} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.267} {0.191} {-0.000} {-15.885} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[68]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[68]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Setup} {0.158}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.540}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.654}
    {=} {Slack Time} {15.885}
  END_SLK_CLC
  SLK 15.885
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.611} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.617} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.874} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.877} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.449} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.449} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.994} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 16.998} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.396} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.397} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.558} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.558} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.650} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.651} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.848} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.849} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.064} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.064} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.172} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.172} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.559} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.560} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.137} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.020} { 0.000} {0.825} {0.304} { 3.272} { 19.157} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2589} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.382} { 0.000} {0.154} {} { 3.654} { 19.540} {} {1} {(86.72,138.56) (83.48,137.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_149} {} { 0.000} { 0.000} {0.154} {0.007} { 3.654} { 19.540} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.159} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-16.157} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-15.897} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.257} {0.177} {-0.002} {-15.888} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[9]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[9]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Setup} {0.157}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.543}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.656}
    {=} {Slack Time} {15.887}
  END_SLK_CLC
  SLK 15.887
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.613} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.619} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.875} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.878} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.451} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.451} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.996} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 17.000} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.398} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.398} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.559} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.560} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.652} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.652} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.850} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.850} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.066} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.066} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.174} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.174} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.561} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.562} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.139} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.023} { 0.000} {0.826} {0.304} { 3.275} { 19.162} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2598} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.381} { 0.000} {0.153} {} { 3.656} { 19.543} {} {1} {(94.64,115.52) (91.40,114.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_140} {} { 0.000} { 0.000} {0.153} {0.007} { 3.656} { 19.543} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.161} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-16.157} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.888} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.268} {0.191} { 0.000} {-15.887} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[10]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[10]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {20.000}
    {-} {Setup} {0.156}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.544}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.655}
    {=} {Slack Time} {15.889}
  END_SLK_CLC
  SLK 15.889
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.615} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.620} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.877} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.880} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.452} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.453} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.998} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 17.002} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.399} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.400} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.561} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.561} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.654} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.654} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.852} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.852} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.067} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.068} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.175} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.176} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.563} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.564} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.140} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.025} { 0.000} {0.827} {0.304} { 3.276} { 19.165} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2599} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.379} { 0.000} {0.149} {} { 3.655} { 19.544} {} {1} {(93.92,104.00) (90.68,102.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_139} {} { 0.000} { 0.000} {0.149} {0.007} { 3.655} { 19.544} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.163} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.004} { 0.000} {0.200} {0.119} {-0.270} {-16.159} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.269} { 0.000} {0.267} {} {-0.001} {-15.890} {} {31} {(29.48,80.96) (36.16,82.56)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_3} {} { 0.001} { 0.000} {0.268} {0.191} { 0.000} {-15.889} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[8]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[8]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Setup} {0.157}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.540}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.652}
    {=} {Slack Time} {15.889}
  END_SLK_CLC
  SLK 15.889
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.615} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.620} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.877} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.880} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.453} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.453} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 16.998} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 17.002} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.400} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.400} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.561} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.561} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.654} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.654} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.852} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.852} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.068} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.068} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.176} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.176} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.563} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.564} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.140} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.023} { 0.000} {0.826} {0.304} { 3.274} { 19.163} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2597} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.377} { 0.000} {0.147} {} { 3.652} { 19.540} {} {1} {(104.00,121.28) (100.76,122.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_141} {} { 0.000} { 0.000} {0.147} {0.006} { 3.652} { 19.540} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.163} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.003} { 0.000} {0.200} {0.119} {-0.271} {-16.160} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.260} { 0.000} {0.255} {} {-0.011} {-15.900} {} {26} {(102.20,29.12) (108.88,27.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_2} {} { 0.009} { 0.000} {0.257} {0.177} {-0.002} {-15.891} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[69]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[69]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.999}
    {-} {Setup} {0.157}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.542}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.646}
    {=} {Slack Time} {15.896}
  END_SLK_CLC
  SLK 15.896
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.622} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.628} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.885} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.887} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.460} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.460} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 17.005} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 17.009} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.407} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.408} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.569} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.569} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.661} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.661} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.859} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.860} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.075} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.075} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.183} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.183} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.570} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.571} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.148} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.017} { 0.000} {0.824} {0.304} { 3.269} { 19.165} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2590} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.377} { 0.000} {0.147} {} { 3.645} { 19.542} {} {1} {(105.44,150.08) (102.20,148.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_148} {} { 0.000} { 0.000} {0.147} {0.006} { 3.646} { 19.542} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.170} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.119} {-0.269} {-16.165} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.262} { 0.000} {0.257} {} {-0.007} {-15.903} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.006} { 0.000} {0.258} {0.179} {-0.001} {-15.898} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[5]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[5]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Setup} {0.157}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.541}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.634}
    {=} {Slack Time} {15.907}
  END_SLK_CLC
  SLK 15.907
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.633} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.638} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.895} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.898} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.471} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.471} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 17.016} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 17.020} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.418} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.418} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.579} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.579} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.672} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.672} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.870} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.870} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.086} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.086} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.194} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.194} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.581} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.582} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.158} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.005} { 0.000} {0.817} {0.304} { 3.256} { 19.163} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2594} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.378} { 0.000} {0.148} {} { 3.634} { 19.541} {} {1} {(104.72,190.40) (101.48,191.64)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_144} {} { 0.000} { 0.000} {0.148} {0.007} { 3.634} { 19.541} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.181} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.119} {-0.269} {-16.176} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.262} { 0.000} {0.257} {} {-0.007} {-15.914} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.258} {0.179} {-0.002} {-15.909} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[70]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[70]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Setup} {0.156}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.542}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.632}
    {=} {Slack Time} {15.910}
  END_SLK_CLC
  SLK 15.910
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.636} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.642} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.899} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.902} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.474} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.474} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 17.019} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 17.023} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.421} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.422} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.583} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.583} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.675} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.676} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.873} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.874} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.089} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.089} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.197} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.197} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.584} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.585} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.162} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.010} { 0.000} {0.821} {0.304} { 3.262} { 19.172} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2591} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.370} { 0.000} {0.138} {} { 3.632} { 19.542} {} {1} {(110.48,167.36) (107.24,168.60)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_147} {} { 0.000} { 0.000} {0.138} {0.005} { 3.632} { 19.542} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.184} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.119} {-0.269} {-16.179} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.262} { 0.000} {0.257} {} {-0.007} {-15.918} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.006} { 0.000} {0.258} {0.179} {-0.002} {-15.912} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  WC_av
  CHECK_TYPE {Setup Check}
  REF {u_mtm_Alu_deserializer/out_reg[6]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/out_reg[6]} {D} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(C)(P)(WC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/drdy_reg} {CLK} {UCL_DFF_RES} {R} {leading} {_clk} {_clk(D)(P)(WC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {19.998}
    {-} {Setup} {0.156}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.300}
    {=} {Required Time} {19.542}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.631}
    {=} {Slack Time} {15.911}
  END_SLK_CLC
  SLK 15.911
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} { 15.637} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.006} { 0.000} {0.200} {0.119} {-0.268} { 15.643} {} {} {} 
    INST {CTS_ccl_a_BUF__clk_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.257} { 0.000} {0.241} {} {-0.012} { 15.900} {} {25} {(134.60,190.40) (141.28,188.80)} 
    NET {} {} {} {} {} {CTS_2} {} { 0.003} { 0.000} {0.241} {0.168} {-0.009} { 15.902} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/drdy_reg} {CLK} {R} {Q} {R} {} {UCL_DFF_RES} { 0.573} { 0.000} {0.269} {} { 0.564} { 16.475} {} {4} {(158.32,231.68) (166.28,230.72)} 
    NET {} {} {} {} {} {data_ready1} {} { 0.000} { 0.000} {0.269} {0.022} { 0.564} { 16.475} {} {} {} 
    INST {FE_OFC1_data_ready1} {EIN} {R} {AUS} {F} {} {UCL_INV} { 0.545} { 0.000} {1.081} {} { 1.109} { 17.020} {} {14} {(169.16,230.72) (170.08,232.32)} 
    NET {} {} {} {} {} {FE_OFN1_data_ready1} {} { 0.004} { 0.000} {1.083} {0.112} { 1.113} { 17.024} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2731} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.398} { 0.000} {0.537} {} { 1.511} { 17.422} {} {4} {(94.34,201.30) (94.48,202.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_10} {} { 0.001} { 0.000} {0.537} {0.031} { 1.512} { 17.423} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2717} {EIN0} {R} {AUS} {F} {} {UCL_NAND2_WIDEN} { 0.161} { 0.000} {0.273} {} { 1.673} { 17.584} {} {3} {(82.76,219.20) (83.68,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_26} {} { 0.000} { 0.000} {0.273} {0.018} { 1.673} { 17.584} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2713} {EIN} {F} {AUS} {R} {} {UCL_INV} { 0.092} { 0.000} {0.129} {} { 1.765} { 17.676} {} {1} {(85.64,213.44) (86.56,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_25} {} { 0.000} { 0.000} {0.129} {0.006} { 1.765} { 17.676} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2702} {EIN2} {R} {AUS} {F} {} {UCL_NAND3} { 0.198} { 0.012} {0.435} {} { 1.963} { 17.874} {} {4} {(88.64,212.48) (88.00,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_39} {} { 0.000} { 0.000} {0.435} {0.025} { 1.964} { 17.875} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2688} {EIN1} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.215} { 0.017} {0.272} {} { 2.179} { 18.090} {} {2} {(94.34,212.82) (94.48,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_51} {} { 0.000} { 0.000} {0.272} {0.017} { 2.179} { 18.090} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2686} {EIN1} {R} {AUS} {F} {} {UCL_NOR2} { 0.108} { 0.000} {0.205} {} { 2.287} { 18.198} {} {1} {(74.95,208.40) (75.76,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_52} {} { 0.000} { 0.000} {0.205} {0.007} { 2.287} { 18.198} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC21_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF} { 0.387} { 0.000} {0.625} {} { 2.674} { 18.585} {} {11} {(75.56,190.40) (77.76,188.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN21_n_52} {} { 0.001} { 0.000} {0.626} {0.125} { 2.675} { 18.586} {} {} {} 
    INST {u_mtm_Alu_deserializer/FE_OFC8_n_52} {EIN} {F} {AUS} {F} {} {UCL_BUF4} { 0.576} { 0.000} {0.814} {} { 3.252} { 19.163} {} {25} {(75.56,196.16) (77.76,197.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/FE_OFN8_n_52} {} { 0.007} { 0.000} {0.819} {0.304} { 3.259} { 19.170} {} {} {} 
    INST {u_mtm_Alu_deserializer/g2595} {SEL} {F} {AUS} {R} {} {UCL_MUX2B} { 0.372} { 0.000} {0.140} {} { 3.631} { 19.542} {} {1} {(111.92,184.64) (108.68,183.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_143} {} { 0.000} { 0.000} {0.140} {0.006} { 3.631} { 19.542} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.119} {-0.274} {-16.185} {} {5} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.005} { 0.000} {0.200} {0.119} {-0.269} {-16.180} {} {} {} 
    INST {u_mtm_Alu_deserializer/CTS_ccl_a_BUF__clk_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.262} { 0.000} {0.257} {} {-0.007} {-15.918} {} {28} {(30.92,178.88) (37.60,177.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/CTS_4} {} { 0.005} { 0.000} {0.258} {0.179} {-0.002} {-15.913} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100

