#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 13 02:12:01 2023
# Process ID: 990
# Current directory: /home/fpga
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/vivado.log
# Journal file: /home/fpga/vivado.jou
# Running On: worker, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 1, Host memory: 6218 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 999
WARNING: [Synth 8-6901] identifier 'PTR_SIZE' is used before its declaration [/home/fpga/hdl/reorder_buffer.sv:18]
WARNING: [Synth 8-6901] identifier 'PTR_SIZE' is used before its declaration [/home/fpga/hdl/reorder_buffer.sv:39]
WARNING: [Synth 8-6901] identifier 'iq_ready' is used before its declaration [/home/fpga/hdl/top_level.sv:43]
WARNING: [Synth 8-6901] identifier 'instruction_fetched' is used before its declaration [/home/fpga/hdl/top_level.sv:43]
WARNING: [Synth 8-6901] identifier 'iq_valid' is used before its declaration [/home/fpga/hdl/top_level.sv:60]
WARNING: [Synth 8-6901] identifier 'inst_fetch_is_branch' is used before its declaration [/home/fpga/hdl/top_level.sv:60]
WARNING: [Synth 8-6901] identifier 'branch_taken' is used before its declaration [/home/fpga/hdl/top_level.sv:60]
WARNING: [Synth 8-6901] identifier 'inst_fetch_imm' is used before its declaration [/home/fpga/hdl/top_level.sv:60]
WARNING: [Synth 8-6901] identifier 'iq_valid' is used before its declaration [/home/fpga/hdl/top_level.sv:61]
WARNING: [Synth 8-6901] identifier 'inst_fetch_is_branch' is used before its declaration [/home/fpga/hdl/top_level.sv:62]
WARNING: [Synth 8-6901] identifier 'branch_taken' is used before its declaration [/home/fpga/hdl/top_level.sv:62]
WARNING: [Synth 8-6901] identifier 'iq_valid' is used before its declaration [/home/fpga/hdl/top_level.sv:68]
WARNING: [Synth 8-6901] identifier 'instruction_fetched' is used before its declaration [/home/fpga/hdl/top_level.sv:68]
WARNING: [Synth 8-6901] identifier 'lb_dest_addr_in' is used before its declaration [/home/fpga/hdl/top_level.sv:462]
WARNING: [Synth 8-6901] identifier 'memory_output' is used before its declaration [/home/fpga/hdl/memory_unit.sv:69]
WARNING: [Synth 8-6901] identifier 'open_row' is used before its declaration [/home/fpga/hdl/load_buffer.sv:45]
WARNING: [Synth 8-6901] identifier 'open_row' is used before its declaration [/home/fpga/hdl/load_buffer.sv:46]
WARNING: [Synth 8-6901] identifier 'open_row' is used before its declaration [/home/fpga/hdl/load_buffer.sv:47]
WARNING: [Synth 8-6901] identifier 'open_row' is used before its declaration [/home/fpga/hdl/load_buffer.sv:48]
WARNING: [Synth 8-6901] identifier 'issued_row' is used before its declaration [/home/fpga/hdl/load_buffer.sv:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1987.586 ; gain = 378.801 ; free physical = 3308 ; free virtual = 8843
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/hdl/top_level.sv:11]
INFO: [Synth 8-6157] synthesizing module 'bp_decode' [/home/fpga/hdl/bp_decode.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'bp_decode' (0#1) [/home/fpga/hdl/bp_decode.sv:4]
INFO: [Synth 8-6157] synthesizing module 'branch_predict' [/home/fpga/hdl/branch_predict.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'branch_predict' (0#1) [/home/fpga/hdl/branch_predict.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_write_first' [/home/fpga/hdl/xilinx_single_port_ram_write_first.v:9]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 64 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: inst.mem - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'inst.mem'; please make sure the file is added to project and has read permission, ignoring [/home/fpga/hdl/xilinx_single_port_ram_write_first.v:32]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_write_first' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_write_first.v:9]
INFO: [Synth 8-6157] synthesizing module 'instruction_queue' [/home/fpga/hdl/instruction_queue.sv:1]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'instruction_queue' (0#1) [/home/fpga/hdl/instruction_queue.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decode' [/home/fpga/hdl/decode.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'decode' (0#1) [/home/fpga/hdl/decode.sv:4]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/fpga/hdl/register_file.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/home/fpga/hdl/register_file.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rob' [/home/fpga/hdl/reorder_buffer.sv:6]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rob' (0#1) [/home/fpga/hdl/reorder_buffer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'reservation_station' [/home/fpga/hdl/reservation_station.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'reservation_station' (0#1) [/home/fpga/hdl/reservation_station.sv:6]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/fpga/hdl/alu.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/fpga/hdl/alu.sv:6]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/fpga/hdl/multiplier.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [/home/fpga/hdl/multiplier.sv:4]
WARNING: [Synth 8-7071] port 'opcode_out' of module 'reservation_station' is unconnected for instance 'rs_load' [/home/fpga/hdl/top_level.sv:434]
WARNING: [Synth 8-7023] instance 'rs_load' of module 'reservation_station' has 22 connections declared, but only 21 given [/home/fpga/hdl/top_level.sv:434]
INFO: [Synth 8-6157] synthesizing module 'load_buffer' [/home/fpga/hdl/load_buffer.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'load_buffer' (0#1) [/home/fpga/hdl/load_buffer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [/home/fpga/hdl/memory_unit.sv:11]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_write_first__parameterized0' [/home/fpga/hdl/xilinx_single_port_ram_write_first.v:9]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: data.mem - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'data.mem'; please make sure the file is added to project and has read permission, ignoring [/home/fpga/hdl/xilinx_single_port_ram_write_first.v:32]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_write_first__parameterized0' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_write_first.v:9]
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [/home/fpga/hdl/memory_unit.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/hdl/top_level.sv:11]
WARNING: [Synth 8-87] always_comb on 'iType_out_reg' did not result in combinational logic [/home/fpga/hdl/decode.sv:116]
WARNING: [Synth 8-87] always_comb on 'aluFunc_out_reg' did not result in combinational logic [/home/fpga/hdl/decode.sv:117]
WARNING: [Synth 8-87] always_comb on 'data_out_reg' did not result in combinational logic [/home/fpga/hdl/load_buffer.sv:78]
WARNING: [Synth 8-87] always_comb on 'rob_ix_out_reg' did not result in combinational logic [/home/fpga/hdl/load_buffer.sv:79]
WARNING: [Synth 8-3848] Net rs_div_ready in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:200]
WARNING: [Synth 8-3848] Net rs_brAlu_ready in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:200]
WARNING: [Synth 8-3848] Net flush in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:159]
WARNING: [Synth 8-3848] Net flush_addrs[7] in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:161]
WARNING: [Synth 8-3848] Net flush_addrs[6] in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:161]
WARNING: [Synth 8-3848] Net flush_addrs[5] in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:161]
WARNING: [Synth 8-3848] Net flush_addrs[4] in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:161]
WARNING: [Synth 8-3848] Net flush_addrs[3] in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:161]
WARNING: [Synth 8-3848] Net flush_addrs[2] in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:161]
WARNING: [Synth 8-3848] Net flush_addrs[1] in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:161]
WARNING: [Synth 8-3848] Net flush_addrs[0] in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:161]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port cdb_dest_in[31] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[30] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[29] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[28] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[27] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[26] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[25] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[24] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[23] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[22] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[21] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[20] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[19] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[18] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[17] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[16] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[15] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[14] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[13] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[12] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[11] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[10] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[9] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[8] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[7] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[6] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[5] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[4] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[3] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[2] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[1] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port cdb_dest_in[0] in module reservation_station is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_in in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_in in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[31] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[30] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[29] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[28] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[27] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[26] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[25] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[24] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[23] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[22] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[21] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[20] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[19] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[18] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[17] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[16] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[15] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[14] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[13] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[12] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[11] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[10] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[9] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[8] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[7] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[6] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[5] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[4] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[3] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[2] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[1] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_in[0] in module branch_predict is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_in[19] in module bp_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_in[18] in module bp_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_in[17] in module bp_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_in[16] in module bp_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_in[15] in module bp_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_in[14] in module bp_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_in[13] in module bp_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_in[12] in module bp_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_in[11] in module bp_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_in[10] in module bp_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_in[9] in module bp_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_in[8] in module bp_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_in[7] in module bp_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2081.523 ; gain = 472.738 ; free physical = 3150 ; free virtual = 8689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2096.367 ; gain = 487.582 ; free physical = 3147 ; free virtual = 8686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2096.367 ; gain = 487.582 ; free physical = 3147 ; free virtual = 8686
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2096.367 ; gain = 0.000 ; free physical = 3147 ; free virtual = 8687
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/xdc/top_level.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd'. [/home/fpga/xdc/top_level.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart*'. [/home/fpga/xdc/top_level.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.090 ; gain = 0.000 ; free physical = 3110 ; free virtual = 8665
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.090 ; gain = 0.000 ; free physical = 3110 ; free virtual = 8665
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3110 ; free virtual = 8665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3110 ; free virtual = 8665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3110 ; free virtual = 8665
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'iType_out_reg' [/home/fpga/hdl/decode.sv:116]
WARNING: [Synth 8-327] inferring latch for variable 'aluFunc_out_reg' [/home/fpga/hdl/decode.sv:117]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [/home/fpga/hdl/load_buffer.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'rob_ix_out_reg' [/home/fpga/hdl/load_buffer.sv:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3107 ; free virtual = 8664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 80    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	               2K Bit	(64 X 32 bit)          RAMs := 1     
	              512 Bit	(16 X 32 bit)          RAMs := 1     
	               12 Bit	(3 X 4 bit)          RAMs := 4     
	                9 Bit	(3 X 3 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 106   
	   4 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 8     
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 4     
	  11 Input   13 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 15    
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 97    
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 275   
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'pc_bram_reg' and it is trimmed from '32' to '8' bits. [/home/fpga/hdl/top_level.sv:46]
DSP Report: Generating DSP p00, operation Mode is: A*B.
DSP Report: operator p00 is absorbed into DSP p00.
DSP Report: operator p00 is absorbed into DSP p00.
DSP Report: Generating DSP p0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p0_reg is absorbed into DSP p0_reg.
DSP Report: operator p00 is absorbed into DSP p0_reg.
DSP Report: operator p00 is absorbed into DSP p0_reg.
DSP Report: Generating DSP p00, operation Mode is: A*B.
DSP Report: operator p00 is absorbed into DSP p00.
DSP Report: operator p00 is absorbed into DSP p00.
DSP Report: Generating DSP p0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p0_reg is absorbed into DSP p0_reg.
DSP Report: operator p00 is absorbed into DSP p0_reg.
DSP Report: operator p00 is absorbed into DSP p0_reg.
WARNING: [Synth 8-6014] Unused sequential element rs_mul/opcode_row_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rs_load/opcode_row_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rs_store/opcode_row_reg was removed. 
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7257] Removed RAM (inst_mem/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element inst_mem/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (iType_out_reg[3]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (iType_out_reg[2]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (iType_out_reg[1]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (iType_out_reg[0]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (aluFunc_out_reg[3]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (aluFunc_out_reg[2]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (aluFunc_out_reg[1]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (aluFunc_out_reg[0]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (p0_reg[47]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[46]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[45]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[44]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[43]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[42]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[41]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[40]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[39]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[38]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[37]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[36]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[35]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[34]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[33]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[32]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[31]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[30]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[29]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[28]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[27]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[26]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[25]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[24]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[23]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[22]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[21]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[20]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[19]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[18]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[17]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[16]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[15]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[14]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[13]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[12]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[11]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[10]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[9]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[8]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[7]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[6]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[5]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[4]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[3]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[2]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[1]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[0]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[47]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[46]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[45]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[44]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[43]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[42]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[41]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[40]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[39]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[38]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[37]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[36]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[35]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[34]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[33]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[32]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[31]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[30]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[29]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[28]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[27]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[26]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[25]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[24]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[23]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[22]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[21]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[20]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[19]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[18]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[17]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[31]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[30]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[29]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[28]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[27]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[26]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[25]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[24]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[23]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[22]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[21]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[20]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[19]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[18]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[17]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[16]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[15]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[14]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[13]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[12]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[11]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[10]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[9]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[8]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[7]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[6]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[5]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[4]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[3]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[2]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[1]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[0]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (rob_ix_out_reg[2]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (rob_ix_out_reg[1]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (rob_ix_out_reg[0]) is unused and will be removed from module load_buffer.
WARNING: [Synth 8-3332] Sequential element (p0_reg[16]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[15]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[14]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[13]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[12]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[11]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[10]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[9]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[8]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[7]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[6]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[5]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[4]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[3]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[2]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[1]__0) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (p0_reg[0]__0) is unused and will be removed from module multiplier.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B1 with 1st driver pin 'load_buffer/i_0/B1' [/home/fpga/hdl/load_buffer.sv:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin B1 with 2nd driver pin 'VCC' [/home/fpga/hdl/load_buffer.sv:45]
CRITICAL WARNING: [Synth 8-6858] multi-driven net B1 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/hdl/load_buffer.sv:45]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3085 ; free virtual = 8653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|multiplier  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3077 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3077 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3077 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3077 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3077 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3077 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3077 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3077 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3077 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    22|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2189.090 ; gain = 580.305 ; free physical = 3077 ; free virtual = 8652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2189.090 ; gain = 487.582 ; free physical = 3077 ; free virtual = 8652
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2189.098 ; gain = 580.305 ; free physical = 3076 ; free virtual = 8652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.098 ; gain = 0.000 ; free physical = 3075 ; free virtual = 8652
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/xdc/top_level.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd'. [/home/fpga/xdc/top_level.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart*'. [/home/fpga/xdc/top_level.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/xdc/top_level.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.098 ; gain = 0.000 ; free physical = 3354 ; free virtual = 8932
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 19175a7d
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 290 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2189.098 ; gain = 895.375 ; free physical = 3354 ; free virtual = 8933
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1959.824; main = 1684.610; forked = 430.714
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3163.898; main = 2189.094; forked = 974.805
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2205.098 ; gain = 0.000 ; free physical = 3353 ; free virtual = 8933
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-72] No paths found.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2228.043 ; gain = 14.941 ; free physical = 3300 ; free virtual = 8896

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1387afc03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2228.043 ; gain = 0.000 ; free physical = 3300 ; free virtual = 8896

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1387afc03

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.043 ; gain = 0.000 ; free physical = 3066 ; free virtual = 8664
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1387afc03

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2451.043 ; gain = 0.000 ; free physical = 3066 ; free virtual = 8664
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1387afc03

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2451.043 ; gain = 0.000 ; free physical = 3066 ; free virtual = 8664
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1387afc03

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2475.055 ; gain = 24.012 ; free physical = 3066 ; free virtual = 8664
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1387afc03

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2475.055 ; gain = 24.012 ; free physical = 3066 ; free virtual = 8664
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1387afc03

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2475.055 ; gain = 24.012 ; free physical = 3066 ; free virtual = 8664
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3066 ; free virtual = 8664
Ending Logic Optimization Task | Checksum: 1387afc03

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2475.055 ; gain = 24.012 ; free physical = 3066 ; free virtual = 8664

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1387afc03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3066 ; free virtual = 8664

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1387afc03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3066 ; free virtual = 8664

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3066 ; free virtual = 8664
Ending Netlist Obfuscation Task | Checksum: 1387afc03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3066 ; free virtual = 8664
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3066 ; free virtual = 8666
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11f63a186

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3066 ; free virtual = 8666
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3066 ; free virtual = 8666

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11f63a186

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3065 ; free virtual = 8666

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 1ff5169b7

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3064 ; free virtual = 8666

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ff5169b7

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3063 ; free virtual = 8666
Phase 1 Placer Initialization | Checksum: 1ff5169b7

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3062 ; free virtual = 8666

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3062 ; free virtual = 8666

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3062 ; free virtual = 8666
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 11f63a186

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2475.055 ; gain = 0.000 ; free physical = 3062 ; free virtual = 8666
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Vivado 12-975] No timing paths matched 'get_timing_paths -max_paths 1 -nworst 1 -setup'.
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 02:12:32 2023...
