/*
 * Copyright (c) 2018-2023, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#include <t234-common-modules/tegra234-camera-p3762-a00.dtsi>
#include "dt-bindings/gpio/tegra234-gpio.h"
#include "dt-bindings/clock/tegra234-clock.h"


#define CAM0_RST_L      TEGRA234_MAIN_GPIO(H, 3)
#define CAM0_PWDN       TEGRA234_MAIN_GPIO(H, 6)
#define CAM1_RST_L      TEGRA234_MAIN_GPIO(AC, 1)
#define CAM1_PWDN       TEGRA234_MAIN_GPIO(AC, 0)
#define PWR_EN          TEGRA234_MAIN_GPIO(AC, 7)
#define GYRO1_IRQ_GPIO  TEGRA234_AON_GPIO(CC, 1)
#define ACCE1_IRQ_GPIO  TEGRA234_AON_GPIO(CC, 0)

#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)

/* camera control gpio definitions */

/ {
	/* set camera gpio direction to output */
	gpio@2200000 {
		camera-control-output-low {
			gpio-hog;
			output-low;
			gpios = <CAM0_RST_L 0 CAM0_PWDN 0
				CAM1_RST_L 0 CAM1_PWDN 0>;
			label = "cam0-rst", "cam0-pwdn",
			      "cam1-rst", "cam1-pwdn";
		};
	};
	i2c@31e0000 {
		max96712_a@62 {
			compatible = "nvidia,max96712";
			reg = <0x62>;
			channel = "a";
			pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
		};
		virtual_i2c_mux@50 {
			reg = <0x50>;
			compatible = "nvidia,virtual-i2c-mux";
			#address-cells = <1>;
			#size-cells = <0>;
			i2c-parent = <&dp_aux_ch3_i2c>;

			i2c@0 {
				reg = <0>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;

				bmi088_a@69 {
					compatible = "bmi,bmi088";
					reg = <0x69>;
					accel_i2c_addr = <0x19>;
					accel_irq_gpio = <&tegra_aon_gpio ACCE1_IRQ_GPIO GPIO_ACTIVE_HIGH>;
					gyro_irq_gpio = <&tegra_aon_gpio GYRO1_IRQ_GPIO GPIO_ACTIVE_HIGH>;
					accel_matrix = [01 00 00 00 01 00 00 00 01];
					gyro_matrix = [01 00 00 00 01 00 00 00 01];
					gyro_reg_0x18 = <0x81>;
				};

				ar0234_a@30 {
					def-addr = <0x10>;
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
					       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					channel = "a";
					has-eeprom;
					eeprom-addr = <0x40>;
					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
					pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
				};

				ar0234_b@31 {
					def-addr = <0x18>;
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
					       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					channel = "c";
					has-eeprom;
					eeprom-addr = <0x40>;
					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
					pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
				};
			};

			i2c@1 {
				reg = <1>;	
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
				ar0234_c@32 {
					def-addr = <0x10>;
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
					       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					channel = "a";
					has-eeprom;
					eeprom-addr = <0x15>;
					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
					pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
				};
				ar0234_d@33 {
					def-addr = <0x18>;
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
					       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					channel = "c";
					has-eeprom;
					eeprom-addr = <0x15>;
					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
					pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
				};
				ar0234_e@34 {
					def-addr = <0x10>;
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
					       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					channel = "a";
					has-eeprom;
					eeprom-addr = <0x44>;
					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
					pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
				};
				ar0234_f@35 {
					def-addr = <0x18>;
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
					       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					channel = "c";
					has-eeprom;
					eeprom-addr = <0x44>;
					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
					pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
				};
				ar0234_g@36 {
					def-addr = <0x10>;
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
					       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					channel = "a";
					has-eeprom;
					eeprom-addr = <0x46>;
					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
					pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
				};
				ar0234_h@37 {
					def-addr = <0x18>;
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
					       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					channel = "c";
					has-eeprom;
					eeprom-addr = <0x46>;
					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
					pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
				};
			};
		};
	};
	i2c@3180000 {
		max96712_b@62 {
			compatible = "nvidia,max96712";
			reg = <0x62>;
			channel = "b";
			pwdn-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
		};


		ar0234_i@30 {
			def-addr = <0x18>;
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
			       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			channel = "b";
			has-eeprom;
			eeprom-addr = <0x38>;
			reset-gpios = <&tegra_main_gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
			pwdn-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
		};
		ar0234_j@32 {
			def-addr = <0x18>;
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
			       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			channel = "b";
			has-eeprom;
			eeprom-addr = <0x3a>;
			reset-gpios = <&tegra_main_gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
			pwdn-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
		};
		ar0234_k@34 {
			def-addr = <0x18>;
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
			       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			channel = "b";
			has-eeprom;
			eeprom-addr = <0x3c>;
			reset-gpios = <&tegra_main_gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
			pwdn-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
		};
		ar0234_l@36 {
			def-addr = <0x18>;
			/* Define any required hw resources needed by driver */
			/* ie. clocks, io pins, power sources */
			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
			       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
			clock-names = "extperiph1", "pllp_grtba";
			mclk = "extperiph1";
			channel = "b";
			has-eeprom;
			eeprom-addr = <0x3e>;
			reset-gpios = <&tegra_main_gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
			pwdn-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
		};
	};
};

