@W: MT530 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_test\hdl\sccb_ctrl.v":106:4:106:9|Found inferred clock sccb_design|xclk which controls 18 sequential elements including SCCB_CTRL_0.step[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_test\hdl\sccb_ctrl.v":120:4:120:9|Found inferred clock SCCB_CTRL|SCCB_CLK_inferred_clock which controls 4 sequential elements including SCCB_CTRL_0.data_send. This clock has no specified timing constraint which may adversely impact design performance. 
