

================================================================
== Vitis HLS Report for 'projectPoint_Pipeline_2'
================================================================
* Date:           Sun Feb  5 16:59:21 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.765 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.480 us|  0.480 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        6|        6|         1|          1|          1|     6|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2009|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|      262|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      262|    2045|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |empty_1273_fu_1328_p2  |         +|   0|  0|   10|           3|           1|
    |exitcond_fu_1334_p2    |      icmp|   0|  0|    8|           3|           3|
    |empty_1267_fu_1117_p2  |        or|   0|  0|  192|         193|         193|
    |empty_1268_fu_1179_p2  |        or|   0|  0|  168|         168|         168|
    |empty_1269_fu_1203_p2  |        or|   0|  0|  177|         177|         177|
    |empty_1270_fu_1253_p2  |        or|   0|  0|  208|         209|         209|
    |empty_1271_fu_1267_p2  |        or|   0|  0|   25|          25|          25|
    |empty_1272_fu_1291_p2  |        or|   0|  0|  152|         152|         152|
    |empty_1243_fu_339_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1244_fu_373_p3   |    select|   0|  0|   16|           1|           1|
    |empty_1245_fu_425_p3   |    select|   0|  0|   32|           1|           1|
    |empty_1246_fu_729_p3   |    select|   0|  0|  148|           1|           1|
    |empty_1247_fu_763_p3   |    select|   0|  0|  155|           1|           1|
    |empty_1248_fu_797_p3   |    select|   0|  0|  163|           1|           1|
    |empty_1249_fu_831_p3   |    select|   0|  0|  170|           1|           1|
    |empty_1250_fu_865_p3   |    select|   0|  0|  178|           1|           1|
    |empty_1251_fu_883_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1252_fu_891_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1253_fu_899_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1254_fu_907_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1255_fu_915_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1256_fu_923_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1257_fu_931_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1258_fu_939_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1259_fu_947_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1260_fu_955_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1261_fu_963_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1262_fu_971_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1263_fu_979_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1264_fu_987_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1265_fu_995_p3   |    select|   0|  0|    8|           1|           1|
    |empty_1266_fu_1047_p3  |    select|   0|  0|   15|           1|           1|
    |empty_1241_fu_329_p2   |       shl|   0|  0|   62|           4|          24|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 2009|         959|         978|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |C_fu_276                 |   9|          2|  256|        512|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |loop_index_i_i_fu_272    |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|  261|        522|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |C_fu_276                 |  256|   0|  256|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |loop_index_i_i_fu_272    |    3|   0|    3|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  262|   0|  262|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------+-----+-----+------------+-------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  projectPoint_Pipeline_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  projectPoint_Pipeline_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  projectPoint_Pipeline_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  projectPoint_Pipeline_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  projectPoint_Pipeline_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  projectPoint_Pipeline_2|  return value|
|zext_ln78       |   in|  225|     ap_none|                zext_ln78|        scalar|
|C_9_out         |  out|  256|      ap_vld|                  C_9_out|       pointer|
|C_9_out_ap_vld  |  out|    1|      ap_vld|                  C_9_out|       pointer|
+----------------+-----+-----+------------+-------------------------+--------------+

