Analysis & Synthesis report for test_sf
Thu Apr 16 16:10:37 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SIMULATION_TOP|user_bcvs:user_bcvs_inst|state
 11. State Machine - |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|state
 12. State Machine - |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 20. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component
 21. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated
 22. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_977:rdptr_g1p
 23. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_5lc:wrptr_g1p
 24. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|altsyncram_e271:fifo_ram
 25. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_brp
 26. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_bwp
 27. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 28. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13
 29. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_3dc:wraclr
 30. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 31. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16
 32. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component
 33. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated
 34. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_977:rdptr_g1p
 35. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_5lc:wrptr_g1p
 36. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|altsyncram_e271:fifo_ram
 37. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_brp
 38. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_bwp
 39. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 40. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13
 41. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_3dc:wraclr
 42. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 43. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16
 44. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 45. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst
 46. Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst
 47. Source assignments for issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 48. Source assignments for sld_signaltap:auto_signaltap_2
 49. Parameter Settings for User Entity Instance: pll1:pll1_inst|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0
 51. Parameter Settings for User Entity Instance: issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 52. Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component
 53. Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component
 54. Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0
 55. Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 56. Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst
 57. Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst
 58. Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component
 59. Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_HEAD|lpm_counter:LPM_COUNTER_component
 60. Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_EPILOG|lpm_counter:LPM_COUNTER_component
 61. Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|button_debouncer:button_debouncer_inst
 62. Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst
 63. Parameter Settings for User Entity Instance: issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0
 64. Parameter Settings for User Entity Instance: issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 65. Parameter Settings for User Entity Instance: cnt_data:cnt_data_div|lpm_counter:LPM_COUNTER_component
 66. Parameter Settings for User Entity Instance: cnt_data:cnt_data_OCS|lpm_counter:LPM_COUNTER_component
 67. Parameter Settings for User Entity Instance: gpio5_sim:gpio5_sim_inst
 68. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_2
 69. altpll Parameter Settings by Entity Instance
 70. dcfifo Parameter Settings by Entity Instance
 71. Port Connectivity Checks: "user_bcvs:user_bcvs_inst"
 72. Port Connectivity Checks: "cnt_data:cnt_data_OCS"
 73. Port Connectivity Checks: "cnt_data:cnt_data_div"
 74. Port Connectivity Checks: "issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 75. Port Connectivity Checks: "issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0"
 76. Port Connectivity Checks: "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst"
 77. Port Connectivity Checks: "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|button_debouncer:button_debouncer_inst"
 78. Port Connectivity Checks: "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 79. Port Connectivity Checks: "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0"
 80. Port Connectivity Checks: "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B"
 81. Port Connectivity Checks: "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A"
 82. Port Connectivity Checks: "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst"
 83. Port Connectivity Checks: "issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 84. Port Connectivity Checks: "issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0"
 85. SignalTap II Logic Analyzer Settings
 86. Post-Synthesis Netlist Statistics for Top Partition
 87. Elapsed Time Per Partition
 88. Connections to In-System Debugging Instance "auto_signaltap_2"
 89. Analysis & Synthesis Messages
 90. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 16 16:10:37 2020           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; test_sf                                         ;
; Top-level Entity Name              ; SIMULATION_TOP                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,895                                           ;
;     Total combinational functions  ; 2,378                                           ;
;     Dedicated logic registers      ; 2,659                                           ;
; Total registers                    ; 2659                                            ;
; Total pins                         ; 1                                               ;
; Total virtual pins                 ; 22                                              ;
; Total memory bits                  ; 489,472                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; SIMULATION_TOP     ; test_sf            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                 ; Library       ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+
; BLVDS_uPP/RX_BLVDS/rst_button/rst_button/synthesis/rst_button.v                     ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/BLVDS_uPP/RX_BLVDS/rst_button/rst_button/synthesis/rst_button.v                     ; rst_button    ;
; BLVDS_uPP/RX_BLVDS/rst_button/rst_button/synthesis/submodules/altsource_probe_top.v ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/BLVDS_uPP/RX_BLVDS/rst_button/rst_button/synthesis/submodules/altsource_probe_top.v ; rst_button    ;
; BLVDS_uPP/RX_BLVDS/BLVDS_RECEIVER.v                                                 ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/BLVDS_uPP/RX_BLVDS/BLVDS_RECEIVER.v                                                 ;               ;
; BLVDS_uPP/TX_uPP/button_debouncer.v                                                 ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/BLVDS_uPP/TX_uPP/button_debouncer.v                                                 ;               ;
; BLVDS_uPP/TX_uPP/GPIO_SOLVER.v                                                      ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/BLVDS_uPP/TX_uPP/GPIO_SOLVER.v                                                      ;               ;
; BLVDS_uPP/TX_uPP/gpio5_sim.v                                                        ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/BLVDS_uPP/TX_uPP/gpio5_sim.v                                                        ;               ;
; BLVDS_uPP/ERROR_SOLVER/ERR_CNT/ERR_CNT.v                                            ; yes             ; User Wizard-Generated File                   ; D:/GitHub/kotlin/test_sf/BLVDS_uPP/ERROR_SOLVER/ERR_CNT/ERR_CNT.v                                            ;               ;
; BLVDS_uPP/ERROR_SOLVER/ERROR_SOLVER.v                                               ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/BLVDS_uPP/ERROR_SOLVER/ERROR_SOLVER.v                                               ;               ;
; BLVDS_uPP/SYNC_FIFO/FIFO_16/FIFO_16.v                                               ; yes             ; User Wizard-Generated File                   ; D:/GitHub/kotlin/test_sf/BLVDS_uPP/SYNC_FIFO/FIFO_16/FIFO_16.v                                               ;               ;
; BLVDS_uPP/SYNC_FIFO/FIFO_SWITCH.v                                                   ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/BLVDS_uPP/SYNC_FIFO/FIFO_SWITCH.v                                                   ;               ;
; BLVDS_uPP/BLVDS_uPP_TOP.v                                                           ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/BLVDS_uPP/BLVDS_uPP_TOP.v                                                           ;               ;
; BLVDS_uPP/STB_CUT/Strob_cutter.v                                                    ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/BLVDS_uPP/STB_CUT/Strob_cutter.v                                                    ;               ;
; TOP_SIM/pll1/pll1.v                                                                 ; yes             ; User Wizard-Generated File                   ; D:/GitHub/kotlin/test_sf/TOP_SIM/pll1/pll1.v                                                                 ;               ;
; TOP_SIM/issp/issp/synthesis/issp.v                                                  ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/TOP_SIM/issp/issp/synthesis/issp.v                                                  ; issp          ;
; TOP_SIM/issp/issp/synthesis/submodules/altsource_probe_top.v                        ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/TOP_SIM/issp/issp/synthesis/submodules/altsource_probe_top.v                        ; issp          ;
; TOP_SIM/issp_sel_data/issp_sel_data/synthesis/issp_sel_data.v                       ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/TOP_SIM/issp_sel_data/issp_sel_data/synthesis/issp_sel_data.v                       ; issp_sel_data ;
; TOP_SIM/issp_sel_data/issp_sel_data/synthesis/submodules/altsource_probe_top.v      ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/TOP_SIM/issp_sel_data/issp_sel_data/synthesis/submodules/altsource_probe_top.v      ; issp_sel_data ;
; TOP_SIM/cnt_data/cnt_data.v                                                         ; yes             ; User Wizard-Generated File                   ; D:/GitHub/kotlin/test_sf/TOP_SIM/cnt_data/cnt_data.v                                                         ;               ;
; TOP_SIM/user_bcvs.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/TOP_SIM/user_bcvs.v                                                                 ;               ;
; TOP_SIM/SIMULATION_TOP.v                                                            ; yes             ; User Verilog HDL File                        ; D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v                                                            ;               ;
; altpll.tdf                                                                          ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf                                                    ;               ;
; aglobal160.inc                                                                      ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                ;               ;
; stratix_pll.inc                                                                     ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                               ;               ;
; stratixii_pll.inc                                                                   ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                             ;               ;
; cycloneii_pll.inc                                                                   ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                             ;               ;
; db/pll1_altpll.v                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/pll1_altpll.v                                                                    ;               ;
; altsource_probe.v                                                                   ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/altsource_probe.v                                             ;               ;
; sld_jtag_endpoint_adapter.vhd                                                       ; yes             ; Encrypted Megafunction                       ; g:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                 ;               ;
; sld_jtag_endpoint_adapter_impl.sv                                                   ; yes             ; Encrypted Megafunction                       ; g:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                             ;               ;
; altsource_probe_body.vhd                                                            ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd                                      ;               ;
; sld_rom_sr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; g:/altera/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                ;               ;
; dcfifo.tdf                                                                          ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/dcfifo.tdf                                                    ;               ;
; lpm_counter.inc                                                                     ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                               ;               ;
; lpm_add_sub.inc                                                                     ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;               ;
; altdpram.inc                                                                        ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                                                  ;               ;
; a_graycounter.inc                                                                   ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/a_graycounter.inc                                             ;               ;
; a_fefifo.inc                                                                        ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/a_fefifo.inc                                                  ;               ;
; a_gray2bin.inc                                                                      ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                ;               ;
; dffpipe.inc                                                                         ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/dffpipe.inc                                                   ;               ;
; alt_sync_fifo.inc                                                                   ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                             ;               ;
; lpm_compare.inc                                                                     ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                               ;               ;
; altsyncram_fifo.inc                                                                 ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                           ;               ;
; db/dcfifo_c2l1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/dcfifo_c2l1.tdf                                                                  ;               ;
; db/a_gray2bin_aib.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/a_gray2bin_aib.tdf                                                               ;               ;
; db/a_graycounter_977.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/a_graycounter_977.tdf                                                            ;               ;
; db/a_graycounter_5lc.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/a_graycounter_5lc.tdf                                                            ;               ;
; db/altsyncram_e271.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/altsyncram_e271.tdf                                                              ;               ;
; db/dffpipe_se9.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/dffpipe_se9.tdf                                                                  ;               ;
; db/alt_synch_pipe_cpl.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/alt_synch_pipe_cpl.tdf                                                           ;               ;
; db/dffpipe_te9.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/dffpipe_te9.tdf                                                                  ;               ;
; db/dffpipe_3dc.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/dffpipe_3dc.tdf                                                                  ;               ;
; db/alt_synch_pipe_dpl.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/alt_synch_pipe_dpl.tdf                                                           ;               ;
; db/dffpipe_ue9.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/dffpipe_ue9.tdf                                                                  ;               ;
; db/cmpr_d66.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/cmpr_d66.tdf                                                                     ;               ;
; db/mux_j28.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/mux_j28.tdf                                                                      ;               ;
; lpm_counter.tdf                                                                     ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                               ;               ;
; lpm_constant.inc                                                                    ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                              ;               ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                ;               ;
; cmpconst.inc                                                                        ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/cmpconst.inc                                                  ;               ;
; dffeea.inc                                                                          ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/dffeea.inc                                                    ;               ;
; alt_counter_stratix.inc                                                             ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                       ;               ;
; db/cntr_8ui.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/cntr_8ui.tdf                                                                     ;               ;
; db/cntr_qdi.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/cntr_qdi.tdf                                                                     ;               ;
; sld_signaltap.vhd                                                                   ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                             ;               ;
; sld_signaltap_impl.vhd                                                              ; yes             ; Encrypted Megafunction                       ; g:/altera/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                        ;               ;
; sld_ela_control.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; g:/altera/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                           ;               ;
; lpm_shiftreg.tdf                                                                    ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                              ;               ;
; sld_mbpmg.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; g:/altera/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                 ;               ;
; sld_ela_trigger_flow_mgr.vhd                                                        ; yes             ; Encrypted Megafunction                       ; g:/altera/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                  ;               ;
; sld_buffer_manager.vhd                                                              ; yes             ; Encrypted Megafunction                       ; g:/altera/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                        ;               ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                ;               ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;               ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;               ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;               ;
; altrom.inc                                                                          ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                                                    ;               ;
; altram.inc                                                                          ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/altram.inc                                                    ;               ;
; db/altsyncram_s324.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/altsyncram_s324.tdf                                                              ;               ;
; altdpram.tdf                                                                        ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/altdpram.tdf                                                  ;               ;
; memmodes.inc                                                                        ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/others/maxplus2/memmodes.inc                                                ;               ;
; a_hdffe.inc                                                                         ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/a_hdffe.inc                                                   ;               ;
; alt_le_rden_reg.inc                                                                 ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                           ;               ;
; altsyncram.inc                                                                      ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/altsyncram.inc                                                ;               ;
; lpm_mux.tdf                                                                         ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                   ;               ;
; muxlut.inc                                                                          ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/muxlut.inc                                                    ;               ;
; bypassff.inc                                                                        ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/bypassff.inc                                                  ;               ;
; altshift.inc                                                                        ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/altshift.inc                                                  ;               ;
; db/mux_rsc.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/mux_rsc.tdf                                                                      ;               ;
; lpm_decode.tdf                                                                      ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                ;               ;
; declut.inc                                                                          ; yes             ; Megafunction                                 ; g:/altera/16.0/quartus/libraries/megafunctions/declut.inc                                                    ;               ;
; db/decode_dvf.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/decode_dvf.tdf                                                                   ;               ;
; db/cntr_uhi.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/cntr_uhi.tdf                                                                     ;               ;
; db/cmpr_tgc.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/cmpr_tgc.tdf                                                                     ;               ;
; db/cntr_g9j.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/cntr_g9j.tdf                                                                     ;               ;
; db/cntr_egi.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/cntr_egi.tdf                                                                     ;               ;
; db/cmpr_rgc.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/cmpr_rgc.tdf                                                                     ;               ;
; db/cntr_23j.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/cntr_23j.tdf                                                                     ;               ;
; db/cmpr_ngc.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/kotlin/test_sf/db/cmpr_ngc.tdf                                                                     ;               ;
; sld_hub.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; g:/altera/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                   ; altera_sld    ;
; db/ip/slde5f8a4d9/alt_sld_fab.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/GitHub/kotlin/test_sf/db/ip/slde5f8a4d9/alt_sld_fab.v                                                     ; alt_sld_fab   ;
; db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab.v                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/GitHub/kotlin/test_sf/db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab.v                              ; alt_sld_fab   ;
; db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/GitHub/kotlin/test_sf/db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; alt_sld_fab   ;
; db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/GitHub/kotlin/test_sf/db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; alt_sld_fab   ;
; db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; yes             ; Encrypted Auto-Found VHDL File               ; D:/GitHub/kotlin/test_sf/db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; alt_sld_fab   ;
; db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/GitHub/kotlin/test_sf/db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; alt_sld_fab   ;
; sld_jtag_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; g:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                              ;               ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,895                                                                              ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 2378                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 1069                                                                               ;
;     -- 3 input functions                    ; 590                                                                                ;
;     -- <=2 input functions                  ; 719                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 1802                                                                               ;
;     -- arithmetic mode                      ; 576                                                                                ;
;                                             ;                                                                                    ;
; Total registers                             ; 2659                                                                               ;
;     -- Dedicated logic registers            ; 2659                                                                               ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; Virtual pins                                ; 22                                                                                 ;
; I/O pins                                    ; 1                                                                                  ;
; Total memory bits                           ; 489472                                                                             ;
;                                             ;                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1990                                                                               ;
; Total fan-out                               ; 19495                                                                              ;
; Average fan-out                             ; 3.74                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                       ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
; |SIMULATION_TOP                                                                                                                         ; 2378 (44)         ; 2659 (27)    ; 489472      ; 0            ; 0       ; 0         ; 1    ; 22           ; |SIMULATION_TOP                                                                                                                                                                                                                                                                                                                                            ; SIMULATION_TOP                    ; work          ;
;    |BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|                                                                                                   ; 798 (1)           ; 665 (0)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst                                                                                                                                                                                                                                                                                                           ; BLVDS_uPP_TOP                     ; work          ;
;       |BLVDS_RECEIVER:BLVDS_RECEIVER_inst|                                                                                              ; 287 (287)         ; 149 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst                                                                                                                                                                                                                                                                        ; BLVDS_RECEIVER                    ; work          ;
;       |ERROR_SOLVER:ERROR_SOLVER_inst|                                                                                                  ; 66 (15)           ; 52 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst                                                                                                                                                                                                                                                                            ; ERROR_SOLVER                      ; work          ;
;          |ERR_CNT:ERR_CNT_EPILOG|                                                                                                       ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_EPILOG                                                                                                                                                                                                                                                     ; ERR_CNT                           ; work          ;
;             |lpm_counter:LPM_COUNTER_component|                                                                                         ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_EPILOG|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                   ; lpm_counter                       ; work          ;
;                |cntr_8ui:auto_generated|                                                                                                ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_EPILOG|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated                                                                                                                                                                                           ; cntr_8ui                          ; work          ;
;          |ERR_CNT:ERR_CNT_FULL|                                                                                                         ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL                                                                                                                                                                                                                                                       ; ERR_CNT                           ; work          ;
;             |lpm_counter:LPM_COUNTER_component|                                                                                         ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                     ; lpm_counter                       ; work          ;
;                |cntr_8ui:auto_generated|                                                                                                ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated                                                                                                                                                                                             ; cntr_8ui                          ; work          ;
;          |ERR_CNT:ERR_CNT_HEAD|                                                                                                         ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_HEAD                                                                                                                                                                                                                                                       ; ERR_CNT                           ; work          ;
;             |lpm_counter:LPM_COUNTER_component|                                                                                         ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_HEAD|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                     ; lpm_counter                       ; work          ;
;                |cntr_8ui:auto_generated|                                                                                                ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_HEAD|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated                                                                                                                                                                                             ; cntr_8ui                          ; work          ;
;       |FIFO_SWITCH:FIFO_SWITCH_inst|                                                                                                    ; 265 (7)           ; 348 (0)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst                                                                                                                                                                                                                                                                              ; FIFO_SWITCH                       ; work          ;
;          |FIFO_16:FIFO_16_A|                                                                                                            ; 120 (0)           ; 174 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A                                                                                                                                                                                                                                                            ; FIFO_16                           ; work          ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 120 (0)           ; 174 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component                                                                                                                                                                                                                                    ; dcfifo                            ; work          ;
;                |dcfifo_c2l1:auto_generated|                                                                                             ; 120 (6)           ; 174 (60)     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated                                                                                                                                                                                                         ; dcfifo_c2l1                       ; work          ;
;                   |a_gray2bin_aib:rdptr_g_gray2bin|                                                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin                                                                                                                                                                         ; a_gray2bin_aib                    ; work          ;
;                   |a_gray2bin_aib:rs_dgwp_gray2bin|                                                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin                                                                                                                                                                         ; a_gray2bin_aib                    ; work          ;
;                   |a_graycounter_5lc:wrptr_g1p|                                                                                         ; 27 (27)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_5lc:wrptr_g1p                                                                                                                                                                             ; a_graycounter_5lc                 ; work          ;
;                   |a_graycounter_977:rdptr_g1p|                                                                                         ; 27 (27)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_977:rdptr_g1p                                                                                                                                                                             ; a_graycounter_977                 ; work          ;
;                   |alt_synch_pipe_cpl:rs_dgwp|                                                                                          ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                                                                                                                                                                              ; alt_synch_pipe_cpl                ; work          ;
;                      |dffpipe_te9:dffpipe13|                                                                                            ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13                                                                                                                                                        ; dffpipe_te9                       ; work          ;
;                   |alt_synch_pipe_dpl:ws_dgrp|                                                                                          ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                                                                                                                              ; alt_synch_pipe_dpl                ; work          ;
;                      |dffpipe_ue9:dffpipe16|                                                                                            ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16                                                                                                                                                        ; dffpipe_ue9                       ; work          ;
;                   |altsyncram_e271:fifo_ram|                                                                                            ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|altsyncram_e271:fifo_ram                                                                                                                                                                                ; altsyncram_e271                   ; work          ;
;                   |dffpipe_3dc:wraclr|                                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                      ; dffpipe_3dc                       ; work          ;
;                   |dffpipe_se9:rs_brp|                                                                                                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_brp                                                                                                                                                                                      ; dffpipe_se9                       ; work          ;
;                   |dffpipe_se9:rs_bwp|                                                                                                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_bwp                                                                                                                                                                                      ; dffpipe_se9                       ; work          ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                           ; mux_j28                           ; work          ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                                                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                           ; mux_j28                           ; work          ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                          ; mux_j28                           ; work          ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                                                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                          ; mux_j28                           ; work          ;
;          |FIFO_16:FIFO_16_B|                                                                                                            ; 138 (0)           ; 174 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B                                                                                                                                                                                                                                                            ; FIFO_16                           ; work          ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 138 (0)           ; 174 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component                                                                                                                                                                                                                                    ; dcfifo                            ; work          ;
;                |dcfifo_c2l1:auto_generated|                                                                                             ; 138 (24)          ; 174 (60)     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated                                                                                                                                                                                                         ; dcfifo_c2l1                       ; work          ;
;                   |a_gray2bin_aib:rdptr_g_gray2bin|                                                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin                                                                                                                                                                         ; a_gray2bin_aib                    ; work          ;
;                   |a_gray2bin_aib:rs_dgwp_gray2bin|                                                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin                                                                                                                                                                         ; a_gray2bin_aib                    ; work          ;
;                   |a_graycounter_5lc:wrptr_g1p|                                                                                         ; 27 (27)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_5lc:wrptr_g1p                                                                                                                                                                             ; a_graycounter_5lc                 ; work          ;
;                   |a_graycounter_977:rdptr_g1p|                                                                                         ; 27 (27)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_977:rdptr_g1p                                                                                                                                                                             ; a_graycounter_977                 ; work          ;
;                   |alt_synch_pipe_cpl:rs_dgwp|                                                                                          ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                                                                                                                                                                              ; alt_synch_pipe_cpl                ; work          ;
;                      |dffpipe_te9:dffpipe13|                                                                                            ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13                                                                                                                                                        ; dffpipe_te9                       ; work          ;
;                   |alt_synch_pipe_dpl:ws_dgrp|                                                                                          ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                                                                                                                                                                              ; alt_synch_pipe_dpl                ; work          ;
;                      |dffpipe_ue9:dffpipe16|                                                                                            ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16                                                                                                                                                        ; dffpipe_ue9                       ; work          ;
;                   |altsyncram_e271:fifo_ram|                                                                                            ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|altsyncram_e271:fifo_ram                                                                                                                                                                                ; altsyncram_e271                   ; work          ;
;                   |dffpipe_3dc:wraclr|                                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                      ; dffpipe_3dc                       ; work          ;
;                   |dffpipe_se9:rs_brp|                                                                                                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_brp                                                                                                                                                                                      ; dffpipe_se9                       ; work          ;
;                   |dffpipe_se9:rs_bwp|                                                                                                  ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_bwp                                                                                                                                                                                      ; dffpipe_se9                       ; work          ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                           ; mux_j28                           ; work          ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                                                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                           ; mux_j28                           ; work          ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                          ; mux_j28                           ; work          ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                                                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                          ; mux_j28                           ; work          ;
;       |GPIO_SOLVER:GPIO_SOLVER_inst|                                                                                                    ; 135 (135)         ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst                                                                                                                                                                                                                                                                              ; GPIO_SOLVER                       ; work          ;
;       |Strob_cutter:Strob_cutter_EPILOG|                                                                                                ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|Strob_cutter:Strob_cutter_EPILOG                                                                                                                                                                                                                                                                          ; Strob_cutter                      ; work          ;
;       |Strob_cutter:Strob_cutter_FULL|                                                                                                  ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|Strob_cutter:Strob_cutter_FULL                                                                                                                                                                                                                                                                            ; Strob_cutter                      ; work          ;
;       |Strob_cutter:Strob_cutter_HEAD|                                                                                                  ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|Strob_cutter:Strob_cutter_HEAD                                                                                                                                                                                                                                                                            ; Strob_cutter                      ; work          ;
;       |button_debouncer:button_debouncer_inst|                                                                                          ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|button_debouncer:button_debouncer_inst                                                                                                                                                                                                                                                                    ; button_debouncer                  ; work          ;
;       |rst_button:rst_button_inst|                                                                                                      ; 29 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst                                                                                                                                                                                                                                                                                ; rst_button                        ; rst_button    ;
;          |altsource_probe_top:in_system_sources_probes_0|                                                                               ; 29 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                 ; altsource_probe_top               ; rst_button    ;
;             |altsource_probe:issp_impl|                                                                                                 ; 29 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                       ; altsource_probe                   ; work          ;
;                |altsource_probe_body:altsource_probe_body_inst|                                                                         ; 29 (3)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                        ; altsource_probe_body              ; work          ;
;                   |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                            ; 26 (8)            ; 11 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                               ; altsource_probe_impl              ; work          ;
;                      |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                        ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                     ; sld_rom_sr                        ; work          ;
;    |Strob_cutter:Strob_cutter_INIT|                                                                                                     ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|Strob_cutter:Strob_cutter_INIT                                                                                                                                                                                                                                                                                                             ; Strob_cutter                      ; work          ;
;    |cnt_data:cnt_data_OCS|                                                                                                              ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|cnt_data:cnt_data_OCS                                                                                                                                                                                                                                                                                                                      ; cnt_data                          ; work          ;
;       |lpm_counter:LPM_COUNTER_component|                                                                                               ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|cnt_data:cnt_data_OCS|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                                    ; lpm_counter                       ; work          ;
;          |cntr_qdi:auto_generated|                                                                                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|cnt_data:cnt_data_OCS|lpm_counter:LPM_COUNTER_component|cntr_qdi:auto_generated                                                                                                                                                                                                                                                            ; cntr_qdi                          ; work          ;
;    |cnt_data:cnt_data_div|                                                                                                              ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|cnt_data:cnt_data_div                                                                                                                                                                                                                                                                                                                      ; cnt_data                          ; work          ;
;       |lpm_counter:LPM_COUNTER_component|                                                                                               ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|cnt_data:cnt_data_div|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                                    ; lpm_counter                       ; work          ;
;          |cntr_qdi:auto_generated|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|cnt_data:cnt_data_div|lpm_counter:LPM_COUNTER_component|cntr_qdi:auto_generated                                                                                                                                                                                                                                                            ; cntr_qdi                          ; work          ;
;    |gpio5_sim:gpio5_sim_inst|                                                                                                           ; 23 (23)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|gpio5_sim:gpio5_sim_inst                                                                                                                                                                                                                                                                                                                   ; gpio5_sim                         ; work          ;
;    |issp:issp_SENDFRAME|                                                                                                                ; 33 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|issp:issp_SENDFRAME                                                                                                                                                                                                                                                                                                                        ; issp                              ; issp          ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 33 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                         ; altsource_probe_top               ; issp          ;
;          |altsource_probe:issp_impl|                                                                                                    ; 33 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                               ; altsource_probe                   ; work          ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 33 (3)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                ; altsource_probe_body              ; work          ;
;                |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                               ; 30 (12)           ; 13 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                       ; altsource_probe_impl              ; work          ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                             ; sld_rom_sr                        ; work          ;
;    |issp_sel_data:issp_sel_data_inst|                                                                                                   ; 28 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|issp_sel_data:issp_sel_data_inst                                                                                                                                                                                                                                                                                                           ; issp_sel_data                     ; issp_sel_data ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 28 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                            ; altsource_probe_top               ; issp_sel_data ;
;          |altsource_probe:issp_impl|                                                                                                    ; 28 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                  ; altsource_probe                   ; work          ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 28 (3)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                   ; altsource_probe_body              ; work          ;
;                |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                               ; 25 (8)            ; 11 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                          ; altsource_probe_impl              ; work          ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                ; sld_rom_sr                        ; work          ;
;    |pll1:pll1_inst|                                                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|pll1:pll1_inst                                                                                                                                                                                                                                                                                                                             ; pll1                              ; work          ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|pll1:pll1_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                     ; altpll                            ; work          ;
;          |pll1_altpll:auto_generated|                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated                                                                                                                                                                                                                                                                          ; pll1_altpll                       ; work          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 216 (1)           ; 130 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 215 (0)           ; 130 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 215 (0)           ; 130 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 215 (1)           ; 130 (8)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 214 (0)           ; 122 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 214 (166)         ; 122 (93)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 30 (30)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld    ;
;    |sld_signaltap:auto_signaltap_2|                                                                                                     ; 722 (2)           ; 1683 (222)   ; 227328      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work          ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 720 (0)           ; 1461 (0)     ; 227328      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work          ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 720 (88)          ; 1461 (526)   ; 227328      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work          ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work          ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work          ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work          ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work          ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work          ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 227328      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work          ;
;                |altsyncram_s324:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 227328      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s324:auto_generated                                                                                                                                                 ; altsyncram_s324                   ; work          ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work          ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work          ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work          ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 87 (87)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work          ;
;             |sld_ela_control:ela_control|                                                                                               ; 261 (1)           ; 571 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work          ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work          ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 222 (0)           ; 555 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work          ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 333 (333)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work          ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 222 (0)           ; 222 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work          ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work          ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 38 (38)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work          ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work          ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 198 (11)          ; 181 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work          ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work          ;
;                   |cntr_uhi:auto_generated|                                                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uhi:auto_generated                                                             ; cntr_uhi                          ; work          ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work          ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work          ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work          ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work          ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work          ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work          ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work          ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 111 (111)         ; 111 (111)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work          ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work          ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work          ;
;    |user_bcvs:user_bcvs_inst|                                                                                                           ; 504 (504)         ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SIMULATION_TOP|user_bcvs:user_bcvs_inst                                                                                                                                                                                                                                                                                                                   ; user_bcvs                         ; work          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|altsyncram_e271:fifo_ram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072 ; None ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|altsyncram_e271:fifo_ram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072 ; None ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s324:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 111          ; 2048         ; 111          ; 227328 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SIMULATION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SIMULATION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SIMULATION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SIMULATION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SIMULATION_TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SIMULATION_TOP|user_bcvs:user_bcvs_inst|state                                                                                        ;
+--------------------+--------------------+-----------------+-------------------+-----------------+------------------+----------------+-----------------+
; Name               ; state.frame_epilog ; state.pack_head ; state.pack_epilog ; state.data_send ; state.frame_head ; state.sev_send ; state.init_send ;
+--------------------+--------------------+-----------------+-------------------+-----------------+------------------+----------------+-----------------+
; state.init_send    ; 0                  ; 0               ; 0                 ; 0               ; 0                ; 0              ; 0               ;
; state.sev_send     ; 0                  ; 0               ; 0                 ; 0               ; 0                ; 1              ; 1               ;
; state.frame_head   ; 0                  ; 0               ; 0                 ; 0               ; 1                ; 0              ; 1               ;
; state.data_send    ; 0                  ; 0               ; 0                 ; 1               ; 0                ; 0              ; 1               ;
; state.pack_epilog  ; 0                  ; 0               ; 1                 ; 0               ; 0                ; 0              ; 1               ;
; state.pack_head    ; 0                  ; 1               ; 0                 ; 0               ; 0                ; 0              ; 1               ;
; state.frame_epilog ; 1                  ; 0               ; 0                 ; 0               ; 0                ; 0              ; 1               ;
+--------------------+--------------------+-----------------+-------------------+-----------------+------------------+----------------+-----------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|state                       ;
+--------------------+-------------------+--------------+-----------------+--------------------+-------------+--------------+
; Name               ; state.END_LATENCY ; state.GPIO_0 ; state.DATA_READ ; state.FIFO_LATENCY ; state.USEDW ; state.GPIO_5 ;
+--------------------+-------------------+--------------+-----------------+--------------------+-------------+--------------+
; state.GPIO_5       ; 0                 ; 0            ; 0               ; 0                  ; 0           ; 0            ;
; state.USEDW        ; 0                 ; 0            ; 0               ; 0                  ; 1           ; 1            ;
; state.FIFO_LATENCY ; 0                 ; 0            ; 0               ; 1                  ; 0           ; 1            ;
; state.DATA_READ    ; 0                 ; 0            ; 1               ; 0                  ; 0           ; 1            ;
; state.GPIO_0       ; 0                 ; 1            ; 0               ; 0                  ; 0           ; 1            ;
; state.END_LATENCY  ; 1                 ; 0            ; 0               ; 0                  ; 0           ; 1            ;
+--------------------+-------------------+--------------+-----------------+--------------------+-------------+--------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state                           ;
+--------------------+---------------+-----------------+-----------------+--------------------+--------------------+------------------+
; Name               ; state.LATENCY ; state.COLLISION ; state.END_FRAME ; state.DATA_RECEIVE ; state.EPILOG_WORDS ; state.HEAD_WORDS ;
+--------------------+---------------+-----------------+-----------------+--------------------+--------------------+------------------+
; state.HEAD_WORDS   ; 0             ; 0               ; 0               ; 0                  ; 0                  ; 0                ;
; state.EPILOG_WORDS ; 0             ; 0               ; 0               ; 0                  ; 1                  ; 1                ;
; state.DATA_RECEIVE ; 0             ; 0               ; 0               ; 1                  ; 0                  ; 1                ;
; state.END_FRAME    ; 0             ; 0               ; 1               ; 0                  ; 0                  ; 1                ;
; state.COLLISION    ; 0             ; 1               ; 0               ; 0                  ; 0                  ; 1                ;
; state.LATENCY      ; 1             ; 0               ; 0               ; 0                  ; 0                  ; 1                ;
+--------------------+---------------+-----------------+-----------------+--------------------+--------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.COLLISION                                                                                                             ; no                                                               ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.DATA_RECEIVE                                                                                                          ; no                                                               ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.END_FRAME                                                                                                             ; no                                                               ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.EPILOG_WORDS                                                                                                          ; no                                                               ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.HEAD_WORDS                                                                                                            ; no                                                               ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.LATENCY                                                                                                               ; no                                                               ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|state.GPIO_0                                                                                                                      ; no                                                               ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|state.DATA_READ                                                                                                                   ; no                                                               ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|state.USEDW                                                                                                                       ; no                                                               ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|state.GPIO_5                                                                                                                      ; no                                                               ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|state.FIFO_LATENCY                                                                                                                ; no                                                               ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|state.END_LATENCY                                                                                                                 ; no                                                               ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[13] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[11] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[12] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[13] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[11] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[12] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[13] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[11] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[12] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[13] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[11] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[12] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[13] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[11] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[12] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[13] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[11] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[12] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[0]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[1]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[2]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[3]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[4]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[5]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[6]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[7]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[13]                                              ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[12]                                              ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[11]                                              ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[10]                                              ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[9]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[8]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[0]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[1]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[2]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[3]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[4]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[5]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[6]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[7]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[13]                                              ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[12]                                              ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[11]                                              ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[10]                                              ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[9]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rs_dgwp_reg[8]                                               ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[13] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[11] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[12] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[13] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[11] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[12] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Register name                                                                                                                                                        ; Reason for Removal                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; cnt_data:cnt_data_div|lpm_counter:LPM_COUNTER_component|cntr_qdi:auto_generated|counter_reg_bit[1..7]                                                                ; Lost fanout                                                                           ;
; user_bcvs:user_bcvs_inst|rnum_pack[6,7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                ;
; user_bcvs:user_bcvs_inst|rnum_pack[5]                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                ;
; user_bcvs:user_bcvs_inst|rnum_pack[0..4]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                ;
; user_bcvs:user_bcvs_inst|num_sample[15]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                ;
; user_bcvs:user_bcvs_inst|num_sample[0..14]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                ;
; user_bcvs:user_bcvs_inst|rnum_sample[15]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                ;
; user_bcvs:user_bcvs_inst|rnum_sample[0..14]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|rLATENCY[1..8]                                                                                         ; Stuck at GND due to stuck port data_in                                                ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_bwp|dffe12a[9..13] ; Lost fanout                                                                           ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_brp|dffe12a[9..13] ; Lost fanout                                                                           ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_bwp|dffe12a[9..13] ; Lost fanout                                                                           ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_brp|dffe12a[9..13] ; Lost fanout                                                                           ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oRST_BLVDS_RECEIVER                                                                                  ; Merged with BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|rSCLR_CNT ;
; user_bcvs:user_bcvs_inst|oUser_data[16]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPART_CNT[2]                                                                                     ; Stuck at GND due to stuck port data_in                                                ;
; user_bcvs:user_bcvs_inst|state~4                                                                                                                                     ; Lost fanout                                                                           ;
; user_bcvs:user_bcvs_inst|state~5                                                                                                                                     ; Lost fanout                                                                           ;
; user_bcvs:user_bcvs_inst|state~6                                                                                                                                     ; Lost fanout                                                                           ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|state~10                                                                                               ; Lost fanout                                                                           ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|state~11                                                                                               ; Lost fanout                                                                           ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|state~12                                                                                               ; Lost fanout                                                                           ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state~10                                                                                         ; Lost fanout                                                                           ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state~11                                                                                         ; Lost fanout                                                                           ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state~12                                                                                         ; Lost fanout                                                                           ;
; user_bcvs:user_bcvs_inst|rframe_crc[16,17]                                                                                                                           ; Lost fanout                                                                           ;
; user_bcvs:user_bcvs_inst|rpack_crc[16,17]                                                                                                                            ; Lost fanout                                                                           ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rCALC_CRC[16,17]                                                                                 ; Lost fanout                                                                           ;
; Total Number of Removed Registers = 93                                                                                                                               ;                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+-----------------------------------------+--------------------+-----------------------------------------+
; Register name                           ; Reason for Removal ; Registers Removed due to This Register  ;
+-----------------------------------------+--------------------+-----------------------------------------+
; user_bcvs:user_bcvs_inst|rframe_crc[17] ; Lost Fanouts       ; user_bcvs:user_bcvs_inst|rframe_crc[16] ;
; user_bcvs:user_bcvs_inst|rpack_crc[17]  ; Lost Fanouts       ; user_bcvs:user_bcvs_inst|rpack_crc[16]  ;
+-----------------------------------------+--------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2659  ;
; Number of registers using Synchronous Clear  ; 272   ;
; Number of registers using Synchronous Load   ; 136   ;
; Number of registers using Asynchronous Clear ; 1144  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1111  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; user_bcvs:user_bcvs_inst|oUser_data[10]                                                                                                                                                                                                                                                                                         ; 4       ;
; user_bcvs:user_bcvs_inst|oUser_data[11]                                                                                                                                                                                                                                                                                         ; 4       ;
; user_bcvs:user_bcvs_inst|oUser_data[12]                                                                                                                                                                                                                                                                                         ; 4       ;
; user_bcvs:user_bcvs_inst|oUser_data[13]                                                                                                                                                                                                                                                                                         ; 18      ;
; user_bcvs:user_bcvs_inst|oUser_data[14]                                                                                                                                                                                                                                                                                         ; 8       ;
; user_bcvs:user_bcvs_inst|oUser_data[15]                                                                                                                                                                                                                                                                                         ; 6       ;
; user_bcvs:user_bcvs_inst|oUser_data[17]                                                                                                                                                                                                                                                                                         ; 9       ;
; user_bcvs:user_bcvs_inst|oUser_data[9]                                                                                                                                                                                                                                                                                          ; 4       ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                                                                                                                                                       ; 7       ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                                                                                                                                                       ; 7       ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                        ; 2       ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                        ; 2       ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                        ; 2       ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                        ; 2       ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                                                                                                                                                       ; 8       ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                                                                                                                                                       ; 8       ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                                                                                                                                                          ; 4       ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                                                                                                                                                          ; 4       ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                                                                                                                                                          ; 4       ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                                                                                                                                                          ; 4       ;
; gpio5_sim:gpio5_sim_inst|o_start_str                                                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 35                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|rGPIO0_CNT[3]                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rWRFULL_CNT[0]                                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |SIMULATION_TOP|gpio5_sim:gpio5_sim_inst|rCNT_L[8]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |SIMULATION_TOP|gpio5_sim:gpio5_sim_inst|rCNT_H[0]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SIMULATION_TOP|issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SIMULATION_TOP|issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[2]                                                                                                                                                                                                                     ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|rWORD_CNT[0]                                                                                                                                                                                                                             ;
; 17:1               ; 4 bits    ; 44 LEs        ; 36 LEs               ; 8 LEs                  ; Yes        ; |SIMULATION_TOP|issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                              ;
; 17:1               ; 4 bits    ; 44 LEs        ; 36 LEs               ; 8 LEs                  ; Yes        ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |SIMULATION_TOP|issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]                                 ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[7]                                                                                                                                                                                                                             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |SIMULATION_TOP|user_bcvs:user_bcvs_inst|part_cnt[5]                                                                                                                                                                                                                                                                   ;
; 14:1               ; 15 bits   ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oDATA_BLVDS[1]                                                                                                                                                                                                                     ;
; 10:1               ; 18 bits   ; 108 LEs       ; 18 LEs               ; 90 LEs                 ; Yes        ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rCALC_CRC[10]                                                                                                                                                                                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |SIMULATION_TOP|user_bcvs:user_bcvs_inst|oUser_data[6]                                                                                                                                                                                                                                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |SIMULATION_TOP|user_bcvs:user_bcvs_inst|oUser_data[3]                                                                                                                                                                                                                                                                 ;
; 12:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSERVICE_CNT[6]                                                                                                                                                                                                                    ;
; 13:1               ; 7 bits    ; 56 LEs        ; 21 LEs               ; 35 LEs                 ; Yes        ; |SIMULATION_TOP|user_bcvs:user_bcvs_inst|rpack_crc[3]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 6 bits    ; 54 LEs        ; 24 LEs               ; 30 LEs                 ; Yes        ; |SIMULATION_TOP|user_bcvs:user_bcvs_inst|rpack_crc[9]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 5 bits    ; 45 LEs        ; 20 LEs               ; 25 LEs                 ; Yes        ; |SIMULATION_TOP|user_bcvs:user_bcvs_inst|rpack_crc[15]                                                                                                                                                                                                                                                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |SIMULATION_TOP|user_bcvs:user_bcvs_inst|rframe_crc[0]                                                                                                                                                                                                                                                                 ;
; 17:1               ; 2 bits    ; 22 LEs        ; 12 LEs               ; 10 LEs                 ; Yes        ; |SIMULATION_TOP|user_bcvs:user_bcvs_inst|rframe_crc[6]                                                                                                                                                                                                                                                                 ;
; 18:1               ; 6 bits    ; 72 LEs        ; 42 LEs               ; 30 LEs                 ; Yes        ; |SIMULATION_TOP|user_bcvs:user_bcvs_inst|rframe_crc[10]                                                                                                                                                                                                                                                                ;
; 18:1               ; 5 bits    ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |SIMULATION_TOP|user_bcvs:user_bcvs_inst|rframe_crc[14]                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|state                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |SIMULATION_TOP|user_bcvs:user_bcvs_inst|state                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                          ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                        ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                       ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_977:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                               ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_5lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                               ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|altsyncram_e271:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                        ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                       ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_977:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                               ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_5lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                               ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|altsyncram_e271:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                                                                  ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                                                                  ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst ;
+--------------------+-------+------+--------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                     ;
+--------------------+-------+------+--------------------------------------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state                                                  ;
+--------------------+-------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst ;
+--------------------+-------+------+--------------------------------------------------+
; Assignment         ; Value ; From ; To                                               ;
+--------------------+-------+------+--------------------------------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state                                            ;
+--------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                                       ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                                       ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_2 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:pll1_inst|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------------+
; Parameter Name                ; Value                  ; Type                       ;
+-------------------------------+------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                    ;
; PLL_TYPE                      ; AUTO                   ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                    ;
; LOCK_HIGH                     ; 1                      ; Untyped                    ;
; LOCK_LOW                      ; 1                      ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                    ;
; SKIP_VCO                      ; OFF                    ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                    ;
; BANDWIDTH                     ; 0                      ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                    ;
; DOWN_SPREAD                   ; 0                      ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 14                     ; Signed Integer             ;
; CLK3_MULTIPLY_BY              ; 7                      ; Signed Integer             ;
; CLK2_MULTIPLY_BY              ; 7                      ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 56                     ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 28                     ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 5                      ; Signed Integer             ;
; CLK3_DIVIDE_BY                ; 5                      ; Signed Integer             ;
; CLK2_DIVIDE_BY                ; 5                      ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 25                     ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 25                     ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 1190                   ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK3_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                    ;
; DPA_DIVIDER                   ; 0                      ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; VCO_MIN                       ; 0                      ; Untyped                    ;
; VCO_MAX                       ; 0                      ; Untyped                    ;
; VCO_CENTER                    ; 0                      ; Untyped                    ;
; PFD_MIN                       ; 0                      ; Untyped                    ;
; PFD_MAX                       ; 0                      ; Untyped                    ;
; M_INITIAL                     ; 0                      ; Untyped                    ;
; M                             ; 0                      ; Untyped                    ;
; N                             ; 1                      ; Untyped                    ;
; M2                            ; 1                      ; Untyped                    ;
; N2                            ; 1                      ; Untyped                    ;
; SS                            ; 1                      ; Untyped                    ;
; C0_HIGH                       ; 0                      ; Untyped                    ;
; C1_HIGH                       ; 0                      ; Untyped                    ;
; C2_HIGH                       ; 0                      ; Untyped                    ;
; C3_HIGH                       ; 0                      ; Untyped                    ;
; C4_HIGH                       ; 0                      ; Untyped                    ;
; C5_HIGH                       ; 0                      ; Untyped                    ;
; C6_HIGH                       ; 0                      ; Untyped                    ;
; C7_HIGH                       ; 0                      ; Untyped                    ;
; C8_HIGH                       ; 0                      ; Untyped                    ;
; C9_HIGH                       ; 0                      ; Untyped                    ;
; C0_LOW                        ; 0                      ; Untyped                    ;
; C1_LOW                        ; 0                      ; Untyped                    ;
; C2_LOW                        ; 0                      ; Untyped                    ;
; C3_LOW                        ; 0                      ; Untyped                    ;
; C4_LOW                        ; 0                      ; Untyped                    ;
; C5_LOW                        ; 0                      ; Untyped                    ;
; C6_LOW                        ; 0                      ; Untyped                    ;
; C7_LOW                        ; 0                      ; Untyped                    ;
; C8_LOW                        ; 0                      ; Untyped                    ;
; C9_LOW                        ; 0                      ; Untyped                    ;
; C0_INITIAL                    ; 0                      ; Untyped                    ;
; C1_INITIAL                    ; 0                      ; Untyped                    ;
; C2_INITIAL                    ; 0                      ; Untyped                    ;
; C3_INITIAL                    ; 0                      ; Untyped                    ;
; C4_INITIAL                    ; 0                      ; Untyped                    ;
; C5_INITIAL                    ; 0                      ; Untyped                    ;
; C6_INITIAL                    ; 0                      ; Untyped                    ;
; C7_INITIAL                    ; 0                      ; Untyped                    ;
; C8_INITIAL                    ; 0                      ; Untyped                    ;
; C9_INITIAL                    ; 0                      ; Untyped                    ;
; C0_MODE                       ; BYPASS                 ; Untyped                    ;
; C1_MODE                       ; BYPASS                 ; Untyped                    ;
; C2_MODE                       ; BYPASS                 ; Untyped                    ;
; C3_MODE                       ; BYPASS                 ; Untyped                    ;
; C4_MODE                       ; BYPASS                 ; Untyped                    ;
; C5_MODE                       ; BYPASS                 ; Untyped                    ;
; C6_MODE                       ; BYPASS                 ; Untyped                    ;
; C7_MODE                       ; BYPASS                 ; Untyped                    ;
; C8_MODE                       ; BYPASS                 ; Untyped                    ;
; C9_MODE                       ; BYPASS                 ; Untyped                    ;
; C0_PH                         ; 0                      ; Untyped                    ;
; C1_PH                         ; 0                      ; Untyped                    ;
; C2_PH                         ; 0                      ; Untyped                    ;
; C3_PH                         ; 0                      ; Untyped                    ;
; C4_PH                         ; 0                      ; Untyped                    ;
; C5_PH                         ; 0                      ; Untyped                    ;
; C6_PH                         ; 0                      ; Untyped                    ;
; C7_PH                         ; 0                      ; Untyped                    ;
; C8_PH                         ; 0                      ; Untyped                    ;
; C9_PH                         ; 0                      ; Untyped                    ;
; L0_HIGH                       ; 1                      ; Untyped                    ;
; L1_HIGH                       ; 1                      ; Untyped                    ;
; G0_HIGH                       ; 1                      ; Untyped                    ;
; G1_HIGH                       ; 1                      ; Untyped                    ;
; G2_HIGH                       ; 1                      ; Untyped                    ;
; G3_HIGH                       ; 1                      ; Untyped                    ;
; E0_HIGH                       ; 1                      ; Untyped                    ;
; E1_HIGH                       ; 1                      ; Untyped                    ;
; E2_HIGH                       ; 1                      ; Untyped                    ;
; E3_HIGH                       ; 1                      ; Untyped                    ;
; L0_LOW                        ; 1                      ; Untyped                    ;
; L1_LOW                        ; 1                      ; Untyped                    ;
; G0_LOW                        ; 1                      ; Untyped                    ;
; G1_LOW                        ; 1                      ; Untyped                    ;
; G2_LOW                        ; 1                      ; Untyped                    ;
; G3_LOW                        ; 1                      ; Untyped                    ;
; E0_LOW                        ; 1                      ; Untyped                    ;
; E1_LOW                        ; 1                      ; Untyped                    ;
; E2_LOW                        ; 1                      ; Untyped                    ;
; E3_LOW                        ; 1                      ; Untyped                    ;
; L0_INITIAL                    ; 1                      ; Untyped                    ;
; L1_INITIAL                    ; 1                      ; Untyped                    ;
; G0_INITIAL                    ; 1                      ; Untyped                    ;
; G1_INITIAL                    ; 1                      ; Untyped                    ;
; G2_INITIAL                    ; 1                      ; Untyped                    ;
; G3_INITIAL                    ; 1                      ; Untyped                    ;
; E0_INITIAL                    ; 1                      ; Untyped                    ;
; E1_INITIAL                    ; 1                      ; Untyped                    ;
; E2_INITIAL                    ; 1                      ; Untyped                    ;
; E3_INITIAL                    ; 1                      ; Untyped                    ;
; L0_MODE                       ; BYPASS                 ; Untyped                    ;
; L1_MODE                       ; BYPASS                 ; Untyped                    ;
; G0_MODE                       ; BYPASS                 ; Untyped                    ;
; G1_MODE                       ; BYPASS                 ; Untyped                    ;
; G2_MODE                       ; BYPASS                 ; Untyped                    ;
; G3_MODE                       ; BYPASS                 ; Untyped                    ;
; E0_MODE                       ; BYPASS                 ; Untyped                    ;
; E1_MODE                       ; BYPASS                 ; Untyped                    ;
; E2_MODE                       ; BYPASS                 ; Untyped                    ;
; E3_MODE                       ; BYPASS                 ; Untyped                    ;
; L0_PH                         ; 0                      ; Untyped                    ;
; L1_PH                         ; 0                      ; Untyped                    ;
; G0_PH                         ; 0                      ; Untyped                    ;
; G1_PH                         ; 0                      ; Untyped                    ;
; G2_PH                         ; 0                      ; Untyped                    ;
; G3_PH                         ; 0                      ; Untyped                    ;
; E0_PH                         ; 0                      ; Untyped                    ;
; E1_PH                         ; 0                      ; Untyped                    ;
; E2_PH                         ; 0                      ; Untyped                    ;
; E3_PH                         ; 0                      ; Untyped                    ;
; M_PH                          ; 0                      ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; CLK0_COUNTER                  ; G0                     ; Untyped                    ;
; CLK1_COUNTER                  ; G0                     ; Untyped                    ;
; CLK2_COUNTER                  ; G0                     ; Untyped                    ;
; CLK3_COUNTER                  ; G0                     ; Untyped                    ;
; CLK4_COUNTER                  ; G0                     ; Untyped                    ;
; CLK5_COUNTER                  ; G0                     ; Untyped                    ;
; CLK6_COUNTER                  ; E0                     ; Untyped                    ;
; CLK7_COUNTER                  ; E1                     ; Untyped                    ;
; CLK8_COUNTER                  ; E2                     ; Untyped                    ;
; CLK9_COUNTER                  ; E3                     ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; M_TIME_DELAY                  ; 0                      ; Untyped                    ;
; N_TIME_DELAY                  ; 0                      ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                    ;
; VCO_POST_SCALE                ; 0                      ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK3                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK4                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                    ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE             ;
+-------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+---------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                ;
+-------------------------+-----------------+---------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                              ;
; lpm_hint                ; UNUSED          ; String                                                              ;
; sld_auto_instance_index ; YES             ; String                                                              ;
; sld_instance_index      ; 0               ; Signed Integer                                                      ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                      ;
; sld_ir_width            ; 4               ; Signed Integer                                                      ;
; instance_id             ; INIT            ; String                                                              ;
; probe_width             ; 0               ; Signed Integer                                                      ;
; source_width            ; 2               ; Signed Integer                                                      ;
; source_initial_value    ; 0               ; String                                                              ;
; enable_metastability    ; NO              ; String                                                              ;
+-------------------------+-----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                          ;
+-------------------------+-----------------+-----------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                        ;
; lpm_hint                ; UNUSED          ; String                                                                                        ;
; sld_auto_instance_index ; YES             ; String                                                                                        ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                ;
; instance_id             ; INIT            ; String                                                                                        ;
; probe_width             ; 0               ; Signed Integer                                                                                ;
; source_width            ; 2               ; Signed Integer                                                                                ;
; source_initial_value    ; 0               ; String                                                                                        ;
; enable_metastability    ; NO              ; String                                                                                        ;
+-------------------------+-----------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                              ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 8192         ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 13           ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                     ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                              ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                     ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                                                                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_c2l1  ; Untyped                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                              ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 8192         ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 13           ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                     ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                              ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                     ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                                                                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_c2l1  ; Untyped                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                        ;
+-------------------------+-----------------+-------------------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                                      ;
; lpm_hint                ; UNUSED          ; String                                                                                                      ;
; sld_auto_instance_index ; YES             ; String                                                                                                      ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                              ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                                                              ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                              ;
; instance_id             ; iRST            ; String                                                                                                      ;
; probe_width             ; 0               ; Signed Integer                                                                                              ;
; source_width            ; 1               ; Signed Integer                                                                                              ;
; source_initial_value    ; 0               ; String                                                                                                      ;
; enable_metastability    ; NO              ; String                                                                                                      ;
+-------------------------+-----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                                                  ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                                                                ;
; lpm_hint                ; UNUSED          ; String                                                                                                                                ;
; sld_auto_instance_index ; YES             ; String                                                                                                                                ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                                                        ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                                                        ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                                                        ;
; instance_id             ; iRST            ; String                                                                                                                                ;
; probe_width             ; 0               ; Signed Integer                                                                                                                        ;
; source_width            ; 1               ; Signed Integer                                                                                                                        ;
; source_initial_value    ; 0               ; String                                                                                                                                ;
; enable_metastability    ; NO              ; String                                                                                                                                ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst ;
+-----------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                ;
+-----------------+----------+-------------------------------------------------------------------------------------+
; COLLISION_DELAY ; 01100100 ; Unsigned Binary                                                                     ;
; FRAME_DELAY     ; 01100100 ; Unsigned Binary                                                                     ;
+-----------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst ;
+----------------+------------------+--------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------+
; ERR_NUM        ; 0000000000000101 ; Unsigned Binary                                                          ;
+----------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                              ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                                     ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                     ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                     ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                          ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                          ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                     ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                     ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; cntr_8ui     ; Untyped                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_HEAD|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                              ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                                     ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                     ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                     ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                          ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                          ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                     ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                     ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; cntr_8ui     ; Untyped                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_EPILOG|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                                       ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                       ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                       ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                       ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                            ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                            ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                       ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                       ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                       ;
; CBXI_PARAMETER         ; cntr_8ui     ; Untyped                                                                                                                       ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|button_debouncer:button_debouncer_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; CNT_WIDTH      ; 7     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst ;
+----------------+-----------+-------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                          ;
+----------------+-----------+-------------------------------------------------------------------------------+
; USEDW_VALUE    ; 100000000 ; Unsigned Binary                                                               ;
; CHECK_GPIO5    ; 001100100 ; Unsigned Binary                                                               ;
; BETWEEN_FRAMES ; 001100100 ; Unsigned Binary                                                               ;
+----------------+-----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                             ;
+-------------------------+-----------------+----------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                           ;
; lpm_hint                ; UNUSED          ; String                                                                           ;
; sld_auto_instance_index ; YES             ; String                                                                           ;
; sld_instance_index      ; 0               ; Signed Integer                                                                   ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                                   ;
; sld_ir_width            ; 4               ; Signed Integer                                                                   ;
; instance_id             ; sDAT            ; String                                                                           ;
; probe_width             ; 0               ; Signed Integer                                                                   ;
; source_width            ; 1               ; Signed Integer                                                                   ;
; source_initial_value    ; 0               ; String                                                                           ;
; enable_metastability    ; NO              ; String                                                                           ;
+-------------------------+-----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                       ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                                     ;
; lpm_hint                ; UNUSED          ; String                                                                                                     ;
; sld_auto_instance_index ; YES             ; String                                                                                                     ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                             ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                             ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                             ;
; instance_id             ; sDAT            ; String                                                                                                     ;
; probe_width             ; 0               ; Signed Integer                                                                                             ;
; source_width            ; 1               ; Signed Integer                                                                                             ;
; source_initial_value    ; 0               ; String                                                                                                     ;
; enable_metastability    ; NO              ; String                                                                                                     ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnt_data:cnt_data_div|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+--------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                         ;
+------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 8            ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP           ; Untyped                                                      ;
; LPM_MODULUS            ; 0            ; Untyped                                                      ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_qdi     ; Untyped                                                      ;
+------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnt_data:cnt_data_OCS|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+--------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                         ;
+------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 8            ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP           ; Untyped                                                      ;
; LPM_MODULUS            ; 0            ; Untyped                                                      ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_qdi     ; Untyped                                                      ;
+------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio5_sim:gpio5_sim_inst ;
+----------------+-----------+------------------------------------------+
; Parameter Name ; Value     ; Type                                     ;
+----------------+-----------+------------------------------------------+
; HIGH_LENGTH    ; 011001000 ; Unsigned Binary                          ;
; LOW_LENGTH     ; 011001000 ; Unsigned Binary                          ;
+----------------+-----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_2                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334530                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 111                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 111                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 358                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 111                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll1:pll1_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                       ;
; Entity Instance            ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                              ;
;     -- LPM_WIDTH           ; 16                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8192                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                      ;
; Entity Instance            ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                              ;
;     -- LPM_WIDTH           ; 16                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8192                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "user_bcvs:user_bcvs_inst"         ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; ireset          ; Input  ; Info     ; Explicitly unconnected ;
; format          ; Input  ; Info     ; Explicitly unconnected ;
; channels        ; Input  ; Info     ; Explicitly unconnected ;
; num_pack[7..6]  ; Input  ; Info     ; Stuck at GND           ;
; num_pack[4..0]  ; Input  ; Info     ; Stuck at GND           ;
; num_pack[5]     ; Input  ; Info     ; Stuck at VCC           ;
; numOI           ; Input  ; Info     ; Stuck at VCC           ;
; numTIR          ; Input  ; Info     ; Stuck at VCC           ;
; lPPS[31..28]    ; Input  ; Info     ; Stuck at VCC           ;
; lPPS[24..20]    ; Input  ; Info     ; Stuck at VCC           ;
; lPPS[16..12]    ; Input  ; Info     ; Stuck at VCC           ;
; lPPS[8..4]      ; Input  ; Info     ; Stuck at VCC           ;
; lPPS[27]        ; Input  ; Info     ; Stuck at GND           ;
; lPPS[26]        ; Input  ; Info     ; Stuck at VCC           ;
; lPPS[25]        ; Input  ; Info     ; Stuck at GND           ;
; lPPS[19]        ; Input  ; Info     ; Stuck at GND           ;
; lPPS[18]        ; Input  ; Info     ; Stuck at VCC           ;
; lPPS[17]        ; Input  ; Info     ; Stuck at GND           ;
; lPPS[11]        ; Input  ; Info     ; Stuck at GND           ;
; lPPS[10]        ; Input  ; Info     ; Stuck at VCC           ;
; lPPS[9]         ; Input  ; Info     ; Stuck at GND           ;
; lPPS[3]         ; Input  ; Info     ; Stuck at GND           ;
; lPPS[2]         ; Input  ; Info     ; Stuck at VCC           ;
; lPPS[1]         ; Input  ; Info     ; Stuck at GND           ;
; lPPS[0]         ; Input  ; Info     ; Stuck at VCC           ;
; ARUSH[31..28]   ; Input  ; Info     ; Stuck at VCC           ;
; ARUSH[24..20]   ; Input  ; Info     ; Stuck at VCC           ;
; ARUSH[16..12]   ; Input  ; Info     ; Stuck at VCC           ;
; ARUSH[8..4]     ; Input  ; Info     ; Stuck at VCC           ;
; ARUSH[27]       ; Input  ; Info     ; Stuck at GND           ;
; ARUSH[26]       ; Input  ; Info     ; Stuck at VCC           ;
; ARUSH[25]       ; Input  ; Info     ; Stuck at GND           ;
; ARUSH[19]       ; Input  ; Info     ; Stuck at GND           ;
; ARUSH[18]       ; Input  ; Info     ; Stuck at VCC           ;
; ARUSH[17]       ; Input  ; Info     ; Stuck at GND           ;
; ARUSH[11]       ; Input  ; Info     ; Stuck at GND           ;
; ARUSH[10]       ; Input  ; Info     ; Stuck at VCC           ;
; ARUSH[9]        ; Input  ; Info     ; Stuck at GND           ;
; ARUSH[3]        ; Input  ; Info     ; Stuck at GND           ;
; ARUSH[2]        ; Input  ; Info     ; Stuck at VCC           ;
; ARUSH[1]        ; Input  ; Info     ; Stuck at GND           ;
; ARUSH[0]        ; Input  ; Info     ; Stuck at VCC           ;
; Bcur            ; Input  ; Info     ; Stuck at VCC           ;
; Icur            ; Input  ; Info     ; Stuck at VCC           ;
; size_pack[7..5] ; Input  ; Info     ; Stuck at GND           ;
; size_pack[3..0] ; Input  ; Info     ; Stuck at GND           ;
; size_pack[4]    ; Input  ; Info     ; Stuck at VCC           ;
; osig_init_sig   ; Output ; Info     ; Explicitly unconnected ;
; oRd_addr_BLVDS  ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cnt_data:cnt_data_OCS"                                                                                                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cnt_data:cnt_data_div"                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_en  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
; q[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0"                                                                  ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; iRST ; Input ; Info     ; Explicitly unconnected                                          ;
+------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|button_debouncer:button_debouncer_inst" ;
+----------+--------+----------+----------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                              ;
+----------+--------+----------+----------------------------------------------------------------------+
; iRST     ; Input  ; Info     ; Explicitly unconnected                                               ;
; oSW_DOWN ; Output ; Info     ; Explicitly unconnected                                               ;
; oSW_UP   ; Output ; Info     ; Explicitly unconnected                                               ;
+----------+--------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                   ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0"                                       ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B"                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (13 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[12..9]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A"                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (13 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[12..9]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst"                                                                                   ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oFULL_ERR_CNT   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oHEAD_ERR_CNT   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oEPILOG_ERR_CNT ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                           ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0"                                                                               ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 2              ; auto_signaltap_2 ; 111                 ; 111              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 195                         ;
; cycloneiii_ff         ; 846                         ;
;     CLR               ; 290                         ;
;     ENA               ; 79                          ;
;     ENA CLR           ; 135                         ;
;     ENA CLR SCLR      ; 57                          ;
;     ENA CLR SCLR SLD  ; 15                          ;
;     ENA SCLR          ; 84                          ;
;     ENA SLD           ; 48                          ;
;     SCLR              ; 67                          ;
;     plain             ; 71                          ;
; cycloneiii_lcell_comb ; 1439                        ;
;     arith             ; 482                         ;
;         2 data inputs ; 377                         ;
;         3 data inputs ; 105                         ;
;     normal            ; 957                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 51                          ;
;         2 data inputs ; 106                         ;
;         3 data inputs ; 184                         ;
;         4 data inputs ; 613                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_2"                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                   ; Details ;
+----------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[0]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[0]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[10]~_wirecell                                                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[10]~_wirecell                                                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[11]~_wirecell                                                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[11]~_wirecell                                                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[12]~_wirecell                                                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[12]~_wirecell                                                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[13]~_wirecell                                                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[13]~_wirecell                                                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[14]~_wirecell                                                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[14]~_wirecell                                                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[15]~_wirecell                                                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[15]~_wirecell                                                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[17]~_wirecell                                                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[17]~_wirecell                                                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[1]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[1]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[2]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[2]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[3]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[3]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[4]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[4]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[5]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[5]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[6]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[6]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[7]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[7]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[8]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[8]                                                                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[9]~_wirecell                                                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iDATA_BLVDS[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; user_bcvs:user_bcvs_inst|oUser_data[9]~_wirecell                                                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iWR_FULL           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|oWRFULL~2                                                                                             ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|iWR_FULL           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|oWRFULL~2                                                                                             ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oACLR_FIFO         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oACLR_FIFO                                                                                      ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oACLR_FIFO         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oACLR_FIFO                                                                                      ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oEPILOG_ERROR      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oEPILOG_ERROR                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oEPILOG_ERROR      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oEPILOG_ERROR                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oFULL_ERROR        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oFULL_ERROR                                                                                     ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oFULL_ERROR        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oFULL_ERROR                                                                                     ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oHEAD_ERROR        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oHEAD_ERROR                                                                                     ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oHEAD_ERROR        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oHEAD_ERROR                                                                                     ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oSEL_CHANNEL       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oSEL_CHANNEL                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oSEL_CHANNEL       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oSEL_CHANNEL                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oSEND_OK           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oSEND_OK                                                                                        ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oSEND_OK           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oSEND_OK                                                                                        ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oWR_REQ            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oWR_REQ                                                                                         ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oWR_REQ            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|oWR_REQ                                                                                         ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[0]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[0]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[1]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[1]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[2]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[2]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[3]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[3]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[4]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[4]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[5]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[5]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[6]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[6]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[7]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_COUNT[7]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[0]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[0]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[1]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[1]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[2]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[2]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[3]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[3]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[4]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[4]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[5]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[5]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[6]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[6]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[7]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rPACK_NUM[7]                                                                                    ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[0]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[0]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[10]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[10]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[11]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[11]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[12]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[12]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[13]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[13]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[14]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[14]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[15]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[15]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[1]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[1]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[2]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[2]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[3]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[3]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[4]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[4]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[5]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[5]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[6]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[6]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[7]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[7]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[8]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[8]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[9]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_CNT[9]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[0]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[0]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[10]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[10]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[11]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[11]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[12]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[12]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[13]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[13]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[14]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[14]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[15]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[15]                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[1]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[1]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[2]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[2]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[3]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[3]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[4]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[4]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[5]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[5]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[6]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[6]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[7]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[7]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[8]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[8]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[9]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|rSAMPLE_NUM[9]                                                                                  ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.COLLISION    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.COLLISION                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.COLLISION    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.COLLISION                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.DATA_RECEIVE ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.DATA_RECEIVE                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.DATA_RECEIVE ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.DATA_RECEIVE                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.END_FRAME    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.END_FRAME                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.END_FRAME    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.END_FRAME                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.EPILOG_WORDS ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.EPILOG_WORDS                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.EPILOG_WORDS ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.EPILOG_WORDS                                                                              ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.HEAD_WORDS   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.HEAD_WORDS~_wirecell                                                                      ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.HEAD_WORDS   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.HEAD_WORDS~_wirecell                                                                      ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.LATENCY      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.LATENCY                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.LATENCY      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state.LATENCY                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oEPILOG_ERR_CNT[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_EPILOG|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[0] ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oEPILOG_ERR_CNT[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_EPILOG|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[0] ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oEPILOG_ERR_CNT[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_EPILOG|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[1] ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oEPILOG_ERR_CNT[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_EPILOG|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[1] ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oEPILOG_ERR_CNT[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_EPILOG|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[2] ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oEPILOG_ERR_CNT[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_EPILOG|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[2] ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oFULL_ERR_CNT[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[0]   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oFULL_ERR_CNT[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[0]   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oFULL_ERR_CNT[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[1]   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oFULL_ERR_CNT[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[1]   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oFULL_ERR_CNT[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[2]   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oFULL_ERR_CNT[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[2]   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oHEAD_ERR_CNT[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_HEAD|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[0]   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oHEAD_ERR_CNT[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_HEAD|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[0]   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oHEAD_ERR_CNT[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_HEAD|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[1]   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oHEAD_ERR_CNT[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_HEAD|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[1]   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oHEAD_ERR_CNT[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_HEAD|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[2]   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|oHEAD_ERR_CNT[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_HEAD|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated|counter_reg_bit[2]   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|iGPIO5                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|button_debouncer:button_debouncer_inst|oSW_STATE                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|iGPIO5                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|button_debouncer:button_debouncer_inst|oSW_STATE                                                                                   ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|iWAIT                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|iWAIT                                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|iWAIT                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|iWAIT                                                                                                 ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[0]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[0]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[10]                                                                                         ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[10]                                                                                         ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[11]                                                                                         ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[11]                                                                                         ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[12]                                                                                         ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[12]                                                                                         ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[13]                                                                                         ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[13]                                                                                         ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[14]                                                                                         ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[14]                                                                                         ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[15]                                                                                         ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[15]                                                                                         ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[1]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[1]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[2]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[2]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[3]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[3]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[4]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[4]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[5]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[5]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[6]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[6]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[7]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[7]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[8]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[8]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[9]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oDATA_UPP[9]                                                                                          ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oGPIO_0                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oGPIO_0                                                                                               ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oGPIO_0                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oGPIO_0                                                                                               ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oRD_REQ                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oRD_REQ                                                                                               ; N/A     ;
; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oRD_REQ                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oRD_REQ                                                                                               ; N/A     ;
; oC3_140MHZ                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[4]                                                                                  ; N/A     ;
; oENA                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oENA                                                                                                  ; N/A     ;
; oENA                                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oENA                                                                                                  ; N/A     ;
; oSTART                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oSTART                                                                                                ; N/A     ;
; oSTART                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|oSTART                                                                                                ; N/A     ;
; auto_signaltap_2|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_2|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_2|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_2|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_2|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_2|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_2|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_2|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_2|gnd                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_2|vcc                                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                                                                                 ; N/A     ;
+----------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Thu Apr 16 16:09:50 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_sf -c test_sf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file blvds_upp/rx_blvds/rst_button/rst_button/synthesis/rst_button.v
    Info (12023): Found entity 1: rst_button File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/RX_BLVDS/rst_button/rst_button/synthesis/rst_button.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file blvds_upp/rx_blvds/rst_button/rst_button/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/RX_BLVDS/rst_button/rst_button/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file blvds_upp/rx_blvds/blvds_receiver.v
    Info (12023): Found entity 1: BLVDS_RECEIVER File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/RX_BLVDS/BLVDS_RECEIVER.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file blvds_upp/tx_upp/button_debouncer.v
    Info (12023): Found entity 1: button_debouncer File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/TX_uPP/button_debouncer.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file blvds_upp/tx_upp/gpio_solver.v
    Info (12023): Found entity 1: GPIO_SOLVER File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/TX_uPP/GPIO_SOLVER.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file blvds_upp/tx_upp/gpio5_sim.v
    Info (12023): Found entity 1: gpio5_sim File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/TX_uPP/gpio5_sim.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file blvds_upp/error_solver/err_cnt/err_cnt.v
    Info (12023): Found entity 1: ERR_CNT File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/ERROR_SOLVER/ERR_CNT/ERR_CNT.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file blvds_upp/error_solver/error_solver.v
    Info (12023): Found entity 1: ERROR_SOLVER File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/ERROR_SOLVER/ERROR_SOLVER.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file blvds_upp/sync_fifo/fifo_16/fifo_16.v
    Info (12023): Found entity 1: FIFO_16 File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/SYNC_FIFO/FIFO_16/FIFO_16.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file blvds_upp/sync_fifo/fifo_switch.v
    Info (12023): Found entity 1: FIFO_SWITCH File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/SYNC_FIFO/FIFO_SWITCH.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file blvds_upp/blvds_upp_top.v
    Info (12023): Found entity 1: BLVDS_uPP_TOP File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/BLVDS_uPP_TOP.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file blvds_upp/stb_cut/strob_cutter.v
    Info (12023): Found entity 1: Strob_cutter File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/STB_CUT/Strob_cutter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_sim/pll1/pll1.v
    Info (12023): Found entity 1: pll1 File: D:/GitHub/kotlin/test_sf/TOP_SIM/pll1/pll1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file top_sim/issp/issp/synthesis/issp.v
    Info (12023): Found entity 1: issp File: D:/GitHub/kotlin/test_sf/TOP_SIM/issp/issp/synthesis/issp.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file top_sim/issp/issp/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: D:/GitHub/kotlin/test_sf/TOP_SIM/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_sim/issp_sel_data/issp_sel_data/synthesis/issp_sel_data.v
    Info (12023): Found entity 1: issp_sel_data File: D:/GitHub/kotlin/test_sf/TOP_SIM/issp_sel_data/issp_sel_data/synthesis/issp_sel_data.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file top_sim/issp_sel_data/issp_sel_data/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: D:/GitHub/kotlin/test_sf/TOP_SIM/issp_sel_data/issp_sel_data/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_sim/cnt_data/cnt_data.v
    Info (12023): Found entity 1: cnt_data File: D:/GitHub/kotlin/test_sf/TOP_SIM/cnt_data/cnt_data.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file top_sim/user_bcvs.v
    Info (12023): Found entity 1: user_bcvs File: D:/GitHub/kotlin/test_sf/TOP_SIM/user_bcvs.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_sim/simulation_top.v
    Info (12023): Found entity 1: SIMULATION_TOP File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 14
Info (12127): Elaborating entity "SIMULATION_TOP" for the top level hierarchy
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:pll1_inst" File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 43
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:pll1_inst|altpll:altpll_component" File: D:/GitHub/kotlin/test_sf/TOP_SIM/pll1/pll1.v Line: 107
Info (12130): Elaborated megafunction instantiation "pll1:pll1_inst|altpll:altpll_component" File: D:/GitHub/kotlin/test_sf/TOP_SIM/pll1/pll1.v Line: 107
Info (12133): Instantiated megafunction "pll1:pll1_inst|altpll:altpll_component" with the following parameter: File: D:/GitHub/kotlin/test_sf/TOP_SIM/pll1/pll1.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "28"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "56"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "7"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "7"
    Info (12134): Parameter "clk3_phase_shift" = "1190"
    Info (12134): Parameter "clk4_divide_by" = "5"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "14"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll File: D:/GitHub/kotlin/test_sf/db/pll1_altpll.v Line: 30
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated" File: g:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "issp" for hierarchy "issp:issp_SENDFRAME" File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 60
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0" File: D:/GitHub/kotlin/test_sf/TOP_SIM/issp/issp/synthesis/issp.v Line: 21
Info (12128): Elaborating entity "altsource_probe" for hierarchy "issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/GitHub/kotlin/test_sf/TOP_SIM/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/GitHub/kotlin/test_sf/TOP_SIM/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: D:/GitHub/kotlin/test_sf/TOP_SIM/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "INIT"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "2"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: g:/altera/16.0/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: g:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: g:/altera/16.0/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: g:/altera/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "issp:issp_SENDFRAME|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: g:/altera/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "Strob_cutter" for hierarchy "Strob_cutter:Strob_cutter_INIT" File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 66
Info (12128): Elaborating entity "BLVDS_uPP_TOP" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst" File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 78
Info (12128): Elaborating entity "FIFO_SWITCH" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/BLVDS_uPP_TOP.v Line: 53
Info (12128): Elaborating entity "FIFO_16" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/SYNC_FIFO/FIFO_SWITCH.v Line: 60
Info (12128): Elaborating entity "dcfifo" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/SYNC_FIFO/FIFO_16/FIFO_16.v Line: 93
Info (12130): Elaborated megafunction instantiation "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/SYNC_FIFO/FIFO_16/FIFO_16.v Line: 93
Info (12133): Instantiated megafunction "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component" with the following parameter: File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/SYNC_FIFO/FIFO_16/FIFO_16.v Line: 93
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_c2l1.tdf
    Info (12023): Found entity 1: dcfifo_c2l1 File: D:/GitHub/kotlin/test_sf/db/dcfifo_c2l1.tdf Line: 45
Info (12128): Elaborating entity "dcfifo_c2l1" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated" File: g:/altera/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_aib.tdf
    Info (12023): Found entity 1: a_gray2bin_aib File: D:/GitHub/kotlin/test_sf/db/a_gray2bin_aib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_aib" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin" File: D:/GitHub/kotlin/test_sf/db/dcfifo_c2l1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_977.tdf
    Info (12023): Found entity 1: a_graycounter_977 File: D:/GitHub/kotlin/test_sf/db/a_graycounter_977.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_977" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_977:rdptr_g1p" File: D:/GitHub/kotlin/test_sf/db/dcfifo_c2l1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_5lc.tdf
    Info (12023): Found entity 1: a_graycounter_5lc File: D:/GitHub/kotlin/test_sf/db/a_graycounter_5lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_5lc" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_5lc:wrptr_g1p" File: D:/GitHub/kotlin/test_sf/db/dcfifo_c2l1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e271.tdf
    Info (12023): Found entity 1: altsyncram_e271 File: D:/GitHub/kotlin/test_sf/db/altsyncram_e271.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e271" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|altsyncram_e271:fifo_ram" File: D:/GitHub/kotlin/test_sf/db/dcfifo_c2l1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: D:/GitHub/kotlin/test_sf/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_brp" File: D:/GitHub/kotlin/test_sf/db/dcfifo_c2l1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: D:/GitHub/kotlin/test_sf/db/alt_synch_pipe_cpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp" File: D:/GitHub/kotlin/test_sf/db/dcfifo_c2l1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: D:/GitHub/kotlin/test_sf/db/dffpipe_te9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13" File: D:/GitHub/kotlin/test_sf/db/alt_synch_pipe_cpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: D:/GitHub/kotlin/test_sf/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_3dc:wraclr" File: D:/GitHub/kotlin/test_sf/db/dcfifo_c2l1.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: D:/GitHub/kotlin/test_sf/db/alt_synch_pipe_dpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp" File: D:/GitHub/kotlin/test_sf/db/dcfifo_c2l1.tdf Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: D:/GitHub/kotlin/test_sf/db/dffpipe_ue9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16" File: D:/GitHub/kotlin/test_sf/db/alt_synch_pipe_dpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66 File: D:/GitHub/kotlin/test_sf/db/cmpr_d66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:rdempty_eq_comp1_lsb" File: D:/GitHub/kotlin/test_sf/db/dcfifo_c2l1.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: D:/GitHub/kotlin/test_sf/db/mux_j28.tdf Line: 23
Info (12128): Elaborating entity "mux_j28" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: D:/GitHub/kotlin/test_sf/db/dcfifo_c2l1.tdf Line: 98
Info (12128): Elaborating entity "rst_button" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/BLVDS_uPP_TOP.v Line: 57
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/RX_BLVDS/rst_button/rst_button/synthesis/rst_button.v Line: 21
Info (12128): Elaborating entity "altsource_probe" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/RX_BLVDS/rst_button/rst_button/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/RX_BLVDS/rst_button/rst_button/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/RX_BLVDS/rst_button/rst_button/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "iRST"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "1"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: g:/altera/16.0/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: g:/altera/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "BLVDS_RECEIVER" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/BLVDS_uPP_TOP.v Line: 72
Info (12128): Elaborating entity "ERROR_SOLVER" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/BLVDS_uPP_TOP.v Line: 103
Info (12128): Elaborating entity "ERR_CNT" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/ERROR_SOLVER/ERROR_SOLVER.v Line: 33
Info (12128): Elaborating entity "lpm_counter" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/ERROR_SOLVER/ERR_CNT/ERR_CNT.v Line: 69
Info (12130): Elaborated megafunction instantiation "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/ERROR_SOLVER/ERR_CNT/ERR_CNT.v Line: 69
Info (12133): Instantiated megafunction "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component" with the following parameter: File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/ERROR_SOLVER/ERR_CNT/ERR_CNT.v Line: 69
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8ui.tdf
    Info (12023): Found entity 1: cntr_8ui File: D:/GitHub/kotlin/test_sf/db/cntr_8ui.tdf Line: 26
Info (12128): Elaborating entity "cntr_8ui" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated" File: g:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "button_debouncer" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|button_debouncer:button_debouncer_inst" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/BLVDS_uPP_TOP.v Line: 113
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(44): truncated value with size 32 to match size of target (7) File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/TX_uPP/button_debouncer.v Line: 44
Info (12128): Elaborating entity "GPIO_SOLVER" for hierarchy "BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst" File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/BLVDS_uPP_TOP.v Line: 132
Info (12128): Elaborating entity "issp_sel_data" for hierarchy "issp_sel_data:issp_sel_data_inst" File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 84
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0" File: D:/GitHub/kotlin/test_sf/TOP_SIM/issp_sel_data/issp_sel_data/synthesis/issp_sel_data.v Line: 21
Info (12128): Elaborating entity "altsource_probe" for hierarchy "issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/GitHub/kotlin/test_sf/TOP_SIM/issp_sel_data/issp_sel_data/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/GitHub/kotlin/test_sf/TOP_SIM/issp_sel_data/issp_sel_data/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: D:/GitHub/kotlin/test_sf/TOP_SIM/issp_sel_data/issp_sel_data/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "sDAT"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "1"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: g:/altera/16.0/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "issp_sel_data:issp_sel_data_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: g:/altera/16.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "cnt_data" for hierarchy "cnt_data:cnt_data_div" File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 90
Info (12128): Elaborating entity "lpm_counter" for hierarchy "cnt_data:cnt_data_div|lpm_counter:LPM_COUNTER_component" File: D:/GitHub/kotlin/test_sf/TOP_SIM/cnt_data/cnt_data.v Line: 67
Info (12130): Elaborated megafunction instantiation "cnt_data:cnt_data_div|lpm_counter:LPM_COUNTER_component" File: D:/GitHub/kotlin/test_sf/TOP_SIM/cnt_data/cnt_data.v Line: 67
Info (12133): Instantiated megafunction "cnt_data:cnt_data_div|lpm_counter:LPM_COUNTER_component" with the following parameter: File: D:/GitHub/kotlin/test_sf/TOP_SIM/cnt_data/cnt_data.v Line: 67
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qdi.tdf
    Info (12023): Found entity 1: cntr_qdi File: D:/GitHub/kotlin/test_sf/db/cntr_qdi.tdf Line: 26
Info (12128): Elaborating entity "cntr_qdi" for hierarchy "cnt_data:cnt_data_div|lpm_counter:LPM_COUNTER_component|cntr_qdi:auto_generated" File: g:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "user_bcvs" for hierarchy "user_bcvs:user_bcvs_inst" File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 116
Info (12128): Elaborating entity "gpio5_sim" for hierarchy "gpio5_sim:gpio5_sim_inst" File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 122
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s324.tdf
    Info (12023): Found entity 1: altsyncram_s324 File: D:/GitHub/kotlin/test_sf/db/altsyncram_s324.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: D:/GitHub/kotlin/test_sf/db/mux_rsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/GitHub/kotlin/test_sf/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhi.tdf
    Info (12023): Found entity 1: cntr_uhi File: D:/GitHub/kotlin/test_sf/db/cntr_uhi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: D:/GitHub/kotlin/test_sf/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: D:/GitHub/kotlin/test_sf/db/cntr_g9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: D:/GitHub/kotlin/test_sf/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/GitHub/kotlin/test_sf/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/GitHub/kotlin/test_sf/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/GitHub/kotlin/test_sf/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_2"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2020.04.16.17:10:17 Progress: Loading slde5f8a4d9/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde5f8a4d9/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/GitHub/kotlin/test_sf/db/ip/slde5f8a4d9/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/GitHub/kotlin/test_sf/db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/GitHub/kotlin/test_sf/db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/GitHub/kotlin/test_sf/db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/GitHub/kotlin/test_sf/db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 204
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/GitHub/kotlin/test_sf/db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/GitHub/kotlin/test_sf/db/ip/slde5f8a4d9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (284007): State machine "|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst|state" will be implemented as a safe state machine. File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/TX_uPP/GPIO_SOLVER.v Line: 36
Info (284007): State machine "|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst|state" will be implemented as a safe state machine. File: D:/GitHub/kotlin/test_sf/BLVDS_uPP/RX_BLVDS/BLVDS_RECEIVER.v Line: 52
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/GitHub/kotlin/test_sf/db/a_graycounter_5lc.tdf Line: 33
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 42 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/GitHub/kotlin/test_sf/output_files/test_sf.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_2" to all 255 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 22 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15718): Pin "iWAIT" is virtual input pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 17
    Info (15719): Pin "oDATA_UPP[0]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[1]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[2]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[3]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[4]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[5]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[6]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[7]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[8]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[9]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[10]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[11]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[12]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[13]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[14]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oDATA_UPP[15]" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 19
    Info (15719): Pin "oC1_112MHZ" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 20
    Info (15719): Pin "oC3_140MHZ" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 20
    Info (15719): Pin "oC3_70MHZ_PS" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 20
    Info (15719): Pin "oSTART" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 21
    Info (15719): Pin "oENA" is virtual output pin File: D:/GitHub/kotlin/test_sf/TOP_SIM/SIMULATION_TOP.v Line: 23
Warning (15752): Ignored 90 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[6]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[14]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[7]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[11]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[9]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[0]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[3]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[1]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[2]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[24]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[0]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[14]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[30]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[6]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[3]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[5]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[4]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[15]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[6]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[7]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[8]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[10]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[12]".
    Warning (15751): Ignored Virtual Pin assignment to "oERROR_SERV_sig".
    Warning (15751): Ignored Virtual Pin assignment to "oGPIO_0".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[11]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[10]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[10]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[4]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[15]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[22]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[19]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[21]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[23]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[5]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[4]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[0]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[1]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[0]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[10]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[15]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[14]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[12]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[13]".
    Warning (15751): Ignored Virtual Pin assignment to "c3_70MHz_ps".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[29]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[13]".
    Warning (15751): Ignored Virtual Pin assignment to "iGPIO_5".
    Warning (15751): Ignored Virtual Pin assignment to "c1_112Mhz".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[1]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[2]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[7]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[25]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[28]".
    Warning (15751): Ignored Virtual Pin assignment to "oWR_REQ_sig".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[26]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[16]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[2]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[5]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[27]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[12]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[11]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[15]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[6]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[13]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[3]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[12]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[9]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[14]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[11]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[9]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[3]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[4]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[13]".
    Warning (15751): Ignored Virtual Pin assignment to "isig_initial_sig".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[17]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[8]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS_sig[8]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[9]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[16]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[8]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[17]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[18]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[20]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[31]".
    Warning (15751): Ignored Virtual Pin assignment to "oFIFO_OUT[7]".
    Warning (15751): Ignored Virtual Pin assignment to "oDATA_BLVDS[5]".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[2]".
    Warning (15751): Ignored Virtual Pin assignment to "c3_140MHz".
    Warning (15751): Ignored Virtual Pin assignment to "iIm_Re_sample_sig[1]".
Info (21057): Implemented 4111 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 3961 logic cells
    Info (21064): Implemented 143 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 5107 megabytes
    Info: Processing ended: Thu Apr 16 16:10:38 2020
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/GitHub/kotlin/test_sf/output_files/test_sf.map.smsg.


