
provaMPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012358  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001778  080124f8  080124f8  000224f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013c70  08013c70  0003021c  2**0
                  CONTENTS
  4 .ARM          00000008  08013c70  08013c70  00023c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013c78  08013c78  0003021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013c78  08013c78  00023c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013c7c  08013c7c  00023c7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  08013c80  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d48  20000220  08013e9c  00030220  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000f68  08013e9c  00030f68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020cd2  00000000  00000000  0003024c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004cef  00000000  00000000  00050f1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001440  00000000  00000000  00055c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001678  00000000  00000000  00057050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b040  00000000  00000000  000586c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000193ac  00000000  00000000  00073708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094446  00000000  00000000  0008cab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c3  00000000  00000000  00120efa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000076a4  00000000  00000000  00120fc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000382a  00000000  00000000  00128664  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000220 	.word	0x20000220
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080124e0 	.word	0x080124e0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000224 	.word	0x20000224
 80001dc:	080124e0 	.word	0x080124e0

080001e0 <inv_fast_nomot_parameter.part.3>:
 80001e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80001e4:	2100      	movs	r1, #0
 80001e6:	b089      	sub	sp, #36	; 0x24
 80001e8:	4680      	mov	r8, r0
 80001ea:	2000      	movs	r0, #0
 80001ec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80001f0:	2303      	movs	r3, #3
 80001f2:	469c      	mov	ip, r3
 80001f4:	f8cd 8004 	str.w	r8, [sp, #4]
 80001f8:	9b01      	ldr	r3, [sp, #4]
 80001fa:	e893 00c0 	ldmia.w	r3, {r6, r7}
 80001fe:	e9d3 ab06 	ldrd	sl, fp, [r3, #24]
 8000202:	fba6 0106 	umull	r0, r1, r6, r6
 8000206:	4604      	mov	r4, r0
 8000208:	fb06 f307 	mul.w	r3, r6, r7
 800020c:	ebba 0204 	subs.w	r2, sl, r4
 8000210:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8000214:	46a0      	mov	r8, r4
 8000216:	4699      	mov	r9, r3
 8000218:	eb6b 0303 	sbc.w	r3, fp, r3
 800021c:	1894      	adds	r4, r2, r2
 800021e:	eb43 0503 	adc.w	r5, r3, r3
 8000222:	18a2      	adds	r2, r4, r2
 8000224:	eb45 0303 	adc.w	r3, r5, r3
 8000228:	eb18 0402 	adds.w	r4, r8, r2
 800022c:	eb49 0503 	adc.w	r5, r9, r3
 8000230:	fb06 f105 	mul.w	r1, r6, r5
 8000234:	fb07 1104 	mla	r1, r7, r4, r1
 8000238:	fba6 2304 	umull	r2, r3, r6, r4
 800023c:	fbaa 450a 	umull	r4, r5, sl, sl
 8000240:	fb0a f00b 	mul.w	r0, sl, fp
 8000244:	46ab      	mov	fp, r5
 8000246:	46a2      	mov	sl, r4
 8000248:	440b      	add	r3, r1
 800024a:	eb0b 0140 	add.w	r1, fp, r0, lsl #1
 800024e:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8000252:	9103      	str	r1, [sp, #12]
 8000254:	9901      	ldr	r1, [sp, #4]
 8000256:	e9d1 010c 	ldrd	r0, r1, [r1, #48]	; 0x30
 800025a:	eb18 0408 	adds.w	r4, r8, r8
 800025e:	eb49 0509 	adc.w	r5, r9, r9
 8000262:	1a80      	subs	r0, r0, r2
 8000264:	eb61 0103 	sbc.w	r1, r1, r3
 8000268:	4689      	mov	r9, r1
 800026a:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
 800026e:	fb06 f105 	mul.w	r1, r6, r5
 8000272:	464b      	mov	r3, r9
 8000274:	4680      	mov	r8, r0
 8000276:	0098      	lsls	r0, r3, #2
 8000278:	fb07 1304 	mla	r3, r7, r4, r1
 800027c:	fba6 4504 	umull	r4, r5, r6, r4
 8000280:	f1da 0a00 	rsbs	sl, sl, #0
 8000284:	441d      	add	r5, r3
 8000286:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800028a:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
 800028e:	ea4f 0e88 	mov.w	lr, r8, lsl #2
 8000292:	ea4f 018b 	mov.w	r1, fp, lsl #2
 8000296:	f8cd e010 	str.w	lr, [sp, #16]
 800029a:	ea4f 0e8a 	mov.w	lr, sl, lsl #2
 800029e:	eb12 020e 	adds.w	r2, r2, lr
 80002a2:	ea40 7098 	orr.w	r0, r0, r8, lsr #30
 80002a6:	ea41 719a 	orr.w	r1, r1, sl, lsr #30
 80002aa:	414b      	adcs	r3, r1
 80002ac:	9005      	str	r0, [sp, #20]
 80002ae:	fb06 f105 	mul.w	r1, r6, r5
 80002b2:	fb07 1104 	mla	r1, r7, r4, r1
 80002b6:	4692      	mov	sl, r2
 80002b8:	469b      	mov	fp, r3
 80002ba:	fba6 2304 	umull	r2, r3, r6, r4
 80002be:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80002c2:	9801      	ldr	r0, [sp, #4]
 80002c4:	4699      	mov	r9, r3
 80002c6:	462b      	mov	r3, r5
 80002c8:	fb06 f303 	mul.w	r3, r6, r3
 80002cc:	fb07 3704 	mla	r7, r7, r4, r3
 80002d0:	4690      	mov	r8, r2
 80002d2:	fba6 2304 	umull	r2, r3, r6, r4
 80002d6:	e9d0 4512 	ldrd	r4, r5, [r0, #72]	; 0x48
 80002da:	eb14 040a 	adds.w	r4, r4, sl
 80002de:	eb45 050b 	adc.w	r5, r5, fp
 80002e2:	46a2      	mov	sl, r4
 80002e4:	4648      	mov	r0, r9
 80002e6:	4408      	add	r0, r1
 80002e8:	eb18 040a 	adds.w	r4, r8, sl
 80002ec:	46ab      	mov	fp, r5
 80002ee:	443b      	add	r3, r7
 80002f0:	eb40 050b 	adc.w	r5, r0, fp
 80002f4:	1910      	adds	r0, r2, r4
 80002f6:	eb43 0105 	adc.w	r1, r3, r5
 80002fa:	2800      	cmp	r0, #0
 80002fc:	f171 0300 	sbcs.w	r3, r1, #0
 8000300:	9b01      	ldr	r3, [sp, #4]
 8000302:	f103 0308 	add.w	r3, r3, #8
 8000306:	9301      	str	r3, [sp, #4]
 8000308:	db2f      	blt.n	800036a <inv_fast_nomot_parameter.part.3+0x18a>
 800030a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800030e:	4282      	cmp	r2, r0
 8000310:	418b      	sbcs	r3, r1
 8000312:	da01      	bge.n	8000318 <inv_fast_nomot_parameter.part.3+0x138>
 8000314:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8000318:	f1bc 0c01 	subs.w	ip, ip, #1
 800031c:	f47f af6c 	bne.w	80001f8 <inv_fast_nomot_parameter.part.3+0x18>
 8000320:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8000324:	f003 fb30 	bl	8003988 <__aeabi_l2f>
 8000328:	4b12      	ldr	r3, [pc, #72]	; (8000374 <inv_fast_nomot_parameter.part.3+0x194>)
 800032a:	ee07 0a10 	vmov	s14, r0
 800032e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8000332:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8000336:	ee17 0a90 	vmov	r0, s15
 800033a:	f003 fbcb 	bl	8003ad4 <__aeabi_f2lz>
 800033e:	4b0e      	ldr	r3, [pc, #56]	; (8000378 <inv_fast_nomot_parameter.part.3+0x198>)
 8000340:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8000344:	009b      	lsls	r3, r3, #2
 8000346:	f1c3 0220 	rsb	r2, r3, #32
 800034a:	fa01 f202 	lsl.w	r2, r1, r2
 800034e:	f1b3 0420 	subs.w	r4, r3, #32
 8000352:	fa20 f003 	lsr.w	r0, r0, r3
 8000356:	ea40 0002 	orr.w	r0, r0, r2
 800035a:	bf5c      	itt	pl
 800035c:	fa41 f404 	asrpl.w	r4, r1, r4
 8000360:	4320      	orrpl	r0, r4
 8000362:	4119      	asrs	r1, r3
 8000364:	b009      	add	sp, #36	; 0x24
 8000366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	e7cb      	b.n	800030a <inv_fast_nomot_parameter.part.3+0x12a>
 8000372:	bf00      	nop
 8000374:	20000240 	.word	0x20000240
 8000378:	20000bc0 	.word	0x20000bc0

0800037c <inv_init_maxmin>:
 800037c:	07c1      	lsls	r1, r0, #31
 800037e:	d50a      	bpl.n	8000396 <inv_init_maxmin+0x1a>
 8000380:	4b18      	ldr	r3, [pc, #96]	; (80003e4 <inv_init_maxmin+0x68>)
 8000382:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8000386:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800038a:	6699      	str	r1, [r3, #104]	; 0x68
 800038c:	66d9      	str	r1, [r3, #108]	; 0x6c
 800038e:	6719      	str	r1, [r3, #112]	; 0x70
 8000390:	675a      	str	r2, [r3, #116]	; 0x74
 8000392:	679a      	str	r2, [r3, #120]	; 0x78
 8000394:	67da      	str	r2, [r3, #124]	; 0x7c
 8000396:	0782      	lsls	r2, r0, #30
 8000398:	d510      	bpl.n	80003bc <inv_init_maxmin+0x40>
 800039a:	4b12      	ldr	r3, [pc, #72]	; (80003e4 <inv_init_maxmin+0x68>)
 800039c:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80003a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003a4:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
 80003a8:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
 80003ac:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
 80003b0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 80003b4:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 80003b8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 80003bc:	0743      	lsls	r3, r0, #29
 80003be:	d510      	bpl.n	80003e2 <inv_init_maxmin+0x66>
 80003c0:	4b08      	ldr	r3, [pc, #32]	; (80003e4 <inv_init_maxmin+0x68>)
 80003c2:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80003c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003ca:	f8c3 1198 	str.w	r1, [r3, #408]	; 0x198
 80003ce:	f8c3 119c 	str.w	r1, [r3, #412]	; 0x19c
 80003d2:	f8c3 11a0 	str.w	r1, [r3, #416]	; 0x1a0
 80003d6:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
 80003da:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
 80003de:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
 80003e2:	4770      	bx	lr
 80003e4:	20000bc0 	.word	0x20000bc0

080003e8 <inv_reset_packet>:
 80003e8:	b538      	push	{r3, r4, r5, lr}
 80003ea:	4d09      	ldr	r5, [pc, #36]	; (8000410 <inv_reset_packet+0x28>)
 80003ec:	2498      	movs	r4, #152	; 0x98
 80003ee:	4622      	mov	r2, r4
 80003f0:	4628      	mov	r0, r5
 80003f2:	2100      	movs	r1, #0
 80003f4:	f00c fd0c 	bl	800ce10 <memset>
 80003f8:	f505 7098 	add.w	r0, r5, #304	; 0x130
 80003fc:	4622      	mov	r2, r4
 80003fe:	2100      	movs	r1, #0
 8000400:	f00c fd06 	bl	800ce10 <memset>
 8000404:	2005      	movs	r0, #5
 8000406:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800040a:	f7ff bfb7 	b.w	800037c <inv_init_maxmin>
 800040e:	bf00      	nop
 8000410:	20000bc8 	.word	0x20000bc8

08000414 <inv_start_fast_nomot>:
 8000414:	b510      	push	{r4, lr}
 8000416:	4c0d      	ldr	r4, [pc, #52]	; (800044c <inv_start_fast_nomot+0x38>)
 8000418:	2100      	movs	r1, #0
 800041a:	f44f 7218 	mov.w	r2, #608	; 0x260
 800041e:	4620      	mov	r0, r4
 8000420:	f00c fcf6 	bl	800ce10 <memset>
 8000424:	2007      	movs	r0, #7
 8000426:	f7ff ffa9 	bl	800037c <inv_init_maxmin>
 800042a:	2301      	movs	r3, #1
 800042c:	4618      	mov	r0, r3
 800042e:	2103      	movs	r1, #3
 8000430:	2200      	movs	r2, #0
 8000432:	f8c4 31e4 	str.w	r3, [r4, #484]	; 0x1e4
 8000436:	f884 31e8 	strb.w	r3, [r4, #488]	; 0x1e8
 800043a:	f00b f9ed 	bl	800b818 <inv_set_message>
 800043e:	4804      	ldr	r0, [pc, #16]	; (8000450 <inv_start_fast_nomot+0x3c>)
 8000440:	2164      	movs	r1, #100	; 0x64
 8000442:	2207      	movs	r2, #7
 8000444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000448:	f00b b842 	b.w	800b4d0 <inv_register_data_cb>
 800044c:	20000bc0 	.word	0x20000bc0
 8000450:	08000b19 	.word	0x08000b19

08000454 <inv_fast_nomot_parameter>:
 8000454:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8000456:	b103      	cbz	r3, 800045a <inv_fast_nomot_parameter+0x6>
 8000458:	e6c2      	b.n	80001e0 <inv_fast_nomot_parameter.part.3>
 800045a:	2000      	movs	r0, #0
 800045c:	2100      	movs	r1, #0
 800045e:	4770      	bx	lr

08000460 <inv_fast_nomot_parameter_3rd>:
 8000460:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000464:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8000466:	2b00      	cmp	r3, #0
 8000468:	d05d      	beq.n	8000526 <inv_fast_nomot_parameter_3rd+0xc6>
 800046a:	f1a0 0108 	sub.w	r1, r0, #8
 800046e:	f100 0e10 	add.w	lr, r0, #16
 8000472:	2600      	movs	r6, #0
 8000474:	2700      	movs	r7, #0
 8000476:	f851 0f08 	ldr.w	r0, [r1, #8]!
 800047a:	f8d1 c004 	ldr.w	ip, [r1, #4]
 800047e:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 8000482:	fb00 f80c 	mul.w	r8, r0, ip
 8000486:	fba0 4500 	umull	r4, r5, r0, r0
 800048a:	eb05 0548 	add.w	r5, r5, r8, lsl #1
 800048e:	1b12      	subs	r2, r2, r4
 8000490:	eb63 0305 	sbc.w	r3, r3, r5
 8000494:	eb12 0802 	adds.w	r8, r2, r2
 8000498:	eb43 0903 	adc.w	r9, r3, r3
 800049c:	eb12 0208 	adds.w	r2, r2, r8
 80004a0:	eb43 0309 	adc.w	r3, r3, r9
 80004a4:	e9d1 ab0c 	ldrd	sl, fp, [r1, #48]	; 0x30
 80004a8:	1912      	adds	r2, r2, r4
 80004aa:	416b      	adcs	r3, r5
 80004ac:	fb02 fc0c 	mul.w	ip, r2, ip
 80004b0:	fb00 cc03 	mla	ip, r0, r3, ip
 80004b4:	fba2 2300 	umull	r2, r3, r2, r0
 80004b8:	ebb2 020a 	subs.w	r2, r2, sl
 80004bc:	4463      	add	r3, ip
 80004be:	eb63 030b 	sbc.w	r3, r3, fp
 80004c2:	2a00      	cmp	r2, #0
 80004c4:	f173 0000 	sbcs.w	r0, r3, #0
 80004c8:	db31      	blt.n	800052e <inv_fast_nomot_parameter_3rd+0xce>
 80004ca:	4296      	cmp	r6, r2
 80004cc:	eb77 0003 	sbcs.w	r0, r7, r3
 80004d0:	bfbc      	itt	lt
 80004d2:	4616      	movlt	r6, r2
 80004d4:	461f      	movlt	r7, r3
 80004d6:	4571      	cmp	r1, lr
 80004d8:	d1cd      	bne.n	8000476 <inv_fast_nomot_parameter_3rd+0x16>
 80004da:	4639      	mov	r1, r7
 80004dc:	4630      	mov	r0, r6
 80004de:	f003 fa53 	bl	8003988 <__aeabi_l2f>
 80004e2:	4b15      	ldr	r3, [pc, #84]	; (8000538 <inv_fast_nomot_parameter_3rd+0xd8>)
 80004e4:	ee07 0a10 	vmov	s14, r0
 80004e8:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80004ec:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80004f0:	ee17 0a90 	vmov	r0, s15
 80004f4:	f003 faee 	bl	8003ad4 <__aeabi_f2lz>
 80004f8:	4b10      	ldr	r3, [pc, #64]	; (800053c <inv_fast_nomot_parameter_3rd+0xdc>)
 80004fa:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80004fe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000502:	f1c3 0220 	rsb	r2, r3, #32
 8000506:	fa01 f202 	lsl.w	r2, r1, r2
 800050a:	f1b3 0420 	subs.w	r4, r3, #32
 800050e:	fa20 f003 	lsr.w	r0, r0, r3
 8000512:	bf58      	it	pl
 8000514:	fa41 f404 	asrpl.w	r4, r1, r4
 8000518:	ea40 0002 	orr.w	r0, r0, r2
 800051c:	bf58      	it	pl
 800051e:	4320      	orrpl	r0, r4
 8000520:	4119      	asrs	r1, r3
 8000522:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000526:	4618      	mov	r0, r3
 8000528:	4619      	mov	r1, r3
 800052a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800052e:	4252      	negs	r2, r2
 8000530:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000534:	e7c9      	b.n	80004ca <inv_fast_nomot_parameter_3rd+0x6a>
 8000536:	bf00      	nop
 8000538:	20000240 	.word	0x20000240
 800053c:	20000bc0 	.word	0x20000bc0

08000540 <inv_fast_nomot_set_gyro_bias>:
 8000540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000544:	4b2f      	ldr	r3, [pc, #188]	; (8000604 <inv_fast_nomot_set_gyro_bias+0xc4>)
 8000546:	b084      	sub	sp, #16
 8000548:	f8d3 7210 	ldr.w	r7, [r3, #528]	; 0x210
 800054c:	4680      	mov	r8, r0
 800054e:	461c      	mov	r4, r3
 8000550:	461a      	mov	r2, r3
 8000552:	f103 0080 	add.w	r0, r3, #128	; 0x80
 8000556:	f103 0618 	add.w	r6, r3, #24
 800055a:	a901      	add	r1, sp, #4
 800055c:	f852 3f08 	ldr.w	r3, [r2, #8]!
 8000560:	f850 5f04 	ldr.w	r5, [r0, #4]!
 8000564:	40bb      	lsls	r3, r7
 8000566:	eb03 4305 	add.w	r3, r3, r5, lsl #16
 800056a:	42b2      	cmp	r2, r6
 800056c:	f841 3b04 	str.w	r3, [r1], #4
 8000570:	d1f4      	bne.n	800055c <inv_fast_nomot_set_gyro_bias+0x1c>
 8000572:	2298      	movs	r2, #152	; 0x98
 8000574:	2100      	movs	r1, #0
 8000576:	4824      	ldr	r0, [pc, #144]	; (8000608 <inv_fast_nomot_set_gyro_bias+0xc8>)
 8000578:	f00c fc4a 	bl	800ce10 <memset>
 800057c:	2001      	movs	r0, #1
 800057e:	f7ff fefd 	bl	800037c <inv_init_maxmin>
 8000582:	f894 31e8 	ldrb.w	r3, [r4, #488]	; 0x1e8
 8000586:	4a1f      	ldr	r2, [pc, #124]	; (8000604 <inv_fast_nomot_set_gyro_bias+0xc4>)
 8000588:	2b04      	cmp	r3, #4
 800058a:	d032      	beq.n	80005f2 <inv_fast_nomot_set_gyro_bias+0xb2>
 800058c:	4d1f      	ldr	r5, [pc, #124]	; (800060c <inv_fast_nomot_set_gyro_bias+0xcc>)
 800058e:	9b01      	ldr	r3, [sp, #4]
 8000590:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8000592:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 8000594:	6aee      	ldr	r6, [r5, #44]	; 0x2c
 8000596:	9a03      	ldr	r2, [sp, #12]
 8000598:	f8d8 1024 	ldr.w	r1, [r8, #36]	; 0x24
 800059c:	1a18      	subs	r0, r3, r0
 800059e:	9b02      	ldr	r3, [sp, #8]
 80005a0:	1bdf      	subs	r7, r3, r7
 80005a2:	2800      	cmp	r0, #0
 80005a4:	ea87 73e7 	eor.w	r3, r7, r7, asr #31
 80005a8:	eba3 73e7 	sub.w	r3, r3, r7, asr #31
 80005ac:	bfb8      	it	lt
 80005ae:	4240      	neglt	r0, r0
 80005b0:	4283      	cmp	r3, r0
 80005b2:	eba2 0206 	sub.w	r2, r2, r6
 80005b6:	bfb8      	it	lt
 80005b8:	4603      	movlt	r3, r0
 80005ba:	ea82 70e2 	eor.w	r0, r2, r2, asr #31
 80005be:	eba0 70e2 	sub.w	r0, r0, r2, asr #31
 80005c2:	4298      	cmp	r0, r3
 80005c4:	bfb8      	it	lt
 80005c6:	4618      	movlt	r0, r3
 80005c8:	f00b fa3c 	bl	800ba44 <inv_q30_mult>
 80005cc:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 80005d0:	4298      	cmp	r0, r3
 80005d2:	da06      	bge.n	80005e2 <inv_fast_nomot_set_gyro_bias+0xa2>
 80005d4:	a801      	add	r0, sp, #4
 80005d6:	2103      	movs	r1, #3
 80005d8:	f00a fed4 	bl	800b384 <inv_set_gyro_bias>
 80005dc:	2002      	movs	r0, #2
 80005de:	f00c f90b 	bl	800c7f8 <inv_set_motion_state>
 80005e2:	a901      	add	r1, sp, #4
 80005e4:	c90e      	ldmia	r1, {r1, r2, r3}
 80005e6:	6269      	str	r1, [r5, #36]	; 0x24
 80005e8:	62aa      	str	r2, [r5, #40]	; 0x28
 80005ea:	62eb      	str	r3, [r5, #44]	; 0x2c
 80005ec:	b004      	add	sp, #16
 80005ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80005f2:	f8d2 3218 	ldr.w	r3, [r2, #536]	; 0x218
 80005f6:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80005fa:	bfc4      	itt	gt
 80005fc:	2305      	movgt	r3, #5
 80005fe:	f882 31e8 	strbgt.w	r3, [r2, #488]	; 0x1e8
 8000602:	e7c3      	b.n	800058c <inv_fast_nomot_set_gyro_bias+0x4c>
 8000604:	20000bc0 	.word	0x20000bc0
 8000608:	20000bc8 	.word	0x20000bc8
 800060c:	20000240 	.word	0x20000240

08000610 <inv_set_fast_nomot_compass_threshold>:
 8000610:	4b01      	ldr	r3, [pc, #4]	; (8000618 <inv_set_fast_nomot_compass_threshold+0x8>)
 8000612:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8000616:	4770      	bx	lr
 8000618:	20000240 	.word	0x20000240

0800061c <int_set_fast_nomot_gyro_threshold>:
 800061c:	4b01      	ldr	r3, [pc, #4]	; (8000624 <int_set_fast_nomot_gyro_threshold+0x8>)
 800061e:	e9c3 0106 	strd	r0, r1, [r3, #24]
 8000622:	4770      	bx	lr
 8000624:	20000240 	.word	0x20000240

08000628 <inv_set_fast_nomot_accel_threshold>:
 8000628:	4b01      	ldr	r3, [pc, #4]	; (8000630 <inv_set_fast_nomot_accel_threshold+0x8>)
 800062a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800062e:	4770      	bx	lr
 8000630:	20000240 	.word	0x20000240

08000634 <inv_get_fast_nomot_compass_param>:
 8000634:	4b06      	ldr	r3, [pc, #24]	; (8000650 <inv_get_fast_nomot_compass_param+0x1c>)
 8000636:	b430      	push	{r4, r5}
 8000638:	f503 72e8 	add.w	r2, r3, #464	; 0x1d0
 800063c:	e9d2 4500 	ldrd	r4, r5, [r2]
 8000640:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 8000644:	6003      	str	r3, [r0, #0]
 8000646:	e9c1 4500 	strd	r4, r5, [r1]
 800064a:	bc30      	pop	{r4, r5}
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	20000bc0 	.word	0x20000bc0

08000654 <inv_get_fast_nomot_accel_param>:
 8000654:	4b06      	ldr	r3, [pc, #24]	; (8000670 <inv_get_fast_nomot_accel_param+0x1c>)
 8000656:	b430      	push	{r4, r5}
 8000658:	f503 72ec 	add.w	r2, r3, #472	; 0x1d8
 800065c:	e9d2 4500 	ldrd	r4, r5, [r2]
 8000660:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 8000664:	6003      	str	r3, [r0, #0]
 8000666:	e9c1 4500 	strd	r4, r5, [r1]
 800066a:	bc30      	pop	{r4, r5}
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	20000bc0 	.word	0x20000bc0

08000674 <inv_fast_nomot_store_data>:
 8000674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000678:	b083      	sub	sp, #12
 800067a:	f101 0318 	add.w	r3, r1, #24
 800067e:	f8d1 b078 	ldr.w	fp, [r1, #120]	; 0x78
 8000682:	9301      	str	r3, [sp, #4]
 8000684:	460d      	mov	r5, r1
 8000686:	f101 0c68 	add.w	ip, r1, #104	; 0x68
 800068a:	f101 0a5c 	add.w	sl, r1, #92	; 0x5c
 800068e:	f1bb 0f00 	cmp.w	fp, #0
 8000692:	d037      	beq.n	8000704 <inv_fast_nomot_store_data+0x90>
 8000694:	f9b0 2000 	ldrsh.w	r2, [r0]
 8000698:	f8dc 3014 	ldr.w	r3, [ip, #20]
 800069c:	1ad3      	subs	r3, r2, r3
 800069e:	461e      	mov	r6, r3
 80006a0:	17df      	asrs	r7, r3, #31
 80006a2:	f85a 2f04 	ldr.w	r2, [sl, #4]!
 80006a6:	429a      	cmp	r2, r3
 80006a8:	bfb8      	it	lt
 80006aa:	f8ca 3000 	strlt.w	r3, [sl]
 80006ae:	f85c 2f04 	ldr.w	r2, [ip, #4]!
 80006b2:	429a      	cmp	r2, r3
 80006b4:	bfc8      	it	gt
 80006b6:	f8cc 3000 	strgt.w	r3, [ip]
 80006ba:	f105 0e60 	add.w	lr, r5, #96	; 0x60
 80006be:	462c      	mov	r4, r5
 80006c0:	2201      	movs	r2, #1
 80006c2:	2300      	movs	r3, #0
 80006c4:	fb02 f807 	mul.w	r8, r2, r7
 80006c8:	fb06 8803 	mla	r8, r6, r3, r8
 80006cc:	fba2 2306 	umull	r2, r3, r2, r6
 80006d0:	4443      	add	r3, r8
 80006d2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80006d6:	eb18 0802 	adds.w	r8, r8, r2
 80006da:	eb49 0903 	adc.w	r9, r9, r3
 80006de:	e8e4 8906 	strd	r8, r9, [r4], #24
 80006e2:	4574      	cmp	r4, lr
 80006e4:	d1ee      	bne.n	80006c4 <inv_fast_nomot_store_data+0x50>
 80006e6:	9b01      	ldr	r3, [sp, #4]
 80006e8:	3508      	adds	r5, #8
 80006ea:	429d      	cmp	r5, r3
 80006ec:	f100 0002 	add.w	r0, r0, #2
 80006f0:	d1cd      	bne.n	800068e <inv_fast_nomot_store_data+0x1a>
 80006f2:	f10b 0301 	add.w	r3, fp, #1
 80006f6:	2201      	movs	r2, #1
 80006f8:	678b      	str	r3, [r1, #120]	; 0x78
 80006fa:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
 80006fe:	b003      	add	sp, #12
 8000700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000704:	f9b0 3000 	ldrsh.w	r3, [r0]
 8000708:	f8cc 3014 	str.w	r3, [ip, #20]
 800070c:	2600      	movs	r6, #0
 800070e:	2700      	movs	r7, #0
 8000710:	465b      	mov	r3, fp
 8000712:	e7c6      	b.n	80006a2 <inv_fast_nomot_store_data+0x2e>

08000714 <inv_fast_nomot_store_data_compass>:
 8000714:	6803      	ldr	r3, [r0, #0]
 8000716:	66d3      	str	r3, [r2, #108]	; 0x6c
 8000718:	6843      	ldr	r3, [r0, #4]
 800071a:	6713      	str	r3, [r2, #112]	; 0x70
 800071c:	b4f0      	push	{r4, r5, r6, r7}
 800071e:	6f94      	ldr	r4, [r2, #120]	; 0x78
 8000720:	6883      	ldr	r3, [r0, #8]
 8000722:	6753      	str	r3, [r2, #116]	; 0x74
 8000724:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
 8000728:	b194      	cbz	r4, 8000750 <inv_fast_nomot_store_data_compass+0x3c>
 800072a:	3804      	subs	r0, #4
 800072c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
 8000730:	f102 0768 	add.w	r7, r2, #104	; 0x68
 8000734:	f850 3f04 	ldr.w	r3, [r0, #4]!
 8000738:	6a0e      	ldr	r6, [r1, #32]
 800073a:	f851 5f04 	ldr.w	r5, [r1, #4]!
 800073e:	1b9b      	subs	r3, r3, r6
 8000740:	2b00      	cmp	r3, #0
 8000742:	bfb8      	it	lt
 8000744:	425b      	neglt	r3, r3
 8000746:	42ab      	cmp	r3, r5
 8000748:	bfc8      	it	gt
 800074a:	600b      	strgt	r3, [r1, #0]
 800074c:	42b9      	cmp	r1, r7
 800074e:	d1f1      	bne.n	8000734 <inv_fast_nomot_store_data_compass+0x20>
 8000750:	3401      	adds	r4, #1
 8000752:	2301      	movs	r3, #1
 8000754:	6794      	str	r4, [r2, #120]	; 0x78
 8000756:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800075a:	bcf0      	pop	{r4, r5, r6, r7}
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop

08000760 <inv_fast_nomot_reset_data_compass>:
 8000760:	b430      	push	{r4, r5}
 8000762:	2300      	movs	r3, #0
 8000764:	6ec5      	ldr	r5, [r0, #108]	; 0x6c
 8000766:	6f04      	ldr	r4, [r0, #112]	; 0x70
 8000768:	6f41      	ldr	r1, [r0, #116]	; 0x74
 800076a:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800076e:	67c5      	str	r5, [r0, #124]	; 0x7c
 8000770:	f8c0 4080 	str.w	r4, [r0, #128]	; 0x80
 8000774:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
 8000778:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
 800077c:	6603      	str	r3, [r0, #96]	; 0x60
 800077e:	6643      	str	r3, [r0, #100]	; 0x64
 8000780:	6683      	str	r3, [r0, #104]	; 0x68
 8000782:	6783      	str	r3, [r0, #120]	; 0x78
 8000784:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
 8000788:	bc30      	pop	{r4, r5}
 800078a:	4770      	bx	lr

0800078c <inv_fast_nomot_get_time_elaps>:
 800078c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8000790:	f8d0 008c 	ldr.w	r0, [r0, #140]	; 0x8c
 8000794:	1a10      	subs	r0, r2, r0
 8000796:	4770      	bx	lr

08000798 <inv_fast_nomot_parameter_compass>:
 8000798:	6e01      	ldr	r1, [r0, #96]	; 0x60
 800079a:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800079c:	6e82      	ldr	r2, [r0, #104]	; 0x68
 800079e:	4299      	cmp	r1, r3
 80007a0:	bfb8      	it	lt
 80007a2:	4619      	movlt	r1, r3
 80007a4:	4291      	cmp	r1, r2
 80007a6:	4608      	mov	r0, r1
 80007a8:	bfb8      	it	lt
 80007aa:	4610      	movlt	r0, r2
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop

080007b0 <inv_get_right_shift_by_rounding>:
 80007b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007b2:	4603      	mov	r3, r0
 80007b4:	f1c2 0420 	rsb	r4, r2, #32
 80007b8:	468e      	mov	lr, r1
 80007ba:	f1b2 0720 	subs.w	r7, r2, #32
 80007be:	fa0e fc04 	lsl.w	ip, lr, r4
 80007c2:	fa23 f002 	lsr.w	r0, r3, r2
 80007c6:	f102 35ff 	add.w	r5, r2, #4294967295
 80007ca:	f04f 0601 	mov.w	r6, #1
 80007ce:	bf58      	it	pl
 80007d0:	fa4e f707 	asrpl.w	r7, lr, r7
 80007d4:	fa06 f605 	lsl.w	r6, r6, r5
 80007d8:	ea4c 0000 	orr.w	r0, ip, r0
 80007dc:	f1a4 0520 	sub.w	r5, r4, #32
 80007e0:	bf58      	it	pl
 80007e2:	4338      	orrpl	r0, r7
 80007e4:	fa03 f505 	lsl.w	r5, r3, r5
 80007e8:	f1c4 0720 	rsb	r7, r4, #32
 80007ec:	fa23 f707 	lsr.w	r7, r3, r7
 80007f0:	ea4c 0505 	orr.w	r5, ip, r5
 80007f4:	433d      	orrs	r5, r7
 80007f6:	40a3      	lsls	r3, r4
 80007f8:	f1c4 0720 	rsb	r7, r4, #32
 80007fc:	40e3      	lsrs	r3, r4
 80007fe:	fa05 f707 	lsl.w	r7, r5, r7
 8000802:	3c20      	subs	r4, #32
 8000804:	ea43 0307 	orr.w	r3, r3, r7
 8000808:	bf5c      	itt	pl
 800080a:	fa45 f404 	asrpl.w	r4, r5, r4
 800080e:	4323      	orrpl	r3, r4
 8000810:	429e      	cmp	r6, r3
 8000812:	fa4e f102 	asr.w	r1, lr, r2
 8000816:	db07      	blt.n	8000828 <inv_get_right_shift_by_rounding+0x78>
 8000818:	4276      	negs	r6, r6
 800081a:	42b3      	cmp	r3, r6
 800081c:	da03      	bge.n	8000826 <inv_get_right_shift_by_rounding+0x76>
 800081e:	f110 30ff 	adds.w	r0, r0, #4294967295
 8000822:	f141 31ff 	adc.w	r1, r1, #4294967295
 8000826:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000828:	3001      	adds	r0, #1
 800082a:	f141 0100 	adc.w	r1, r1, #0
 800082e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000830 <inv_reset_min_max_gyro_accel_statistics>:
 8000830:	4a0b      	ldr	r2, [pc, #44]	; (8000860 <inv_reset_min_max_gyro_accel_statistics+0x30>)
 8000832:	4611      	mov	r1, r2
 8000834:	2300      	movs	r3, #0
 8000836:	f841 3b04 	str.w	r3, [r1], #4
 800083a:	3104      	adds	r1, #4
 800083c:	6053      	str	r3, [r2, #4]
 800083e:	f841 3b04 	str.w	r3, [r1], #4
 8000842:	6213      	str	r3, [r2, #32]
 8000844:	600b      	str	r3, [r1, #0]
 8000846:	6253      	str	r3, [r2, #36]	; 0x24
 8000848:	6293      	str	r3, [r2, #40]	; 0x28
 800084a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800084c:	6113      	str	r3, [r2, #16]
 800084e:	6153      	str	r3, [r2, #20]
 8000850:	6193      	str	r3, [r2, #24]
 8000852:	61d3      	str	r3, [r2, #28]
 8000854:	6313      	str	r3, [r2, #48]	; 0x30
 8000856:	6353      	str	r3, [r2, #52]	; 0x34
 8000858:	6393      	str	r3, [r2, #56]	; 0x38
 800085a:	63d3      	str	r3, [r2, #60]	; 0x3c
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	20000de0 	.word	0x20000de0

08000864 <inv_record_max_moment_in_no_motion_gyro>:
 8000864:	4a0b      	ldr	r2, [pc, #44]	; (8000894 <inv_record_max_moment_in_no_motion_gyro+0x30>)
 8000866:	f8d2 3248 	ldr.w	r3, [r2, #584]	; 0x248
 800086a:	b4f0      	push	{r4, r5, r6, r7}
 800086c:	4604      	mov	r4, r0
 800086e:	460d      	mov	r5, r1
 8000870:	b16b      	cbz	r3, 800088e <inv_record_max_moment_in_no_motion_gyro+0x2a>
 8000872:	4611      	mov	r1, r2
 8000874:	e9f1 6790 	ldrd	r6, r7, [r1, #576]!	; 0x240
 8000878:	4286      	cmp	r6, r0
 800087a:	eb77 0005 	sbcs.w	r0, r7, r5
 800087e:	da01      	bge.n	8000884 <inv_record_max_moment_in_no_motion_gyro+0x20>
 8000880:	e9c1 4500 	strd	r4, r5, [r1]
 8000884:	3301      	adds	r3, #1
 8000886:	f8c2 3248 	str.w	r3, [r2, #584]	; 0x248
 800088a:	bcf0      	pop	{r4, r5, r6, r7}
 800088c:	4770      	bx	lr
 800088e:	f502 7110 	add.w	r1, r2, #576	; 0x240
 8000892:	e7f5      	b.n	8000880 <inv_record_max_moment_in_no_motion_gyro+0x1c>
 8000894:	20000bc0 	.word	0x20000bc0

08000898 <inv_record_max_moment_in_no_motion_accel>:
 8000898:	4a0b      	ldr	r2, [pc, #44]	; (80008c8 <inv_record_max_moment_in_no_motion_accel+0x30>)
 800089a:	f8d2 3258 	ldr.w	r3, [r2, #600]	; 0x258
 800089e:	b4f0      	push	{r4, r5, r6, r7}
 80008a0:	4604      	mov	r4, r0
 80008a2:	460d      	mov	r5, r1
 80008a4:	b16b      	cbz	r3, 80008c2 <inv_record_max_moment_in_no_motion_accel+0x2a>
 80008a6:	4611      	mov	r1, r2
 80008a8:	e9f1 6794 	ldrd	r6, r7, [r1, #592]!	; 0x250
 80008ac:	4286      	cmp	r6, r0
 80008ae:	eb77 0005 	sbcs.w	r0, r7, r5
 80008b2:	da01      	bge.n	80008b8 <inv_record_max_moment_in_no_motion_accel+0x20>
 80008b4:	e9c1 4500 	strd	r4, r5, [r1]
 80008b8:	3301      	adds	r3, #1
 80008ba:	f8c2 3258 	str.w	r3, [r2, #600]	; 0x258
 80008be:	bcf0      	pop	{r4, r5, r6, r7}
 80008c0:	4770      	bx	lr
 80008c2:	f502 7114 	add.w	r1, r2, #592	; 0x250
 80008c6:	e7f5      	b.n	80008b4 <inv_record_max_moment_in_no_motion_accel+0x1c>
 80008c8:	20000bc0 	.word	0x20000bc0

080008cc <inv_record_min_moment_in_motion_gyro>:
 80008cc:	4a0b      	ldr	r2, [pc, #44]	; (80008fc <inv_record_min_moment_in_motion_gyro+0x30>)
 80008ce:	f8d2 3228 	ldr.w	r3, [r2, #552]	; 0x228
 80008d2:	b4f0      	push	{r4, r5, r6, r7}
 80008d4:	4604      	mov	r4, r0
 80008d6:	460d      	mov	r5, r1
 80008d8:	b16b      	cbz	r3, 80008f6 <inv_record_min_moment_in_motion_gyro+0x2a>
 80008da:	4611      	mov	r1, r2
 80008dc:	e9f1 6788 	ldrd	r6, r7, [r1, #544]!	; 0x220
 80008e0:	42b0      	cmp	r0, r6
 80008e2:	eb75 0007 	sbcs.w	r0, r5, r7
 80008e6:	da01      	bge.n	80008ec <inv_record_min_moment_in_motion_gyro+0x20>
 80008e8:	e9c1 4500 	strd	r4, r5, [r1]
 80008ec:	3301      	adds	r3, #1
 80008ee:	f8c2 3228 	str.w	r3, [r2, #552]	; 0x228
 80008f2:	bcf0      	pop	{r4, r5, r6, r7}
 80008f4:	4770      	bx	lr
 80008f6:	f502 7108 	add.w	r1, r2, #544	; 0x220
 80008fa:	e7f5      	b.n	80008e8 <inv_record_min_moment_in_motion_gyro+0x1c>
 80008fc:	20000bc0 	.word	0x20000bc0

08000900 <inv_record_min_moment_in_motion_accel>:
 8000900:	4a0b      	ldr	r2, [pc, #44]	; (8000930 <inv_record_min_moment_in_motion_accel+0x30>)
 8000902:	f8d2 3238 	ldr.w	r3, [r2, #568]	; 0x238
 8000906:	b4f0      	push	{r4, r5, r6, r7}
 8000908:	4604      	mov	r4, r0
 800090a:	460d      	mov	r5, r1
 800090c:	b16b      	cbz	r3, 800092a <inv_record_min_moment_in_motion_accel+0x2a>
 800090e:	4611      	mov	r1, r2
 8000910:	e9f1 678c 	ldrd	r6, r7, [r1, #560]!	; 0x230
 8000914:	42b0      	cmp	r0, r6
 8000916:	eb75 0007 	sbcs.w	r0, r5, r7
 800091a:	da01      	bge.n	8000920 <inv_record_min_moment_in_motion_accel+0x20>
 800091c:	e9c1 4500 	strd	r4, r5, [r1]
 8000920:	3301      	adds	r3, #1
 8000922:	f8c2 3238 	str.w	r3, [r2, #568]	; 0x238
 8000926:	bcf0      	pop	{r4, r5, r6, r7}
 8000928:	4770      	bx	lr
 800092a:	f502 710c 	add.w	r1, r2, #560	; 0x230
 800092e:	e7f5      	b.n	800091c <inv_record_min_moment_in_motion_accel+0x1c>
 8000930:	20000bc0 	.word	0x20000bc0

08000934 <inv_detect_motion_by_gyro_accel>:
 8000934:	e92d 4df0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, lr}
 8000938:	f8df 8130 	ldr.w	r8, [pc, #304]	; 8000a6c <inv_detect_motion_by_gyro_accel+0x138>
 800093c:	4e4a      	ldr	r6, [pc, #296]	; (8000a68 <inv_detect_motion_by_gyro_accel+0x134>)
 800093e:	f8d8 2068 	ldr.w	r2, [r8, #104]	; 0x68
 8000942:	f8d8 507c 	ldr.w	r5, [r8, #124]	; 0x7c
 8000946:	6bf4      	ldr	r4, [r6, #60]	; 0x3c
 8000948:	f108 016c 	add.w	r1, r8, #108	; 0x6c
 800094c:	c98a      	ldmia	r1, {r1, r3, r7}
 800094e:	1bd2      	subs	r2, r2, r7
 8000950:	f8d8 7078 	ldr.w	r7, [r8, #120]	; 0x78
 8000954:	1bc9      	subs	r1, r1, r7
 8000956:	4291      	cmp	r1, r2
 8000958:	eba3 0505 	sub.w	r5, r3, r5
 800095c:	bfb8      	it	lt
 800095e:	4611      	movlt	r1, r2
 8000960:	42a9      	cmp	r1, r5
 8000962:	460b      	mov	r3, r1
 8000964:	bfb8      	it	lt
 8000966:	462b      	movlt	r3, r5
 8000968:	429c      	cmp	r4, r3
 800096a:	db56      	blt.n	8000a1a <inv_detect_motion_by_gyro_accel+0xe6>
 800096c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800096e:	05dc      	lsls	r4, r3, #23
 8000970:	d402      	bmi.n	8000978 <inv_detect_motion_by_gyro_accel+0x44>
 8000972:	2002      	movs	r0, #2
 8000974:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
 8000978:	f8d8 3080 	ldr.w	r3, [r8, #128]	; 0x80
 800097c:	f8d8 2000 	ldr.w	r2, [r8]
 8000980:	4293      	cmp	r3, r2
 8000982:	dbf6      	blt.n	8000972 <inv_detect_motion_by_gyro_accel+0x3e>
 8000984:	6f41      	ldr	r1, [r0, #116]	; 0x74
 8000986:	05c9      	lsls	r1, r1, #23
 8000988:	d54c      	bpl.n	8000a24 <inv_detect_motion_by_gyro_accel+0xf0>
 800098a:	f8d8 31b0 	ldr.w	r3, [r8, #432]	; 0x1b0
 800098e:	429a      	cmp	r2, r3
 8000990:	dcef      	bgt.n	8000972 <inv_detect_motion_by_gyro_accel+0x3e>
 8000992:	2b00      	cmp	r3, #0
 8000994:	d156      	bne.n	8000a44 <inv_detect_motion_by_gyro_accel+0x110>
 8000996:	2400      	movs	r4, #0
 8000998:	2500      	movs	r5, #0
 800099a:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 800099e:	4933      	ldr	r1, [pc, #204]	; (8000a6c <inv_detect_motion_by_gyro_accel+0x138>)
 80009a0:	42a2      	cmp	r2, r4
 80009a2:	f501 70ec 	add.w	r0, r1, #472	; 0x1d8
 80009a6:	41ab      	sbcs	r3, r5
 80009a8:	e9c0 4500 	strd	r4, r5, [r0]
 80009ac:	da48      	bge.n	8000a40 <inv_detect_motion_by_gyro_accel+0x10c>
 80009ae:	f8d1 3238 	ldr.w	r3, [r1, #568]	; 0x238
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d14f      	bne.n	8000a56 <inv_detect_motion_by_gyro_accel+0x122>
 80009b6:	f501 710c 	add.w	r1, r1, #560	; 0x230
 80009ba:	e9c1 4500 	strd	r4, r5, [r1]
 80009be:	3301      	adds	r3, #1
 80009c0:	f8c8 3238 	str.w	r3, [r8, #568]	; 0x238
 80009c4:	2400      	movs	r4, #0
 80009c6:	2100      	movs	r1, #0
 80009c8:	2298      	movs	r2, #152	; 0x98
 80009ca:	4829      	ldr	r0, [pc, #164]	; (8000a70 <inv_detect_motion_by_gyro_accel+0x13c>)
 80009cc:	f00c fa20 	bl	800ce10 <memset>
 80009d0:	2004      	movs	r0, #4
 80009d2:	f7ff fcd3 	bl	800037c <inv_init_maxmin>
 80009d6:	f8d8 3080 	ldr.w	r3, [r8, #128]	; 0x80
 80009da:	b333      	cbz	r3, 8000a2a <inv_detect_motion_by_gyro_accel+0xf6>
 80009dc:	4825      	ldr	r0, [pc, #148]	; (8000a74 <inv_detect_motion_by_gyro_accel+0x140>)
 80009de:	f7ff fbff 	bl	80001e0 <inv_fast_nomot_parameter.part.3>
 80009e2:	e9d6 6706 	ldrd	r6, r7, [r6, #24]
 80009e6:	4b21      	ldr	r3, [pc, #132]	; (8000a6c <inv_detect_motion_by_gyro_accel+0x138>)
 80009e8:	4286      	cmp	r6, r0
 80009ea:	f503 72f8 	add.w	r2, r3, #496	; 0x1f0
 80009ee:	e9c2 0100 	strd	r0, r1, [r2]
 80009f2:	eb77 0201 	sbcs.w	r2, r7, r1
 80009f6:	da1b      	bge.n	8000a30 <inv_detect_motion_by_gyro_accel+0xfc>
 80009f8:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
 80009fc:	b1da      	cbz	r2, 8000a36 <inv_detect_motion_by_gyro_accel+0x102>
 80009fe:	e9f3 4588 	ldrd	r4, r5, [r3, #544]!	; 0x220
 8000a02:	42a0      	cmp	r0, r4
 8000a04:	eb71 0405 	sbcs.w	r4, r1, r5
 8000a08:	da01      	bge.n	8000a0e <inv_detect_motion_by_gyro_accel+0xda>
 8000a0a:	e9c3 0100 	strd	r0, r1, [r3]
 8000a0e:	3201      	adds	r2, #1
 8000a10:	f8c8 2228 	str.w	r2, [r8, #552]	; 0x228
 8000a14:	2000      	movs	r0, #0
 8000a16:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
 8000a1a:	f7ff fce5 	bl	80003e8 <inv_reset_packet>
 8000a1e:	2000      	movs	r0, #0
 8000a20:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
 8000a24:	2401      	movs	r4, #1
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d1d8      	bne.n	80009dc <inv_detect_motion_by_gyro_accel+0xa8>
 8000a2a:	2000      	movs	r0, #0
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	e7d8      	b.n	80009e2 <inv_detect_motion_by_gyro_accel+0xae>
 8000a30:	4620      	mov	r0, r4
 8000a32:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
 8000a36:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8000a3a:	e9c3 0100 	strd	r0, r1, [r3]
 8000a3e:	e7e6      	b.n	8000a0e <inv_detect_motion_by_gyro_accel+0xda>
 8000a40:	2401      	movs	r4, #1
 8000a42:	e7c0      	b.n	80009c6 <inv_detect_motion_by_gyro_accel+0x92>
 8000a44:	f508 709c 	add.w	r0, r8, #312	; 0x138
 8000a48:	f7ff fbca 	bl	80001e0 <inv_fast_nomot_parameter.part.3>
 8000a4c:	0d04      	lsrs	r4, r0, #20
 8000a4e:	ea44 3401 	orr.w	r4, r4, r1, lsl #12
 8000a52:	150d      	asrs	r5, r1, #20
 8000a54:	e7a1      	b.n	800099a <inv_detect_motion_by_gyro_accel+0x66>
 8000a56:	e9f1 ab8c 	ldrd	sl, fp, [r1, #560]!	; 0x230
 8000a5a:	4554      	cmp	r4, sl
 8000a5c:	eb75 020b 	sbcs.w	r2, r5, fp
 8000a60:	daad      	bge.n	80009be <inv_detect_motion_by_gyro_accel+0x8a>
 8000a62:	e9c1 4500 	strd	r4, r5, [r1]
 8000a66:	e7aa      	b.n	80009be <inv_detect_motion_by_gyro_accel+0x8a>
 8000a68:	20000240 	.word	0x20000240
 8000a6c:	20000bc0 	.word	0x20000bc0
 8000a70:	20000cf8 	.word	0x20000cf8
 8000a74:	20000bc8 	.word	0x20000bc8

08000a78 <inv_sensor_data_preprocess>:
 8000a78:	b530      	push	{r4, r5, lr}
 8000a7a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000a7c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000a80:	2bc0      	cmp	r3, #192	; 0xc0
 8000a82:	b085      	sub	sp, #20
 8000a84:	4604      	mov	r4, r0
 8000a86:	d03b      	beq.n	8000b00 <inv_sensor_data_preprocess+0x88>
 8000a88:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8000a8a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000a8e:	2bc0      	cmp	r3, #192	; 0xc0
 8000a90:	d030      	beq.n	8000af4 <inv_sensor_data_preprocess+0x7c>
 8000a92:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8000a96:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
 8000a9a:	2ac0      	cmp	r2, #192	; 0xc0
 8000a9c:	d019      	beq.n	8000ad2 <inv_sensor_data_preprocess+0x5a>
 8000a9e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8000aa2:	2b60      	cmp	r3, #96	; 0x60
 8000aa4:	d001      	beq.n	8000aaa <inv_sensor_data_preprocess+0x32>
 8000aa6:	b005      	add	sp, #20
 8000aa8:	bd30      	pop	{r4, r5, pc}
 8000aaa:	f8d4 50a0 	ldr.w	r5, [r4, #160]	; 0xa0
 8000aae:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 8000ab2:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
 8000ab6:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
 8000aba:	4a14      	ldr	r2, [pc, #80]	; (8000b0c <inv_sensor_data_preprocess+0x94>)
 8000abc:	1384      	asrs	r4, r0, #14
 8000abe:	139b      	asrs	r3, r3, #14
 8000ac0:	13ad      	asrs	r5, r5, #14
 8000ac2:	a801      	add	r0, sp, #4
 8000ac4:	9501      	str	r5, [sp, #4]
 8000ac6:	9402      	str	r4, [sp, #8]
 8000ac8:	9303      	str	r3, [sp, #12]
 8000aca:	f7ff fe23 	bl	8000714 <inv_fast_nomot_store_data_compass>
 8000ace:	b005      	add	sp, #20
 8000ad0:	bd30      	pop	{r4, r5, pc}
 8000ad2:	f9b4 008c 	ldrsh.w	r0, [r4, #140]	; 0x8c
 8000ad6:	f9b4 508e 	ldrsh.w	r5, [r4, #142]	; 0x8e
 8000ada:	f9b4 3090 	ldrsh.w	r3, [r4, #144]	; 0x90
 8000ade:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
 8000ae2:	9001      	str	r0, [sp, #4]
 8000ae4:	4a09      	ldr	r2, [pc, #36]	; (8000b0c <inv_sensor_data_preprocess+0x94>)
 8000ae6:	9502      	str	r5, [sp, #8]
 8000ae8:	a801      	add	r0, sp, #4
 8000aea:	9303      	str	r3, [sp, #12]
 8000aec:	f7ff fe12 	bl	8000714 <inv_fast_nomot_store_data_compass>
 8000af0:	b005      	add	sp, #20
 8000af2:	bd30      	pop	{r4, r5, pc}
 8000af4:	f104 0048 	add.w	r0, r4, #72	; 0x48
 8000af8:	4905      	ldr	r1, [pc, #20]	; (8000b10 <inv_sensor_data_preprocess+0x98>)
 8000afa:	f7ff fdbb 	bl	8000674 <inv_fast_nomot_store_data>
 8000afe:	e7c8      	b.n	8000a92 <inv_sensor_data_preprocess+0x1a>
 8000b00:	3004      	adds	r0, #4
 8000b02:	4904      	ldr	r1, [pc, #16]	; (8000b14 <inv_sensor_data_preprocess+0x9c>)
 8000b04:	f7ff fdb6 	bl	8000674 <inv_fast_nomot_store_data>
 8000b08:	e7be      	b.n	8000a88 <inv_sensor_data_preprocess+0x10>
 8000b0a:	bf00      	nop
 8000b0c:	20000c60 	.word	0x20000c60
 8000b10:	20000cf8 	.word	0x20000cf8
 8000b14:	20000bc8 	.word	0x20000bc8

08000b18 <inv_generate_fast_nomot>:
 8000b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000b1c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000b1e:	05d9      	lsls	r1, r3, #23
 8000b20:	f140 8087 	bpl.w	8000c32 <inv_generate_fast_nomot+0x11a>
 8000b24:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8000b26:	f002 0250 	and.w	r2, r2, #80	; 0x50
 8000b2a:	2a40      	cmp	r2, #64	; 0x40
 8000b2c:	4604      	mov	r4, r0
 8000b2e:	f000 8083 	beq.w	8000c38 <inv_generate_fast_nomot+0x120>
 8000b32:	f8d0 20b8 	ldr.w	r2, [r0, #184]	; 0xb8
 8000b36:	f002 0250 	and.w	r2, r2, #80	; 0x50
 8000b3a:	2a40      	cmp	r2, #64	; 0x40
 8000b3c:	d07c      	beq.n	8000c38 <inv_generate_fast_nomot+0x120>
 8000b3e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000b42:	2b40      	cmp	r3, #64	; 0x40
 8000b44:	d078      	beq.n	8000c38 <inv_generate_fast_nomot+0x120>
 8000b46:	4dc2      	ldr	r5, [pc, #776]	; (8000e50 <inv_generate_fast_nomot+0x338>)
 8000b48:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000b4a:	f8d5 1208 	ldr.w	r1, [r5, #520]	; 0x208
 8000b4e:	4ac0      	ldr	r2, [pc, #768]	; (8000e50 <inv_generate_fast_nomot+0x338>)
 8000b50:	4299      	cmp	r1, r3
 8000b52:	d019      	beq.n	8000b88 <inv_generate_fast_nomot+0x70>
 8000b54:	2b09      	cmp	r3, #9
 8000b56:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
 8000b5a:	4ebe      	ldr	r6, [pc, #760]	; (8000e54 <inv_generate_fast_nomot+0x33c>)
 8000b5c:	f340 812c 	ble.w	8000db8 <inv_generate_fast_nomot+0x2a0>
 8000b60:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8000b62:	6bb7      	ldr	r7, [r6, #56]	; 0x38
 8000b64:	6b30      	ldr	r0, [r6, #48]	; 0x30
 8000b66:	f8c2 320c 	str.w	r3, [r2, #524]	; 0x20c
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	f8c2 7214 	str.w	r7, [r2, #532]	; 0x214
 8000b70:	6010      	str	r0, [r2, #0]
 8000b72:	2219      	movs	r2, #25
 8000b74:	408a      	lsls	r2, r1
 8000b76:	f1c3 0310 	rsb	r3, r3, #16
 8000b7a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b7e:	f8c5 3210 	str.w	r3, [r5, #528]	; 0x210
 8000b82:	63f2      	str	r2, [r6, #60]	; 0x3c
 8000b84:	f8c5 1218 	str.w	r1, [r5, #536]	; 0x218
 8000b88:	4620      	mov	r0, r4
 8000b8a:	f7ff ff75 	bl	8000a78 <inv_sensor_data_preprocess>
 8000b8e:	f895 31e8 	ldrb.w	r3, [r5, #488]	; 0x1e8
 8000b92:	2b06      	cmp	r3, #6
 8000b94:	d84d      	bhi.n	8000c32 <inv_generate_fast_nomot+0x11a>
 8000b96:	e8df f013 	tbh	[pc, r3, lsl #1]
 8000b9a:	00fc      	.short	0x00fc
 8000b9c:	00c700d0 	.word	0x00c700d0
 8000ba0:	009f0007 	.word	0x009f0007
 8000ba4:	0058007b 	.word	0x0058007b
 8000ba8:	4620      	mov	r0, r4
 8000baa:	f7ff fec3 	bl	8000934 <inv_detect_motion_by_gyro_accel>
 8000bae:	2800      	cmp	r0, #0
 8000bb0:	f000 80fe 	beq.w	8000db0 <inv_generate_fast_nomot+0x298>
 8000bb4:	2801      	cmp	r0, #1
 8000bb6:	d13c      	bne.n	8000c32 <inv_generate_fast_nomot+0x11a>
 8000bb8:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8000bbc:	05da      	lsls	r2, r3, #23
 8000bbe:	f140 813a 	bpl.w	8000e36 <inv_generate_fast_nomot+0x31e>
 8000bc2:	f8d5 0100 	ldr.w	r0, [r5, #256]	; 0x100
 8000bc6:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
 8000bca:	f8d5 1108 	ldr.w	r1, [r5, #264]	; 0x108
 8000bce:	4fa1      	ldr	r7, [pc, #644]	; (8000e54 <inv_generate_fast_nomot+0x33c>)
 8000bd0:	4e9f      	ldr	r6, [pc, #636]	; (8000e50 <inv_generate_fast_nomot+0x338>)
 8000bd2:	4298      	cmp	r0, r3
 8000bd4:	bfb8      	it	lt
 8000bd6:	4618      	movlt	r0, r3
 8000bd8:	4281      	cmp	r1, r0
 8000bda:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000bde:	bfb8      	it	lt
 8000be0:	4601      	movlt	r1, r0
 8000be2:	4608      	mov	r0, r1
 8000be4:	4282      	cmp	r2, r0
 8000be6:	ea4f 71e1 	mov.w	r1, r1, asr #31
 8000bea:	f506 7ee8 	add.w	lr, r6, #464	; 0x1d0
 8000bee:	418b      	sbcs	r3, r1
 8000bf0:	e9ce 0100 	strd	r0, r1, [lr]
 8000bf4:	f280 8116 	bge.w	8000e24 <inv_generate_fast_nomot+0x30c>
 8000bf8:	2305      	movs	r3, #5
 8000bfa:	f886 31e8 	strb.w	r3, [r6, #488]	; 0x1e8
 8000bfe:	4b96      	ldr	r3, [pc, #600]	; (8000e58 <inv_generate_fast_nomot+0x340>)
 8000c00:	f8d5 2258 	ldr.w	r2, [r5, #600]	; 0x258
 8000c04:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000c08:	2a00      	cmp	r2, #0
 8000c0a:	f040 80fb 	bne.w	8000e04 <inv_generate_fast_nomot+0x2ec>
 8000c0e:	e9c3 011e 	strd	r0, r1, [r3, #120]	; 0x78
 8000c12:	4992      	ldr	r1, [pc, #584]	; (8000e5c <inv_generate_fast_nomot+0x344>)
 8000c14:	f8d5 3248 	ldr.w	r3, [r5, #584]	; 0x248
 8000c18:	3201      	adds	r2, #1
 8000c1a:	f8c5 2258 	str.w	r2, [r5, #600]	; 0x258
 8000c1e:	e9d1 6700 	ldrd	r6, r7, [r1]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 80e4 	bne.w	8000df0 <inv_generate_fast_nomot+0x2d8>
 8000c28:	e9c1 6714 	strd	r6, r7, [r1, #80]	; 0x50
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	f8c5 3248 	str.w	r3, [r5, #584]	; 0x248
 8000c32:	2000      	movs	r0, #0
 8000c34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000c38:	4d85      	ldr	r5, [pc, #532]	; (8000e50 <inv_generate_fast_nomot+0x338>)
 8000c3a:	f7ff fbd5 	bl	80003e8 <inv_reset_packet>
 8000c3e:	2300      	movs	r3, #0
 8000c40:	f8c5 31e0 	str.w	r3, [r5, #480]	; 0x1e0
 8000c44:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8000c48:	e77e      	b.n	8000b48 <inv_generate_fast_nomot+0x30>
 8000c4a:	4620      	mov	r0, r4
 8000c4c:	f7ff fe72 	bl	8000934 <inv_detect_motion_by_gyro_accel>
 8000c50:	2801      	cmp	r0, #1
 8000c52:	4604      	mov	r4, r0
 8000c54:	f000 80c8 	beq.w	8000de8 <inv_generate_fast_nomot+0x2d0>
 8000c58:	2800      	cmp	r0, #0
 8000c5a:	d1ea      	bne.n	8000c32 <inv_generate_fast_nomot+0x11a>
 8000c5c:	f7ff fbc4 	bl	80003e8 <inv_reset_packet>
 8000c60:	f505 7086 	add.w	r0, r5, #268	; 0x10c
 8000c64:	c807      	ldmia	r0, {r0, r1, r2}
 8000c66:	f8d5 3128 	ldr.w	r3, [r5, #296]	; 0x128
 8000c6a:	f8c5 4100 	str.w	r4, [r5, #256]	; 0x100
 8000c6e:	f8c5 4104 	str.w	r4, [r5, #260]	; 0x104
 8000c72:	f8c5 4108 	str.w	r4, [r5, #264]	; 0x108
 8000c76:	f8c5 4118 	str.w	r4, [r5, #280]	; 0x118
 8000c7a:	f8c5 4130 	str.w	r4, [r5, #304]	; 0x130
 8000c7e:	f8c5 011c 	str.w	r0, [r5, #284]	; 0x11c
 8000c82:	f8c5 1120 	str.w	r1, [r5, #288]	; 0x120
 8000c86:	f8c5 2124 	str.w	r2, [r5, #292]	; 0x124
 8000c8a:	f8c5 312c 	str.w	r3, [r5, #300]	; 0x12c
 8000c8e:	e7d0      	b.n	8000c32 <inv_generate_fast_nomot+0x11a>
 8000c90:	2306      	movs	r3, #6
 8000c92:	2001      	movs	r0, #1
 8000c94:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8000c98:	f00b fdae 	bl	800c7f8 <inv_set_motion_state>
 8000c9c:	f7ff fba4 	bl	80003e8 <inv_reset_packet>
 8000ca0:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
 8000ca4:	f8d5 0110 	ldr.w	r0, [r5, #272]	; 0x110
 8000ca8:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
 8000cac:	f8d5 2128 	ldr.w	r2, [r5, #296]	; 0x128
 8000cb0:	f8c5 311c 	str.w	r3, [r5, #284]	; 0x11c
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 8000cba:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
 8000cbe:	f8c5 3108 	str.w	r3, [r5, #264]	; 0x108
 8000cc2:	f8c5 3118 	str.w	r3, [r5, #280]	; 0x118
 8000cc6:	f8c5 3130 	str.w	r3, [r5, #304]	; 0x130
 8000cca:	f8c5 0120 	str.w	r0, [r5, #288]	; 0x120
 8000cce:	f8c5 1124 	str.w	r1, [r5, #292]	; 0x124
 8000cd2:	f8c5 212c 	str.w	r2, [r5, #300]	; 0x12c
 8000cd6:	e7ac      	b.n	8000c32 <inv_generate_fast_nomot+0x11a>
 8000cd8:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8000cdc:	05db      	lsls	r3, r3, #23
 8000cde:	d518      	bpl.n	8000d12 <inv_generate_fast_nomot+0x1fa>
 8000ce0:	f8d5 2104 	ldr.w	r2, [r5, #260]	; 0x104
 8000ce4:	f8d5 0100 	ldr.w	r0, [r5, #256]	; 0x100
 8000ce8:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8000cec:	4959      	ldr	r1, [pc, #356]	; (8000e54 <inv_generate_fast_nomot+0x33c>)
 8000cee:	4e5c      	ldr	r6, [pc, #368]	; (8000e60 <inv_generate_fast_nomot+0x348>)
 8000cf0:	4282      	cmp	r2, r0
 8000cf2:	bfb8      	it	lt
 8000cf4:	4602      	movlt	r2, r0
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	e9d1 0102 	ldrd	r0, r1, [r1, #8]
 8000cfc:	bfb8      	it	lt
 8000cfe:	4613      	movlt	r3, r2
 8000d00:	461a      	mov	r2, r3
 8000d02:	4290      	cmp	r0, r2
 8000d04:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8000d08:	e9c6 2300 	strd	r2, r3, [r6]
 8000d0c:	eb71 0303 	sbcs.w	r3, r1, r3
 8000d10:	db4e      	blt.n	8000db0 <inv_generate_fast_nomot+0x298>
 8000d12:	4620      	mov	r0, r4
 8000d14:	f7ff fe0e 	bl	8000934 <inv_detect_motion_by_gyro_accel>
 8000d18:	2800      	cmp	r0, #0
 8000d1a:	d049      	beq.n	8000db0 <inv_generate_fast_nomot+0x298>
 8000d1c:	2801      	cmp	r0, #1
 8000d1e:	d188      	bne.n	8000c32 <inv_generate_fast_nomot+0x11a>
 8000d20:	4620      	mov	r0, r4
 8000d22:	f7ff fc0d 	bl	8000540 <inv_fast_nomot_set_gyro_bias>
 8000d26:	e76a      	b.n	8000bfe <inv_generate_fast_nomot+0xe6>
 8000d28:	2303      	movs	r3, #3
 8000d2a:	4620      	mov	r0, r4
 8000d2c:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8000d30:	f7ff fc06 	bl	8000540 <inv_fast_nomot_set_gyro_bias>
 8000d34:	f7ff fb58 	bl	80003e8 <inv_reset_packet>
 8000d38:	e77b      	b.n	8000c32 <inv_generate_fast_nomot+0x11a>
 8000d3a:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8000d3e:	4e44      	ldr	r6, [pc, #272]	; (8000e50 <inv_generate_fast_nomot+0x338>)
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	f47f af76 	bne.w	8000c32 <inv_generate_fast_nomot+0x11a>
 8000d46:	4620      	mov	r0, r4
 8000d48:	f7ff fdf4 	bl	8000934 <inv_detect_motion_by_gyro_accel>
 8000d4c:	2800      	cmp	r0, #0
 8000d4e:	d163      	bne.n	8000e18 <inv_generate_fast_nomot+0x300>
 8000d50:	2305      	movs	r3, #5
 8000d52:	f886 31e8 	strb.w	r3, [r6, #488]	; 0x1e8
 8000d56:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
 8000d5a:	f8d5 0110 	ldr.w	r0, [r5, #272]	; 0x110
 8000d5e:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
 8000d62:	f8d5 2128 	ldr.w	r2, [r5, #296]	; 0x128
 8000d66:	f8c5 311c 	str.w	r3, [r5, #284]	; 0x11c
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 8000d70:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
 8000d74:	f8c5 3108 	str.w	r3, [r5, #264]	; 0x108
 8000d78:	f8c5 3118 	str.w	r3, [r5, #280]	; 0x118
 8000d7c:	f8c5 3130 	str.w	r3, [r5, #304]	; 0x130
 8000d80:	f8c5 0120 	str.w	r0, [r5, #288]	; 0x120
 8000d84:	f8c5 1124 	str.w	r1, [r5, #292]	; 0x124
 8000d88:	f8c5 212c 	str.w	r2, [r5, #300]	; 0x12c
 8000d8c:	f7ff fd50 	bl	8000830 <inv_reset_min_max_gyro_accel_statistics>
 8000d90:	e74f      	b.n	8000c32 <inv_generate_fast_nomot+0x11a>
 8000d92:	f8d5 31e0 	ldr.w	r3, [r5, #480]	; 0x1e0
 8000d96:	4c2e      	ldr	r4, [pc, #184]	; (8000e50 <inv_generate_fast_nomot+0x338>)
 8000d98:	1c5a      	adds	r2, r3, #1
 8000d9a:	2b09      	cmp	r3, #9
 8000d9c:	f8c5 21e0 	str.w	r2, [r5, #480]	; 0x1e0
 8000da0:	f77f af47 	ble.w	8000c32 <inv_generate_fast_nomot+0x11a>
 8000da4:	f7ff fb20 	bl	80003e8 <inv_reset_packet>
 8000da8:	2301      	movs	r3, #1
 8000daa:	f884 31e8 	strb.w	r3, [r4, #488]	; 0x1e8
 8000dae:	e740      	b.n	8000c32 <inv_generate_fast_nomot+0x11a>
 8000db0:	2305      	movs	r3, #5
 8000db2:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8000db6:	e73c      	b.n	8000c32 <inv_generate_fast_nomot+0x11a>
 8000db8:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8000dba:	6b71      	ldr	r1, [r6, #52]	; 0x34
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	ee07 3a90 	vmov	s15, r3
 8000dc2:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8000dc6:	3101      	adds	r1, #1
 8000dc8:	eef1 7ac0 	vsqrt.f32	s15, s0
 8000dcc:	6013      	str	r3, [r2, #0]
 8000dce:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
 8000dd2:	eef4 7a67 	vcmp.f32	s15, s15
 8000dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dda:	d133      	bne.n	8000e44 <inv_generate_fast_nomot+0x32c>
 8000ddc:	edc5 7a85 	vstr	s15, [r5, #532]	; 0x214
 8000de0:	f8d5 320c 	ldr.w	r3, [r5, #524]	; 0x20c
 8000de4:	6b71      	ldr	r1, [r6, #52]	; 0x34
 8000de6:	e6c4      	b.n	8000b72 <inv_generate_fast_nomot+0x5a>
 8000de8:	2302      	movs	r3, #2
 8000dea:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8000dee:	e720      	b.n	8000c32 <inv_generate_fast_nomot+0x11a>
 8000df0:	e9f1 8914 	ldrd	r8, r9, [r1, #80]!	; 0x50
 8000df4:	45b0      	cmp	r8, r6
 8000df6:	eb79 0207 	sbcs.w	r2, r9, r7
 8000dfa:	f6bf af17 	bge.w	8000c2c <inv_generate_fast_nomot+0x114>
 8000dfe:	e9c1 6700 	strd	r6, r7, [r1]
 8000e02:	e713      	b.n	8000c2c <inv_generate_fast_nomot+0x114>
 8000e04:	e9f3 671e 	ldrd	r6, r7, [r3, #120]!	; 0x78
 8000e08:	4286      	cmp	r6, r0
 8000e0a:	eb77 0401 	sbcs.w	r4, r7, r1
 8000e0e:	f6bf af00 	bge.w	8000c12 <inv_generate_fast_nomot+0xfa>
 8000e12:	e9c3 0100 	strd	r0, r1, [r3]
 8000e16:	e6fc      	b.n	8000c12 <inv_generate_fast_nomot+0xfa>
 8000e18:	2801      	cmp	r0, #1
 8000e1a:	bf04      	itt	eq
 8000e1c:	2302      	moveq	r3, #2
 8000e1e:	f886 31e8 	strbeq.w	r3, [r6, #488]	; 0x1e8
 8000e22:	e798      	b.n	8000d56 <inv_generate_fast_nomot+0x23e>
 8000e24:	f8d6 3128 	ldr.w	r3, [r6, #296]	; 0x128
 8000e28:	f8d6 112c 	ldr.w	r1, [r6, #300]	; 0x12c
 8000e2c:	6a3a      	ldr	r2, [r7, #32]
 8000e2e:	1a5b      	subs	r3, r3, r1
 8000e30:	4293      	cmp	r3, r2
 8000e32:	f4ff aee4 	bcc.w	8000bfe <inv_generate_fast_nomot+0xe6>
 8000e36:	2304      	movs	r3, #4
 8000e38:	4620      	mov	r0, r4
 8000e3a:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8000e3e:	f7ff fb7f 	bl	8000540 <inv_fast_nomot_set_gyro_bias>
 8000e42:	e6dc      	b.n	8000bfe <inv_generate_fast_nomot+0xe6>
 8000e44:	f00f f9a6 	bl	8010194 <sqrtf>
 8000e48:	eef0 7a40 	vmov.f32	s15, s0
 8000e4c:	e7c6      	b.n	8000ddc <inv_generate_fast_nomot+0x2c4>
 8000e4e:	bf00      	nop
 8000e50:	20000bc0 	.word	0x20000bc0
 8000e54:	20000240 	.word	0x20000240
 8000e58:	20000d98 	.word	0x20000d98
 8000e5c:	20000db0 	.word	0x20000db0
 8000e60:	20000d90 	.word	0x20000d90

08000e64 <inv_set_default_number_of_samples>:
 8000e64:	b510      	push	{r4, lr}
 8000e66:	2300      	movs	r3, #0
 8000e68:	1040      	asrs	r0, r0, #1
 8000e6a:	2800      	cmp	r0, #0
 8000e6c:	d117      	bne.n	8000e9e <inv_set_default_number_of_samples+0x3a>
 8000e6e:	3301      	adds	r3, #1
 8000e70:	2201      	movs	r2, #1
 8000e72:	409a      	lsls	r2, r3
 8000e74:	ee07 2a90 	vmov	s15, r2
 8000e78:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8000e7c:	4c0c      	ldr	r4, [pc, #48]	; (8000eb0 <inv_set_default_number_of_samples+0x4c>)
 8000e7e:	eef1 7ac0 	vsqrt.f32	s15, s0
 8000e82:	6363      	str	r3, [r4, #52]	; 0x34
 8000e84:	6322      	str	r2, [r4, #48]	; 0x30
 8000e86:	eef4 7a67 	vcmp.f32	s15, s15
 8000e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e8e:	d10a      	bne.n	8000ea6 <inv_set_default_number_of_samples+0x42>
 8000e90:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000e92:	edc4 7a0e 	vstr	s15, [r4, #56]	; 0x38
 8000e96:	2319      	movs	r3, #25
 8000e98:	4093      	lsls	r3, r2
 8000e9a:	63e3      	str	r3, [r4, #60]	; 0x3c
 8000e9c:	bd10      	pop	{r4, pc}
 8000e9e:	f103 0301 	add.w	r3, r3, #1
 8000ea2:	dce1      	bgt.n	8000e68 <inv_set_default_number_of_samples+0x4>
 8000ea4:	e7e3      	b.n	8000e6e <inv_set_default_number_of_samples+0xa>
 8000ea6:	f00f f975 	bl	8010194 <sqrtf>
 8000eaa:	eef0 7a40 	vmov.f32	s15, s0
 8000eae:	e7ef      	b.n	8000e90 <inv_set_default_number_of_samples+0x2c>
 8000eb0:	20000240 	.word	0x20000240

08000eb4 <inv_init_fast_nomot>:
 8000eb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000eb8:	4d15      	ldr	r5, [pc, #84]	; (8000f10 <inv_init_fast_nomot+0x5c>)
 8000eba:	4c16      	ldr	r4, [pc, #88]	; (8000f14 <inv_init_fast_nomot+0x60>)
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	f44f 7218 	mov.w	r2, #608	; 0x260
 8000ec4:	f00b ffa4 	bl	800ce10 <memset>
 8000ec8:	2100      	movs	r1, #0
 8000eca:	2240      	movs	r2, #64	; 0x40
 8000ecc:	4620      	mov	r0, r4
 8000ece:	f00b ff9f 	bl	800ce10 <memset>
 8000ed2:	2007      	movs	r0, #7
 8000ed4:	f7ff fa52 	bl	800037c <inv_init_maxmin>
 8000ed8:	2001      	movs	r0, #1
 8000eda:	f44f 7216 	mov.w	r2, #600	; 0x258
 8000ede:	2300      	movs	r3, #0
 8000ee0:	490d      	ldr	r1, [pc, #52]	; (8000f18 <inv_init_fast_nomot+0x64>)
 8000ee2:	f8c5 01e4 	str.w	r0, [r5, #484]	; 0x1e4
 8000ee6:	f240 58dc 	movw	r8, #1500	; 0x5dc
 8000eea:	f04f 0900 	mov.w	r9, #0
 8000eee:	2614      	movs	r6, #20
 8000ef0:	2700      	movs	r7, #0
 8000ef2:	2019      	movs	r0, #25
 8000ef4:	e9c4 8906 	strd	r8, r9, [r4, #24]
 8000ef8:	e9c4 6702 	strd	r6, r7, [r4, #8]
 8000efc:	e9c4 2304 	strd	r2, r3, [r4, #16]
 8000f00:	6221      	str	r1, [r4, #32]
 8000f02:	f7ff ffaf 	bl	8000e64 <inv_set_default_number_of_samples>
 8000f06:	2000      	movs	r0, #0
 8000f08:	f8c5 0208 	str.w	r0, [r5, #520]	; 0x208
 8000f0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000f10:	20000bc0 	.word	0x20000bc0
 8000f14:	20000240 	.word	0x20000240
 8000f18:	2faf0800 	.word	0x2faf0800

08000f1c <inv_stop_fast_nomot>:
 8000f1c:	b508      	push	{r3, lr}
 8000f1e:	2001      	movs	r0, #1
 8000f20:	f00b fc6a 	bl	800c7f8 <inv_set_motion_state>
 8000f24:	4802      	ldr	r0, [pc, #8]	; (8000f30 <inv_stop_fast_nomot+0x14>)
 8000f26:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000f2a:	f00a bb77 	b.w	800b61c <inv_unregister_data_cb>
 8000f2e:	bf00      	nop
 8000f30:	08000b19 	.word	0x08000b19

08000f34 <inv_enable_fast_nomot>:
 8000f34:	b508      	push	{r3, lr}
 8000f36:	f7ff ffbd 	bl	8000eb4 <inv_init_fast_nomot>
 8000f3a:	b100      	cbz	r0, 8000f3e <inv_enable_fast_nomot+0xa>
 8000f3c:	bd08      	pop	{r3, pc}
 8000f3e:	4802      	ldr	r0, [pc, #8]	; (8000f48 <inv_enable_fast_nomot+0x14>)
 8000f40:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000f44:	f00b be4e 	b.w	800cbe4 <inv_register_mpl_start_notification>
 8000f48:	08000415 	.word	0x08000415

08000f4c <inv_disable_fast_nomot>:
 8000f4c:	b508      	push	{r3, lr}
 8000f4e:	f7ff ffe5 	bl	8000f1c <inv_stop_fast_nomot>
 8000f52:	4802      	ldr	r0, [pc, #8]	; (8000f5c <inv_disable_fast_nomot+0x10>)
 8000f54:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000f58:	f00b be04 	b.w	800cb64 <inv_unregister_mpl_start_notification>
 8000f5c:	08000415 	.word	0x08000415

08000f60 <inv_get_fnm_gyro_no_motion_param>:
 8000f60:	4b01      	ldr	r3, [pc, #4]	; (8000f68 <inv_get_fnm_gyro_no_motion_param+0x8>)
 8000f62:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f66:	4770      	bx	lr
 8000f68:	20000db0 	.word	0x20000db0

08000f6c <inv_fnm_debug_print>:
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop

08000f70 <inv_start_9x_sensor_fusion>:
 8000f70:	4802      	ldr	r0, [pc, #8]	; (8000f7c <inv_start_9x_sensor_fusion+0xc>)
 8000f72:	f44f 7116 	mov.w	r1, #600	; 0x258
 8000f76:	2204      	movs	r2, #4
 8000f78:	f00a baaa 	b.w	800b4d0 <inv_register_data_cb>
 8000f7c:	0800158d 	.word	0x0800158d

08000f80 <inv_filter_correction_angle>:
 8000f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f82:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	ed2d 8b02 	vpush	{d8}
 8000f8a:	460f      	mov	r7, r1
 8000f8c:	eef0 8a40 	vmov.f32	s17, s0
 8000f90:	4615      	mov	r5, r2
 8000f92:	f2c0 8094 	blt.w	80010be <inv_filter_correction_angle+0x13e>
 8000f96:	f8d0 60bc 	ldr.w	r6, [r0, #188]	; 0xbc
 8000f9a:	f1a6 0603 	sub.w	r6, r6, #3
 8000f9e:	fab6 f686 	clz	r6, r6
 8000fa2:	0976      	lsrs	r6, r6, #5
 8000fa4:	4868      	ldr	r0, [pc, #416]	; (8001148 <inv_filter_correction_angle+0x1c8>)
 8000fa6:	2224      	movs	r2, #36	; 0x24
 8000fa8:	1d01      	adds	r1, r0, #4
 8000faa:	f1a0 04bc 	sub.w	r4, r0, #188	; 0xbc
 8000fae:	f00b ff15 	bl	800cddc <memmove>
 8000fb2:	eddf 7a66 	vldr	s15, [pc, #408]	; 800114c <inv_filter_correction_angle+0x1cc>
 8000fb6:	edc4 8a38 	vstr	s17, [r4, #224]	; 0xe0
 8000fba:	f104 03bc 	add.w	r3, r4, #188	; 0xbc
 8000fbe:	f104 02e4 	add.w	r2, r4, #228	; 0xe4
 8000fc2:	ecb3 7a01 	vldmia	r3!, {s14}
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fcc:	d1f9      	bne.n	8000fc2 <inv_filter_correction_angle+0x42>
 8000fce:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000fd2:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8000fd6:	2f31      	cmp	r7, #49	; 0x31
 8000fd8:	495d      	ldr	r1, [pc, #372]	; (8001150 <inv_filter_correction_angle+0x1d0>)
 8000fda:	edc4 7a39 	vstr	s15, [r4, #228]	; 0xe4
 8000fde:	dd47      	ble.n	8001070 <inv_filter_correction_angle+0xf0>
 8000fe0:	f5b7 7f7a 	cmp.w	r7, #1000	; 0x3e8
 8000fe4:	bfb4      	ite	lt
 8000fe6:	ed9f 8a5b 	vldrlt	s16, [pc, #364]	; 8001154 <inv_filter_correction_angle+0x1d4>
 8000fea:	ed9f 8a5b 	vldrge	s16, [pc, #364]	; 8001158 <inv_filter_correction_angle+0x1d8>
 8000fee:	eddf 6a5b 	vldr	s13, [pc, #364]	; 800115c <inv_filter_correction_angle+0x1dc>
 8000ff2:	ee88 8a88 	vdiv.f32	s16, s17, s16
 8000ff6:	23c8      	movs	r3, #200	; 0xc8
 8000ff8:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 8000ffc:	ee07 5a10 	vmov	s14, r5
 8001000:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001004:	ee27 7a08 	vmul.f32	s14, s14, s16
 8001008:	ee87 8a26 	vdiv.f32	s16, s14, s13
 800100c:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8001010:	4b53      	ldr	r3, [pc, #332]	; (8001160 <inv_filter_correction_angle+0x1e0>)
 8001012:	2a00      	cmp	r2, #0
 8001014:	bf18      	it	ne
 8001016:	eeb0 8a68 	vmovne.f32	s16, s17
 800101a:	429d      	cmp	r5, r3
 800101c:	bf08      	it	eq
 800101e:	eeb0 8a68 	vmoveq.f32	s16, s17
 8001022:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8001026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800102a:	bf0e      	itee	eq
 800102c:	ed94 7a3a 	vldreq	s14, [r4, #232]	; 0xe8
 8001030:	edc4 7a3a 	vstrne	s15, [r4, #232]	; 0xe8
 8001034:	eeb0 7a67 	vmovne.f32	s14, s15
 8001038:	ee77 7a67 	vsub.f32	s15, s14, s15
 800103c:	eef0 7ae7 	vabs.f32	s15, s15
 8001040:	ee17 0a90 	vmov	r0, s15
 8001044:	f002 f850 	bl	80030e8 <__aeabi_f2d>
 8001048:	a33b      	add	r3, pc, #236	; (adr r3, 8001138 <inv_filter_correction_angle+0x1b8>)
 800104a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104e:	f002 fb33 	bl	80036b8 <__aeabi_dcmpgt>
 8001052:	b140      	cbz	r0, 8001066 <inv_filter_correction_angle+0xe6>
 8001054:	edd4 7a2e 	vldr	s15, [r4, #184]	; 0xb8
 8001058:	4b3d      	ldr	r3, [pc, #244]	; (8001150 <inv_filter_correction_angle+0x1d0>)
 800105a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800105e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001062:	d100      	bne.n	8001066 <inv_filter_correction_angle+0xe6>
 8001064:	bb6e      	cbnz	r6, 80010c2 <inv_filter_correction_angle+0x142>
 8001066:	eeb0 0a48 	vmov.f32	s0, s16
 800106a:	ecbd 8b02 	vpop	{d8}
 800106e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001070:	4b3c      	ldr	r3, [pc, #240]	; (8001164 <inv_filter_correction_angle+0x1e4>)
 8001072:	f8d1 011c 	ldr.w	r0, [r1, #284]	; 0x11c
 8001076:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8001168 <inv_filter_correction_angle+0x1e8>
 800107a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800115c <inv_filter_correction_angle+0x1dc>
 800107e:	fb83 2305 	smull	r2, r3, r3, r5
 8001082:	17ea      	asrs	r2, r5, #31
 8001084:	eba2 23e3 	sub.w	r3, r2, r3, asr #11
 8001088:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800108c:	4403      	add	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 8001094:	ee88 7a87 	vdiv.f32	s14, s17, s14
 8001098:	db37      	blt.n	800110a <inv_filter_correction_angle+0x18a>
 800109a:	ee06 5a10 	vmov	s12, r5
 800109e:	eeb8 8ac6 	vcvt.f32.s32	s16, s12
 80010a2:	ee27 7a08 	vmul.f32	s14, s14, s16
 80010a6:	ee87 8a26 	vdiv.f32	s16, s14, s13
 80010aa:	d1af      	bne.n	800100c <inv_filter_correction_angle+0x8c>
 80010ac:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800114c <inv_filter_correction_angle+0x1cc>
 80010b6:	bf08      	it	eq
 80010b8:	eeb0 8a47 	vmoveq.f32	s16, s14
 80010bc:	e7a6      	b.n	800100c <inv_filter_correction_angle+0x8c>
 80010be:	2600      	movs	r6, #0
 80010c0:	e770      	b.n	8000fa4 <inv_filter_correction_angle+0x24>
 80010c2:	22c8      	movs	r2, #200	; 0xc8
 80010c4:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
 80010c8:	ee18 0a90 	vmov	r0, s17
 80010cc:	f002 f80c 	bl	80030e8 <__aeabi_f2d>
 80010d0:	2200      	movs	r2, #0
 80010d2:	4b26      	ldr	r3, [pc, #152]	; (800116c <inv_filter_correction_angle+0x1ec>)
 80010d4:	f002 f98a 	bl	80033ec <__aeabi_ddiv>
 80010d8:	4606      	mov	r6, r0
 80010da:	4628      	mov	r0, r5
 80010dc:	460f      	mov	r7, r1
 80010de:	f001 fff1 	bl	80030c4 <__aeabi_i2d>
 80010e2:	4602      	mov	r2, r0
 80010e4:	460b      	mov	r3, r1
 80010e6:	4630      	mov	r0, r6
 80010e8:	4639      	mov	r1, r7
 80010ea:	f002 f855 	bl	8003198 <__aeabi_dmul>
 80010ee:	a314      	add	r3, pc, #80	; (adr r3, 8001140 <inv_filter_correction_angle+0x1c0>)
 80010f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f4:	f002 f97a 	bl	80033ec <__aeabi_ddiv>
 80010f8:	f002 fb26 	bl	8003748 <__aeabi_d2f>
 80010fc:	ee08 0a10 	vmov	s16, r0
 8001100:	eeb0 0a48 	vmov.f32	s0, s16
 8001104:	ecbd 8b02 	vpop	{d8}
 8001108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800110a:	ee06 5a10 	vmov	s12, r5
 800110e:	eeb8 8ac6 	vcvt.f32.s32	s16, s12
 8001112:	2300      	movs	r3, #0
 8001114:	ee27 7a08 	vmul.f32	s14, s14, s16
 8001118:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 800111c:	ee87 8a26 	vdiv.f32	s16, s14, s13
 8001120:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8001124:	2b01      	cmp	r3, #1
 8001126:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800114c <inv_filter_correction_angle+0x1cc>
 800112a:	bf08      	it	eq
 800112c:	eeb0 8a47 	vmoveq.f32	s16, s14
 8001130:	e76c      	b.n	800100c <inv_filter_correction_angle+0x8c>
 8001132:	bf00      	nop
 8001134:	f3af 8000 	nop.w
 8001138:	cac08312 	.word	0xcac08312
 800113c:	3fb645a1 	.word	0x3fb645a1
 8001140:	00000000 	.word	0x00000000
 8001144:	40b38800 	.word	0x40b38800
 8001148:	20000edc 	.word	0x20000edc
 800114c:	00000000 	.word	0x00000000
 8001150:	20000e20 	.word	0x20000e20
 8001154:	43480000 	.word	0x43480000
 8001158:	42480000 	.word	0x42480000
 800115c:	459c4000 	.word	0x459c4000
 8001160:	000f4240 	.word	0x000f4240
 8001164:	68db8bad 	.word	0x68db8bad
 8001168:	43c80000 	.word	0x43c80000
 800116c:	40790000 	.word	0x40790000

08001170 <inv_perform_9x_fusion>:
 8001170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001174:	4ddd      	ldr	r5, [pc, #884]	; (80014ec <inv_perform_9x_fusion+0x37c>)
 8001176:	ed2d 8b02 	vpush	{d8}
 800117a:	f8d5 2120 	ldr.w	r2, [r5, #288]	; 0x120
 800117e:	b0ad      	sub	sp, #180	; 0xb4
 8001180:	2300      	movs	r3, #0
 8001182:	2a03      	cmp	r2, #3
 8001184:	9305      	str	r3, [sp, #20]
 8001186:	9306      	str	r3, [sp, #24]
 8001188:	9307      	str	r3, [sp, #28]
 800118a:	f000 81a7 	beq.w	80014dc <inv_perform_9x_fusion+0x36c>
 800118e:	f105 03a4 	add.w	r3, r5, #164	; 0xa4
 8001192:	9303      	str	r3, [sp, #12]
 8001194:	461a      	mov	r2, r3
 8001196:	ed9f 7ad6 	vldr	s14, [pc, #856]	; 80014f0 <inv_perform_9x_fusion+0x380>
 800119a:	ab0b      	add	r3, sp, #44	; 0x2c
 800119c:	9302      	str	r3, [sp, #8]
 800119e:	af0f      	add	r7, sp, #60	; 0x3c
 80011a0:	f852 1f04 	ldr.w	r1, [r2, #4]!
 80011a4:	ee07 1a90 	vmov	s15, r1
 80011a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011b0:	ece3 7a01 	vstmia	r3!, {s15}
 80011b4:	42bb      	cmp	r3, r7
 80011b6:	d1f3      	bne.n	80011a0 <inv_perform_9x_fusion+0x30>
 80011b8:	ae1f      	add	r6, sp, #124	; 0x7c
 80011ba:	4ccc      	ldr	r4, [pc, #816]	; (80014ec <inv_perform_9x_fusion+0x37c>)
 80011bc:	9001      	str	r0, [sp, #4]
 80011be:	f10d 0920 	add.w	r9, sp, #32
 80011c2:	4630      	mov	r0, r6
 80011c4:	f00b fba8 	bl	800c918 <inv_get_6axis_quaternion>
 80011c8:	4648      	mov	r0, r9
 80011ca:	f00b fb57 	bl	800c87c <inv_get_gravity>
 80011ce:	f104 010c 	add.w	r1, r4, #12
 80011d2:	223c      	movs	r2, #60	; 0x3c
 80011d4:	4620      	mov	r0, r4
 80011d6:	f00b fe01 	bl	800cddc <memmove>
 80011da:	f104 0158 	add.w	r1, r4, #88	; 0x58
 80011de:	2250      	movs	r2, #80	; 0x50
 80011e0:	f104 0048 	add.w	r0, r4, #72	; 0x48
 80011e4:	f00b fdfa 	bl	800cddc <memmove>
 80011e8:	e899 0007 	ldmia.w	r9, {r0, r1, r2}
 80011ec:	f104 033c 	add.w	r3, r4, #60	; 0x3c
 80011f0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80011f4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011f8:	f8d5 b124 	ldr.w	fp, [r5, #292]	; 0x124
 80011fc:	f104 0e98 	add.w	lr, r4, #152	; 0x98
 8001200:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8001204:	f10b 0301 	add.w	r3, fp, #1
 8001208:	2b06      	cmp	r3, #6
 800120a:	f8c5 3124 	str.w	r3, [r5, #292]	; 0x124
 800120e:	f340 811f 	ble.w	8001450 <inv_perform_9x_fusion+0x2e0>
 8001212:	2306      	movs	r3, #6
 8001214:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 8001218:	f04f 0b00 	mov.w	fp, #0
 800121c:	eb05 130b 	add.w	r3, r5, fp, lsl #4
 8001220:	f103 0848 	add.w	r8, r3, #72	; 0x48
 8001224:	9b01      	ldr	r3, [sp, #4]
 8001226:	ed9f 8ab3 	vldr	s16, [pc, #716]	; 80014f4 <inv_perform_9x_fusion+0x384>
 800122a:	eb0b 094b 	add.w	r9, fp, fp, lsl #1
 800122e:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 8001232:	f103 0aa0 	add.w	sl, r3, #160	; 0xa0
 8001236:	ac23      	add	r4, sp, #140	; 0x8c
 8001238:	4641      	mov	r1, r8
 800123a:	48af      	ldr	r0, [pc, #700]	; (80014f8 <inv_perform_9x_fusion+0x388>)
 800123c:	4622      	mov	r2, r4
 800123e:	f00a fc2d 	bl	800ba9c <inv_q_mult>
 8001242:	4649      	mov	r1, r9
 8001244:	4650      	mov	r0, sl
 8001246:	4622      	mov	r2, r4
 8001248:	f00a fb1c 	bl	800b884 <inv_compass_angle>
 800124c:	eef0 7ac8 	vabs.f32	s15, s16
 8001250:	eeb0 7ac0 	vabs.f32	s14, s0
 8001254:	eeb4 7a67 	vcmp.f32	s14, s15
 8001258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800125c:	f10b 0b01 	add.w	fp, fp, #1
 8001260:	bf48      	it	mi
 8001262:	eeb0 8a40 	vmovmi.f32	s16, s0
 8001266:	f1bb 0f06 	cmp.w	fp, #6
 800126a:	f108 0810 	add.w	r8, r8, #16
 800126e:	f109 090c 	add.w	r9, r9, #12
 8001272:	d1e1      	bne.n	8001238 <inv_perform_9x_fusion+0xc8>
 8001274:	9b01      	ldr	r3, [sp, #4]
 8001276:	f103 0018 	add.w	r0, r3, #24
 800127a:	f00a fb93 	bl	800b9a4 <inv_get_gyro_sum_of_sqr>
 800127e:	4b9f      	ldr	r3, [pc, #636]	; (80014fc <inv_perform_9x_fusion+0x38c>)
 8001280:	f8d5 2130 	ldr.w	r2, [r5, #304]	; 0x130
 8001284:	429a      	cmp	r2, r3
 8001286:	bfa8      	it	ge
 8001288:	461a      	movge	r2, r3
 800128a:	0981      	lsrs	r1, r0, #6
 800128c:	eeb0 0a48 	vmov.f32	s0, s16
 8001290:	9801      	ldr	r0, [sp, #4]
 8001292:	f7ff fe75 	bl	8000f80 <inv_filter_correction_angle>
 8001296:	edd5 7a3b 	vldr	s15, [r5, #236]	; 0xec
 800129a:	ee20 0a27 	vmul.f32	s0, s0, s15
 800129e:	a81b      	add	r0, sp, #108	; 0x6c
 80012a0:	ed85 0a2e 	vstr	s0, [r5, #184]	; 0xb8
 80012a4:	f00b fb38 	bl	800c918 <inv_get_6axis_quaternion>
 80012a8:	a81b      	add	r0, sp, #108	; 0x6c
 80012aa:	4621      	mov	r1, r4
 80012ac:	f00b f813 	bl	800c2d6 <inv_quaternion_to_rotation>
 80012b0:	a91b      	add	r1, sp, #108	; 0x6c
 80012b2:	4893      	ldr	r0, [pc, #588]	; (8001500 <inv_perform_9x_fusion+0x390>)
 80012b4:	4632      	mov	r2, r6
 80012b6:	f00a fbf1 	bl	800ba9c <inv_q_mult>
 80012ba:	a81b      	add	r0, sp, #108	; 0x6c
 80012bc:	4990      	ldr	r1, [pc, #576]	; (8001500 <inv_perform_9x_fusion+0x390>)
 80012be:	f00a fce7 	bl	800bc90 <inv_q_invert>
 80012c2:	f10d 0b14 	add.w	fp, sp, #20
 80012c6:	f04f 0900 	mov.w	r9, #0
 80012ca:	f10d 0a88 	add.w	sl, sp, #136	; 0x88
 80012ce:	46a4      	mov	ip, r4
 80012d0:	eb0c 0209 	add.w	r2, ip, r9
 80012d4:	4633      	mov	r3, r6
 80012d6:	2000      	movs	r0, #0
 80012d8:	2100      	movs	r1, #0
 80012da:	f853 4f04 	ldr.w	r4, [r3, #4]!
 80012de:	f852 eb04 	ldr.w	lr, [r2], #4
 80012e2:	4553      	cmp	r3, sl
 80012e4:	fbc4 010e 	smlal	r0, r1, r4, lr
 80012e8:	d1f7      	bne.n	80012da <inv_perform_9x_fusion+0x16a>
 80012ea:	0f83      	lsrs	r3, r0, #30
 80012ec:	f109 090c 	add.w	r9, r9, #12
 80012f0:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 80012f4:	f1b9 0f24 	cmp.w	r9, #36	; 0x24
 80012f8:	f84b 3b04 	str.w	r3, [fp], #4
 80012fc:	d1e8      	bne.n	80012d0 <inv_perform_9x_fusion+0x160>
 80012fe:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8001302:	2b00      	cmp	r3, #0
 8001304:	f040 80ae 	bne.w	8001464 <inv_perform_9x_fusion+0x2f4>
 8001308:	9c07      	ldr	r4, [sp, #28]
 800130a:	4263      	negs	r3, r4
 800130c:	ee08 3a10 	vmov	s16, r3
 8001310:	eeba 8ac1 	vcvt.f32.s32	s16, s16, #30
 8001314:	eeb0 0a48 	vmov.f32	s0, s16
 8001318:	f00e fd9c 	bl	800fe54 <cosf>
 800131c:	eef0 8a40 	vmov.f32	s17, s0
 8001320:	eeb0 0a48 	vmov.f32	s0, s16
 8001324:	f00e fdd6 	bl	800fed4 <sinf>
 8001328:	ee07 4a90 	vmov	s15, r4
 800132c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001330:	eddf 7a74 	vldr	s15, [pc, #464]	; 8001504 <inv_perform_9x_fusion+0x394>
 8001334:	ee87 7a27 	vdiv.f32	s14, s14, s15
 8001338:	f8d5 3130 	ldr.w	r3, [r5, #304]	; 0x130
 800133c:	4a72      	ldr	r2, [pc, #456]	; (8001508 <inv_perform_9x_fusion+0x398>)
 800133e:	fb82 1203 	smull	r1, r2, r2, r3
 8001342:	17db      	asrs	r3, r3, #31
 8001344:	ebc3 23e2 	rsb	r3, r3, r2, asr #11
 8001348:	2600      	movs	r6, #0
 800134a:	9614      	str	r6, [sp, #80]	; 0x50
 800134c:	9615      	str	r6, [sp, #84]	; 0x54
 800134e:	ac17      	add	r4, sp, #92	; 0x5c
 8001350:	ee07 3a90 	vmov	s15, r3
 8001354:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001358:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800135c:	ee87 7a27 	vdiv.f32	s14, s14, s15
 8001360:	eddf 6a68 	vldr	s13, [pc, #416]	; 8001504 <inv_perform_9x_fusion+0x394>
 8001364:	ed8d 0a16 	vstr	s0, [sp, #88]	; 0x58
 8001368:	ee27 7a08 	vmul.f32	s14, s14, s16
 800136c:	edcd 8a13 	vstr	s17, [sp, #76]	; 0x4c
 8001370:	eebd 8ac7 	vcvt.s32.f32	s16, s14
 8001374:	ee18 3a10 	vmov	r3, s16
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	ee08 3a10 	vmov	s16, r3
 800137e:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 8001382:	ee28 8a26 	vmul.f32	s16, s16, s13
 8001386:	ee27 8a88 	vmul.f32	s16, s15, s16
 800138a:	eebd 8ac8 	vcvt.s32.f32	s16, s16
 800138e:	eeba 8ac1 	vcvt.f32.s32	s16, s16, #30
 8001392:	eeb0 0a48 	vmov.f32	s0, s16
 8001396:	f00e fd5d 	bl	800fe54 <cosf>
 800139a:	ed8d 0a17 	vstr	s0, [sp, #92]	; 0x5c
 800139e:	eeb0 0a48 	vmov.f32	s0, s16
 80013a2:	9618      	str	r6, [sp, #96]	; 0x60
 80013a4:	9619      	str	r6, [sp, #100]	; 0x64
 80013a6:	f00e fd95 	bl	800fed4 <sinf>
 80013aa:	a913      	add	r1, sp, #76	; 0x4c
 80013ac:	a80b      	add	r0, sp, #44	; 0x2c
 80013ae:	463a      	mov	r2, r7
 80013b0:	ed8d 0a1a 	vstr	s0, [sp, #104]	; 0x68
 80013b4:	f00a fcc3 	bl	800bd3e <inv_q_multf>
 80013b8:	4621      	mov	r1, r4
 80013ba:	4638      	mov	r0, r7
 80013bc:	aa13      	add	r2, sp, #76	; 0x4c
 80013be:	f00a fcbe 	bl	800bd3e <inv_q_multf>
 80013c2:	9b01      	ldr	r3, [sp, #4]
 80013c4:	f8d3 10bc 	ldr.w	r1, [r3, #188]	; 0xbc
 80013c8:	2900      	cmp	r1, #0
 80013ca:	dd16      	ble.n	80013fa <inv_perform_9x_fusion+0x28a>
 80013cc:	ae13      	add	r6, sp, #76	; 0x4c
 80013ce:	4a4f      	ldr	r2, [pc, #316]	; (800150c <inv_perform_9x_fusion+0x39c>)
 80013d0:	eddf 6a50 	vldr	s13, [pc, #320]	; 8001514 <inv_perform_9x_fusion+0x3a4>
 80013d4:	9802      	ldr	r0, [sp, #8]
 80013d6:	4633      	mov	r3, r6
 80013d8:	ecb3 7a01 	vldmia	r3!, {s14}
 80013dc:	ee67 7a26 	vmul.f32	s15, s14, s13
 80013e0:	42a3      	cmp	r3, r4
 80013e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013e6:	eca0 7a01 	vstmia	r0!, {s14}
 80013ea:	ee17 7a90 	vmov	r7, s15
 80013ee:	f842 7f04 	str.w	r7, [r2, #4]!
 80013f2:	d1f1      	bne.n	80013d8 <inv_perform_9x_fusion+0x268>
 80013f4:	2903      	cmp	r1, #3
 80013f6:	f000 808f 	beq.w	8001518 <inv_perform_9x_fusion+0x3a8>
 80013fa:	edd5 7a2a 	vldr	s15, [r5, #168]	; 0xa8
 80013fe:	eddf 5a3c 	vldr	s11, [pc, #240]	; 80014f0 <inv_perform_9x_fusion+0x380>
 8001402:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 8001406:	4c39      	ldr	r4, [pc, #228]	; (80014ec <inv_perform_9x_fusion+0x37c>)
 8001408:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800140c:	edd5 7a2b 	vldr	s15, [r5, #172]	; 0xac
 8001410:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001414:	edd5 7a2c 	vldr	s15, [r5, #176]	; 0xb0
 8001418:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800141c:	edd5 7a2d 	vldr	s15, [r5, #180]	; 0xb4
 8001420:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001424:	ee26 6a25 	vmul.f32	s12, s12, s11
 8001428:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800142c:	ee27 7a25 	vmul.f32	s14, s14, s11
 8001430:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8001434:	ed8d 6a0f 	vstr	s12, [sp, #60]	; 0x3c
 8001438:	edcd 6a10 	vstr	s13, [sp, #64]	; 0x40
 800143c:	ed8d 7a11 	vstr	s14, [sp, #68]	; 0x44
 8001440:	edcd 7a12 	vstr	s15, [sp, #72]	; 0x48
 8001444:	b9ab      	cbnz	r3, 8001472 <inv_perform_9x_fusion+0x302>
 8001446:	b02d      	add	sp, #180	; 0xb4
 8001448:	ecbd 8b02 	vpop	{d8}
 800144c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001450:	f1cb 0b05 	rsb	fp, fp, #5
 8001454:	f1bb 0f05 	cmp.w	fp, #5
 8001458:	f77f aee0 	ble.w	800121c <inv_perform_9x_fusion+0xac>
 800145c:	ed9f 8a25 	vldr	s16, [pc, #148]	; 80014f4 <inv_perform_9x_fusion+0x384>
 8001460:	ac23      	add	r4, sp, #140	; 0x8c
 8001462:	e707      	b.n	8001274 <inv_perform_9x_fusion+0x104>
 8001464:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001510 <inv_perform_9x_fusion+0x3a0>
 8001468:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800146c:	eeb0 0a47 	vmov.f32	s0, s14
 8001470:	e762      	b.n	8001338 <inv_perform_9x_fusion+0x1c8>
 8001472:	edd4 7a2e 	vldr	s15, [r4, #184]	; 0xb8
 8001476:	ed9f 8a27 	vldr	s16, [pc, #156]	; 8001514 <inv_perform_9x_fusion+0x3a4>
 800147a:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
 800147e:	ee67 8aa8 	vmul.f32	s17, s15, s17
 8001482:	eeb0 0a68 	vmov.f32	s0, s17
 8001486:	f00e fce5 	bl	800fe54 <cosf>
 800148a:	ee20 0a08 	vmul.f32	s0, s0, s16
 800148e:	2200      	movs	r2, #0
 8001490:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8001494:	eeb0 0a68 	vmov.f32	s0, s17
 8001498:	edc4 7a2a 	vstr	s15, [r4, #168]	; 0xa8
 800149c:	f8c4 20ac 	str.w	r2, [r4, #172]	; 0xac
 80014a0:	f8c4 20b0 	str.w	r2, [r4, #176]	; 0xb0
 80014a4:	f00e fd16 	bl	800fed4 <sinf>
 80014a8:	ee20 0a08 	vmul.f32	s0, s0, s16
 80014ac:	9b01      	ldr	r3, [sp, #4]
 80014ae:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80014b2:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80014b6:	ed84 0a2d 	vstr	s0, [r4, #180]	; 0xb4
 80014ba:	f104 00a8 	add.w	r0, r4, #168	; 0xa8
 80014be:	f00b f949 	bl	800c754 <inv_set_compass_correction>
 80014c2:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
 80014c6:	4a09      	ldr	r2, [pc, #36]	; (80014ec <inv_perform_9x_fusion+0x37c>)
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d0bc      	beq.n	8001446 <inv_perform_9x_fusion+0x2d6>
 80014cc:	3b01      	subs	r3, #1
 80014ce:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
 80014d2:	b02d      	add	sp, #180	; 0xb4
 80014d4:	ecbd 8b02 	vpop	{d8}
 80014d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80014dc:	2302      	movs	r3, #2
 80014de:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
 80014e2:	b02d      	add	sp, #180	; 0xb4
 80014e4:	ecbd 8b02 	vpop	{d8}
 80014e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80014ec:	20000e20 	.word	0x20000e20
 80014f0:	30800000 	.word	0x30800000
 80014f4:	49742400 	.word	0x49742400
 80014f8:	20000ec8 	.word	0x20000ec8
 80014fc:	000f4240 	.word	0x000f4240
 8001500:	20000f1c 	.word	0x20000f1c
 8001504:	473702e1 	.word	0x473702e1
 8001508:	68db8bad 	.word	0x68db8bad
 800150c:	20000ec4 	.word	0x20000ec4
 8001510:	00000000 	.word	0x00000000
 8001514:	4e800000 	.word	0x4e800000
 8001518:	f000 fee4 	bl	80022e4 <inv_get_magnetic_disturbance_state>
 800151c:	2800      	cmp	r0, #0
 800151e:	f47f af6c 	bne.w	80013fa <inv_perform_9x_fusion+0x28a>
 8001522:	edd5 7a2e 	vldr	s15, [r5, #184]	; 0xb8
 8001526:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800152a:	ee27 8a88 	vmul.f32	s16, s15, s16
 800152e:	eeb0 0a48 	vmov.f32	s0, s16
 8001532:	f00e fc8f 	bl	800fe54 <cosf>
 8001536:	2300      	movs	r3, #0
 8001538:	ed8d 0a17 	vstr	s0, [sp, #92]	; 0x5c
 800153c:	eeb0 0a48 	vmov.f32	s0, s16
 8001540:	9318      	str	r3, [sp, #96]	; 0x60
 8001542:	9319      	str	r3, [sp, #100]	; 0x64
 8001544:	f00e fcc6 	bl	800fed4 <sinf>
 8001548:	a80b      	add	r0, sp, #44	; 0x2c
 800154a:	4621      	mov	r1, r4
 800154c:	aa13      	add	r2, sp, #76	; 0x4c
 800154e:	ed8d 0a1a 	vstr	s0, [sp, #104]	; 0x68
 8001552:	f00a fbf4 	bl	800bd3e <inv_q_multf>
 8001556:	a813      	add	r0, sp, #76	; 0x4c
 8001558:	f00a fcfd 	bl	800bf56 <inv_q_normalizef>
 800155c:	ed1f 7a13 	vldr	s14, [pc, #-76]	; 8001514 <inv_perform_9x_fusion+0x3a4>
 8001560:	9b03      	ldr	r3, [sp, #12]
 8001562:	ecf6 7a01 	vldmia	r6!, {s15}
 8001566:	ee67 7a87 	vmul.f32	s15, s15, s14
 800156a:	42a6      	cmp	r6, r4
 800156c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001570:	ee17 2a90 	vmov	r2, s15
 8001574:	f843 2f04 	str.w	r2, [r3, #4]!
 8001578:	d1f3      	bne.n	8001562 <inv_perform_9x_fusion+0x3f2>
 800157a:	9b01      	ldr	r3, [sp, #4]
 800157c:	4802      	ldr	r0, [pc, #8]	; (8001588 <inv_perform_9x_fusion+0x418>)
 800157e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8001582:	f00b f8e7 	bl	800c754 <inv_set_compass_correction>
 8001586:	e79c      	b.n	80014c2 <inv_perform_9x_fusion+0x352>
 8001588:	20000ec8 	.word	0x20000ec8

0800158c <inv_process_9x_sensor_fusion_cb>:
 800158c:	b538      	push	{r3, r4, r5, lr}
 800158e:	f8d0 30b8 	ldr.w	r3, [r0, #184]	; 0xb8
 8001592:	4a22      	ldr	r2, [pc, #136]	; (800161c <inv_process_9x_sensor_fusion_cb+0x90>)
 8001594:	f013 0310 	ands.w	r3, r3, #16
 8001598:	bf08      	it	eq
 800159a:	f8c2 3124 	streq.w	r3, [r2, #292]	; 0x124
 800159e:	f8d0 3120 	ldr.w	r3, [r0, #288]	; 0x120
 80015a2:	bf04      	itt	eq
 80015a4:	2103      	moveq	r1, #3
 80015a6:	f8c2 1120 	streq.w	r1, [r2, #288]	; 0x120
 80015aa:	05dc      	lsls	r4, r3, #23
 80015ac:	d405      	bmi.n	80015ba <inv_process_9x_sensor_fusion_cb+0x2e>
 80015ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80015b0:	05d9      	lsls	r1, r3, #23
 80015b2:	d527      	bpl.n	8001604 <inv_process_9x_sensor_fusion_cb+0x78>
 80015b4:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80015b6:	05db      	lsls	r3, r3, #23
 80015b8:	d524      	bpl.n	8001604 <inv_process_9x_sensor_fusion_cb+0x78>
 80015ba:	f8d2 3134 	ldr.w	r3, [r2, #308]	; 0x134
 80015be:	4a17      	ldr	r2, [pc, #92]	; (800161c <inv_process_9x_sensor_fusion_cb+0x90>)
 80015c0:	b173      	cbz	r3, 80015e0 <inv_process_9x_sensor_fusion_cb+0x54>
 80015c2:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 80015c6:	f8d0 40c4 	ldr.w	r4, [r0, #196]	; 0xc4
 80015ca:	4915      	ldr	r1, [pc, #84]	; (8001620 <inv_process_9x_sensor_fusion_cb+0x94>)
 80015cc:	1b1b      	subs	r3, r3, r4
 80015ce:	fba1 1303 	umull	r1, r3, r1, r3
 80015d2:	099b      	lsrs	r3, r3, #6
 80015d4:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130
 80015d8:	f7ff fdca 	bl	8001170 <inv_perform_9x_fusion>
 80015dc:	2000      	movs	r0, #0
 80015de:	bd38      	pop	{r3, r4, r5, pc}
 80015e0:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 80015e4:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80015e8:	42a9      	cmp	r1, r5
 80015ea:	dc13      	bgt.n	8001614 <inv_process_9x_sensor_fusion_cb+0x88>
 80015ec:	f8d2 412c 	ldr.w	r4, [r2, #300]	; 0x12c
 80015f0:	4421      	add	r1, r4
 80015f2:	42a9      	cmp	r1, r5
 80015f4:	f8c2 112c 	str.w	r1, [r2, #300]	; 0x12c
 80015f8:	ddf0      	ble.n	80015dc <inv_process_9x_sensor_fusion_cb+0x50>
 80015fa:	f8c2 1130 	str.w	r1, [r2, #304]	; 0x130
 80015fe:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
 8001602:	e7e9      	b.n	80015d8 <inv_process_9x_sensor_fusion_cb+0x4c>
 8001604:	2103      	movs	r1, #3
 8001606:	2300      	movs	r3, #0
 8001608:	f8c2 1120 	str.w	r1, [r2, #288]	; 0x120
 800160c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
 8001610:	2000      	movs	r0, #0
 8001612:	bd38      	pop	{r3, r4, r5, pc}
 8001614:	f8c2 1130 	str.w	r1, [r2, #304]	; 0x130
 8001618:	e7de      	b.n	80015d8 <inv_process_9x_sensor_fusion_cb+0x4c>
 800161a:	bf00      	nop
 800161c:	20000e20 	.word	0x20000e20
 8001620:	10624dd3 	.word	0x10624dd3

08001624 <inv_init_9x_fusion>:
 8001624:	b510      	push	{r4, lr}
 8001626:	4c0d      	ldr	r4, [pc, #52]	; (800165c <inv_init_9x_fusion+0x38>)
 8001628:	f44f 729c 	mov.w	r2, #312	; 0x138
 800162c:	2100      	movs	r1, #0
 800162e:	4620      	mov	r0, r4
 8001630:	f00b fbee 	bl	800ce10 <memset>
 8001634:	4620      	mov	r0, r4
 8001636:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800163a:	f840 3fa8 	str.w	r3, [r0, #168]!
 800163e:	2100      	movs	r1, #0
 8001640:	f8c4 30fc 	str.w	r3, [r4, #252]	; 0xfc
 8001644:	f00b f886 	bl	800c754 <inv_set_compass_correction>
 8001648:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800164c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001650:	f8c4 211c 	str.w	r2, [r4, #284]	; 0x11c
 8001654:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
 8001658:	bd10      	pop	{r4, pc}
 800165a:	bf00      	nop
 800165c:	20000e20 	.word	0x20000e20

08001660 <inv_9x_fusion_set_mag_fb>:
 8001660:	4b02      	ldr	r3, [pc, #8]	; (800166c <inv_9x_fusion_set_mag_fb+0xc>)
 8001662:	2000      	movs	r0, #0
 8001664:	ed83 0a3b 	vstr	s0, [r3, #236]	; 0xec
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	20000e20 	.word	0x20000e20

08001670 <inv_9x_fusion_enable_jitter_reduction>:
 8001670:	4b02      	ldr	r3, [pc, #8]	; (800167c <inv_9x_fusion_enable_jitter_reduction+0xc>)
 8001672:	f8c3 0128 	str.w	r0, [r3, #296]	; 0x128
 8001676:	2000      	movs	r0, #0
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	20000e20 	.word	0x20000e20

08001680 <inv_9x_fusion_use_timestamps>:
 8001680:	4b02      	ldr	r3, [pc, #8]	; (800168c <inv_9x_fusion_use_timestamps+0xc>)
 8001682:	f8c3 0134 	str.w	r0, [r3, #308]	; 0x134
 8001686:	2000      	movs	r0, #0
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	20000e20 	.word	0x20000e20

08001690 <inv_stop_9x_sensor_fusion>:
 8001690:	4801      	ldr	r0, [pc, #4]	; (8001698 <inv_stop_9x_sensor_fusion+0x8>)
 8001692:	f009 bfc3 	b.w	800b61c <inv_unregister_data_cb>
 8001696:	bf00      	nop
 8001698:	0800158d 	.word	0x0800158d

0800169c <inv_enable_9x_sensor_fusion>:
 800169c:	b508      	push	{r3, lr}
 800169e:	f7ff ffc1 	bl	8001624 <inv_init_9x_fusion>
 80016a2:	4b05      	ldr	r3, [pc, #20]	; (80016b8 <inv_enable_9x_sensor_fusion+0x1c>)
 80016a4:	4805      	ldr	r0, [pc, #20]	; (80016bc <inv_enable_9x_sensor_fusion+0x20>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
 80016ac:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
 80016b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80016b4:	f00b ba96 	b.w	800cbe4 <inv_register_mpl_start_notification>
 80016b8:	20000e20 	.word	0x20000e20
 80016bc:	08000f71 	.word	0x08000f71

080016c0 <inv_disable_9x_sensor_fusion>:
 80016c0:	4801      	ldr	r0, [pc, #4]	; (80016c8 <inv_disable_9x_sensor_fusion+0x8>)
 80016c2:	f00b ba4f 	b.w	800cb64 <inv_unregister_mpl_start_notification>
 80016c6:	bf00      	nop
 80016c8:	08000f71 	.word	0x08000f71
 80016cc:	f3af 8000 	nop.w

080016d0 <inv_start_gyro_tc>:
 80016d0:	4802      	ldr	r0, [pc, #8]	; (80016dc <inv_start_gyro_tc+0xc>)
 80016d2:	2196      	movs	r1, #150	; 0x96
 80016d4:	2208      	movs	r2, #8
 80016d6:	f009 befb 	b.w	800b4d0 <inv_register_data_cb>
 80016da:	bf00      	nop
 80016dc:	080016e1 	.word	0x080016e1

080016e0 <inv_gtc_data_cb>:
 80016e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016e4:	b0ad      	sub	sp, #180	; 0xb4
 80016e6:	a91b      	add	r1, sp, #108	; 0x6c
 80016e8:	4604      	mov	r4, r0
 80016ea:	a81d      	add	r0, sp, #116	; 0x74
 80016ec:	f009 fea8 	bl	800b440 <inv_get_gyro_bias>
 80016f0:	a81c      	add	r0, sp, #112	; 0x70
 80016f2:	f00b f86d 	bl	800c7d0 <inv_get_motion_state>
 80016f6:	2802      	cmp	r0, #2
 80016f8:	d00d      	beq.n	8001716 <inv_gtc_data_cb+0x36>
 80016fa:	4994      	ldr	r1, [pc, #592]	; (800194c <inv_gtc_data_cb+0x26c>)
 80016fc:	f8d4 30e4 	ldr.w	r3, [r4, #228]	; 0xe4
 8001700:	f891 01b0 	ldrb.w	r0, [r1, #432]	; 0x1b0
 8001704:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8001706:	b110      	cbz	r0, 800170e <inv_gtc_data_cb+0x2e>
 8001708:	1a9b      	subs	r3, r3, r2
 800170a:	f040 80f7 	bne.w	80018fc <inv_gtc_data_cb+0x21c>
 800170e:	2000      	movs	r0, #0
 8001710:	b02d      	add	sp, #180	; 0xb4
 8001712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001716:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001718:	2b03      	cmp	r3, #3
 800171a:	d1f8      	bne.n	800170e <inv_gtc_data_cb+0x2e>
 800171c:	f009 fe76 	bl	800b40c <inv_get_gyro_bias_tc_set>
 8001720:	2800      	cmp	r0, #0
 8001722:	d0f4      	beq.n	800170e <inv_gtc_data_cb+0x2e>
 8001724:	f8df 8224 	ldr.w	r8, [pc, #548]	; 800194c <inv_gtc_data_cb+0x26c>
 8001728:	4c89      	ldr	r4, [pc, #548]	; (8001950 <inv_gtc_data_cb+0x270>)
 800172a:	f8d8 21b4 	ldr.w	r2, [r8, #436]	; 0x1b4
 800172e:	f8d8 31b8 	ldr.w	r3, [r8, #440]	; 0x1b8
 8001732:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8001734:	1a9b      	subs	r3, r3, r2
 8001736:	fb84 1403 	smull	r1, r4, r4, r3
 800173a:	17db      	asrs	r3, r3, #31
 800173c:	ebc3 0364 	rsb	r3, r3, r4, asr #1
 8001740:	1aaa      	subs	r2, r5, r2
 8001742:	fb92 f3f3 	sdiv	r3, r2, r3
 8001746:	b2dc      	uxtb	r4, r3
 8001748:	2c04      	cmp	r4, #4
 800174a:	d8e0      	bhi.n	800170e <inv_gtc_data_cb+0x2e>
 800174c:	2354      	movs	r3, #84	; 0x54
 800174e:	fb03 f904 	mul.w	r9, r3, r4
 8001752:	eb08 0c09 	add.w	ip, r8, r9
 8001756:	f89c 3050 	ldrb.w	r3, [ip, #80]	; 0x50
 800175a:	2b05      	cmp	r3, #5
 800175c:	f000 819a 	beq.w	8001a94 <inv_gtc_data_cb+0x3b4>
 8001760:	1c5a      	adds	r2, r3, #1
 8001762:	f88c 2050 	strb.w	r2, [ip, #80]	; 0x50
 8001766:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800176a:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800176e:	4423      	add	r3, r4
 8001770:	eb08 0483 	add.w	r4, r8, r3, lsl #2
 8001774:	4620      	mov	r0, r4
 8001776:	f898 11c0 	ldrb.w	r1, [r8, #448]	; 0x1c0
 800177a:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800177c:	63e5      	str	r5, [r4, #60]	; 0x3c
 800177e:	f103 020a 	add.w	r2, r3, #10
 8001782:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8001784:	f848 6023 	str.w	r6, [r8, r3, lsl #2]
 8001788:	6144      	str	r4, [r0, #20]
 800178a:	2300      	movs	r3, #0
 800178c:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800178e:	f848 0022 	str.w	r0, [r8, r2, lsl #2]
 8001792:	2901      	cmp	r1, #1
 8001794:	9320      	str	r3, [sp, #128]	; 0x80
 8001796:	9321      	str	r3, [sp, #132]	; 0x84
 8001798:	9322      	str	r3, [sp, #136]	; 0x88
 800179a:	9323      	str	r3, [sp, #140]	; 0x8c
 800179c:	9324      	str	r3, [sp, #144]	; 0x90
 800179e:	9325      	str	r3, [sp, #148]	; 0x94
 80017a0:	9326      	str	r3, [sp, #152]	; 0x98
 80017a2:	9327      	str	r3, [sp, #156]	; 0x9c
 80017a4:	9328      	str	r3, [sp, #160]	; 0xa0
 80017a6:	9329      	str	r3, [sp, #164]	; 0xa4
 80017a8:	932a      	str	r3, [sp, #168]	; 0xa8
 80017aa:	932b      	str	r3, [sp, #172]	; 0xac
 80017ac:	4a67      	ldr	r2, [pc, #412]	; (800194c <inv_gtc_data_cb+0x26c>)
 80017ae:	d1ae      	bne.n	800170e <inv_gtc_data_cb+0x2e>
 80017b0:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
 80017b4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80017b8:	e9dd 0122 	ldrd	r0, r1, [sp, #136]	; 0x88
 80017bc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80017c0:	e9dd 0124 	ldrd	r0, r1, [sp, #144]	; 0x90
 80017c4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80017c8:	e9dd 0126 	ldrd	r0, r1, [sp, #152]	; 0x98
 80017cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80017d0:	e9dd 0128 	ldrd	r0, r1, [sp, #160]	; 0xa0
 80017d4:	469c      	mov	ip, r3
 80017d6:	f8d2 31b4 	ldr.w	r3, [r2, #436]	; 0x1b4
 80017da:	f8d2 e1b8 	ldr.w	lr, [r2, #440]	; 0x1b8
 80017de:	9316      	str	r3, [sp, #88]	; 0x58
 80017e0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80017e4:	4691      	mov	r9, r2
 80017e6:	e9dd 012a 	ldrd	r0, r1, [sp, #168]	; 0xa8
 80017ea:	2200      	movs	r2, #0
 80017ec:	2300      	movs	r3, #0
 80017ee:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80017f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80017f6:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 80017fa:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
 80017fe:	4671      	mov	r1, lr
 8001800:	4654      	mov	r4, sl
 8001802:	465d      	mov	r5, fp
 8001804:	f899 e050 	ldrb.w	lr, [r9, #80]	; 0x50
 8001808:	f1be 0f00 	cmp.w	lr, #0
 800180c:	f000 80ac 	beq.w	8001968 <inv_gtc_data_cb+0x288>
 8001810:	464a      	mov	r2, r9
 8001812:	f8cd 9060 	str.w	r9, [sp, #96]	; 0x60
 8001816:	f04f 0c00 	mov.w	ip, #0
 800181a:	4689      	mov	r9, r1
 800181c:	e9cd 4500 	strd	r4, r5, [sp]
 8001820:	e00b      	b.n	800183a <inv_gtc_data_cb+0x15a>
 8001822:	9916      	ldr	r1, [sp, #88]	; 0x58
 8001824:	4299      	cmp	r1, r3
 8001826:	bfb8      	it	lt
 8001828:	4619      	movlt	r1, r3
 800182a:	9116      	str	r1, [sp, #88]	; 0x58
 800182c:	f10c 0c01 	add.w	ip, ip, #1
 8001830:	45f4      	cmp	ip, lr
 8001832:	f102 0204 	add.w	r2, r2, #4
 8001836:	f000 808d 	beq.w	8001954 <inv_gtc_data_cb+0x274>
 800183a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 800183c:	6811      	ldr	r1, [r2, #0]
 800183e:	fb81 0103 	smull	r0, r1, r1, r3
 8001842:	0c04      	lsrs	r4, r0, #16
 8001844:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8001848:	1409      	asrs	r1, r1, #16
 800184a:	9101      	str	r1, [sp, #4]
 800184c:	6951      	ldr	r1, [r2, #20]
 800184e:	9400      	str	r4, [sp, #0]
 8001850:	fb81 0103 	smull	r0, r1, r1, r3
 8001854:	0c06      	lsrs	r6, r0, #16
 8001856:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
 800185a:	140f      	asrs	r7, r1, #16
 800185c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800185e:	fb81 0103 	smull	r0, r1, r1, r3
 8001862:	ea4f 4a10 	mov.w	sl, r0, lsr #16
 8001866:	ea4a 4a01 	orr.w	sl, sl, r1, lsl #16
 800186a:	ea4f 4b21 	mov.w	fp, r1, asr #16
 800186e:	fb83 0103 	smull	r0, r1, r3, r3
 8001872:	0c04      	lsrs	r4, r0, #16
 8001874:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8001878:	9402      	str	r4, [sp, #8]
 800187a:	1409      	asrs	r1, r1, #16
 800187c:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
 8001880:	9103      	str	r1, [sp, #12]
 8001882:	6811      	ldr	r1, [r2, #0]
 8001884:	1864      	adds	r4, r4, r1
 8001886:	eb45 75e1 	adc.w	r5, r5, r1, asr #31
 800188a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800188c:	4419      	add	r1, r3
 800188e:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
 8001892:	9111      	str	r1, [sp, #68]	; 0x44
 8001894:	e9dd 4500 	ldrd	r4, r5, [sp]
 8001898:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800189c:	1824      	adds	r4, r4, r0
 800189e:	414d      	adcs	r5, r1
 80018a0:	4620      	mov	r0, r4
 80018a2:	4629      	mov	r1, r5
 80018a4:	e9dd 450a 	ldrd	r4, r5, [sp, #40]	; 0x28
 80018a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80018ac:	6951      	ldr	r1, [r2, #20]
 80018ae:	1864      	adds	r4, r4, r1
 80018b0:	eb45 75e1 	adc.w	r5, r5, r1, asr #31
 80018b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80018b8:	1980      	adds	r0, r0, r6
 80018ba:	4179      	adcs	r1, r7
 80018bc:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 80018c0:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
 80018c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80018c8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80018ca:	1864      	adds	r4, r4, r1
 80018cc:	eb45 75e1 	adc.w	r5, r5, r1, asr #31
 80018d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80018d4:	eb10 000a 	adds.w	r0, r0, sl
 80018d8:	eb41 010b 	adc.w	r1, r1, fp
 80018dc:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80018e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80018e4:	e9dd 4512 	ldrd	r4, r5, [sp, #72]	; 0x48
 80018e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80018ec:	1900      	adds	r0, r0, r4
 80018ee:	4169      	adcs	r1, r5
 80018f0:	454b      	cmp	r3, r9
 80018f2:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 80018f6:	da94      	bge.n	8001822 <inv_gtc_data_cb+0x142>
 80018f8:	4699      	mov	r9, r3
 80018fa:	e797      	b.n	800182c <inv_gtc_data_cb+0x14c>
 80018fc:	f8d1 71a4 	ldr.w	r7, [r1, #420]	; 0x1a4
 8001900:	f8d1 21ac 	ldr.w	r2, [r1, #428]	; 0x1ac
 8001904:	f8d1 01a8 	ldr.w	r0, [r1, #424]	; 0x1a8
 8001908:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800190a:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800190c:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 800190e:	fb83 0100 	smull	r0, r1, r3, r0
 8001912:	fb83 8907 	smull	r8, r9, r3, r7
 8001916:	fb83 ab02 	smull	sl, fp, r3, r2
 800191a:	ea4f 4e18 	mov.w	lr, r8, lsr #16
 800191e:	0c07      	lsrs	r7, r0, #16
 8001920:	ea4f 421a 	mov.w	r2, sl, lsr #16
 8001924:	ea4e 4e09 	orr.w	lr, lr, r9, lsl #16
 8001928:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800192c:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
 8001930:	a81d      	add	r0, sp, #116	; 0x74
 8001932:	4476      	add	r6, lr
 8001934:	4414      	add	r4, r2
 8001936:	443d      	add	r5, r7
 8001938:	2103      	movs	r1, #3
 800193a:	961d      	str	r6, [sp, #116]	; 0x74
 800193c:	951e      	str	r5, [sp, #120]	; 0x78
 800193e:	941f      	str	r4, [sp, #124]	; 0x7c
 8001940:	f009 fd20 	bl	800b384 <inv_set_gyro_bias>
 8001944:	2000      	movs	r0, #0
 8001946:	b02d      	add	sp, #180	; 0xb4
 8001948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800194c:	20000280 	.word	0x20000280
 8001950:	66666667 	.word	0x66666667
 8001954:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8001956:	e9dd 4500 	ldrd	r4, r5, [sp]
 800195a:	4463      	add	r3, ip
 800195c:	4649      	mov	r1, r9
 800195e:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8001962:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
 8001966:	9317      	str	r3, [sp, #92]	; 0x5c
 8001968:	4b5d      	ldr	r3, [pc, #372]	; (8001ae0 <inv_gtc_data_cb+0x400>)
 800196a:	f109 0954 	add.w	r9, r9, #84	; 0x54
 800196e:	4599      	cmp	r9, r3
 8001970:	f47f af48 	bne.w	8001804 <inv_gtc_data_cb+0x124>
 8001974:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8001976:	f8d8 31bc 	ldr.w	r3, [r8, #444]	; 0x1bc
 800197a:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
 800197e:	ebc1 0a02 	rsb	sl, r1, r2
 8001982:	468e      	mov	lr, r1
 8001984:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8001988:	e9cd 0120 	strd	r0, r1, [sp, #128]	; 0x80
 800198c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8001990:	e9cd 0122 	strd	r0, r1, [sp, #136]	; 0x88
 8001994:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8001998:	e9cd 0124 	strd	r0, r1, [sp, #144]	; 0x90
 800199c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80019a0:	e9cd 0126 	strd	r0, r1, [sp, #152]	; 0x98
 80019a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80019a8:	e9cd 0128 	strd	r0, r1, [sp, #160]	; 0xa0
 80019ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80019b0:	459a      	cmp	sl, r3
 80019b2:	e9cd 012a 	strd	r0, r1, [sp, #168]	; 0xa8
 80019b6:	f6ff aeaa 	blt.w	800170e <inv_gtc_data_cb+0x2e>
 80019ba:	fb8c 230c 	smull	r2, r3, ip, ip
 80019be:	e9dd 4512 	ldrd	r4, r5, [sp, #72]	; 0x48
 80019c2:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 80019c4:	f8df a118 	ldr.w	sl, [pc, #280]	; 8001ae0 <inv_gtc_data_cb+0x400>
 80019c8:	f8cd a008 	str.w	sl, [sp, #8]
 80019cc:	0c11      	lsrs	r1, r2, #16
 80019ce:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80019d2:	9100      	str	r1, [sp, #0]
 80019d4:	141b      	asrs	r3, r3, #16
 80019d6:	fba4 0107 	umull	r0, r1, r4, r7
 80019da:	9301      	str	r3, [sp, #4]
 80019dc:	fb07 1305 	mla	r3, r7, r5, r1
 80019e0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80019e4:	9309      	str	r3, [sp, #36]	; 0x24
 80019e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80019ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80019ee:	1a82      	subs	r2, r0, r2
 80019f0:	eb61 0303 	sbc.w	r3, r1, r3
 80019f4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80019f8:	4662      	mov	r2, ip
 80019fa:	17d3      	asrs	r3, r2, #31
 80019fc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8001a00:	ae26      	add	r6, sp, #152	; 0x98
 8001a02:	f10d 0980 	add.w	r9, sp, #128	; 0x80
 8001a06:	9706      	str	r7, [sp, #24]
 8001a08:	e899 0030 	ldmia.w	r9, {r4, r5}
 8001a0c:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8001a10:	e896 0003 	ldmia.w	r6, {r0, r1}
 8001a14:	fb04 fe0b 	mul.w	lr, r4, fp
 8001a18:	fb05 ee0a 	mla	lr, r5, sl, lr
 8001a1c:	2700      	movs	r7, #0
 8001a1e:	fba4 450a 	umull	r4, r5, r4, sl
 8001a22:	4475      	add	r5, lr
 8001a24:	fb00 fe07 	mul.w	lr, r0, r7
 8001a28:	9f06      	ldr	r7, [sp, #24]
 8001a2a:	fb01 ee07 	mla	lr, r1, r7, lr
 8001a2e:	fba0 0107 	umull	r0, r1, r0, r7
 8001a32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001a36:	4471      	add	r1, lr
 8001a38:	e9dd ab08 	ldrd	sl, fp, [sp, #32]
 8001a3c:	9105      	str	r1, [sp, #20]
 8001a3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8001a42:	458b      	cmp	fp, r1
 8001a44:	bf08      	it	eq
 8001a46:	4582      	cmpeq	sl, r0
 8001a48:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8001a4c:	f106 0608 	add.w	r6, r6, #8
 8001a50:	f109 0908 	add.w	r9, r9, #8
 8001a54:	d014      	beq.n	8001a80 <inv_gtc_data_cb+0x3a0>
 8001a56:	0c27      	lsrs	r7, r4, #16
 8001a58:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
 8001a5c:	142c      	asrs	r4, r5, #16
 8001a5e:	9714      	str	r7, [sp, #80]	; 0x50
 8001a60:	9415      	str	r4, [sp, #84]	; 0x54
 8001a62:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
 8001a66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001a6a:	1b00      	subs	r0, r0, r4
 8001a6c:	eb61 0105 	sbc.w	r1, r1, r5
 8001a70:	0409      	lsls	r1, r1, #16
 8001a72:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8001a76:	0400      	lsls	r0, r0, #16
 8001a78:	f001 ffc4 	bl	8003a04 <__aeabi_ldivmod>
 8001a7c:	9b02      	ldr	r3, [sp, #8]
 8001a7e:	6018      	str	r0, [r3, #0]
 8001a80:	9b02      	ldr	r3, [sp, #8]
 8001a82:	3304      	adds	r3, #4
 8001a84:	9302      	str	r3, [sp, #8]
 8001a86:	ab2c      	add	r3, sp, #176	; 0xb0
 8001a88:	429e      	cmp	r6, r3
 8001a8a:	d1bd      	bne.n	8001a08 <inv_gtc_data_cb+0x328>
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	f888 31b0 	strb.w	r3, [r8, #432]	; 0x1b0
 8001a92:	e63c      	b.n	800170e <inv_gtc_data_cb+0x2e>
 8001a94:	eb08 0009 	add.w	r0, r8, r9
 8001a98:	4601      	mov	r1, r0
 8001a9a:	3140      	adds	r1, #64	; 0x40
 8001a9c:	2210      	movs	r2, #16
 8001a9e:	303c      	adds	r0, #60	; 0x3c
 8001aa0:	f8cd c010 	str.w	ip, [sp, #16]
 8001aa4:	f00b f99a 	bl	800cddc <memmove>
 8001aa8:	f8dd c010 	ldr.w	ip, [sp, #16]
 8001aac:	f109 0104 	add.w	r1, r9, #4
 8001ab0:	4660      	mov	r0, ip
 8001ab2:	4441      	add	r1, r8
 8001ab4:	2210      	movs	r2, #16
 8001ab6:	f00b f991 	bl	800cddc <memmove>
 8001aba:	eb08 0009 	add.w	r0, r8, r9
 8001abe:	4601      	mov	r1, r0
 8001ac0:	3118      	adds	r1, #24
 8001ac2:	2210      	movs	r2, #16
 8001ac4:	3014      	adds	r0, #20
 8001ac6:	f00b f989 	bl	800cddc <memmove>
 8001aca:	f109 0028 	add.w	r0, r9, #40	; 0x28
 8001ace:	f109 012c 	add.w	r1, r9, #44	; 0x2c
 8001ad2:	4440      	add	r0, r8
 8001ad4:	4441      	add	r1, r8
 8001ad6:	2210      	movs	r2, #16
 8001ad8:	f00b f980 	bl	800cddc <memmove>
 8001adc:	2304      	movs	r3, #4
 8001ade:	e642      	b.n	8001766 <inv_gtc_data_cb+0x86>
 8001ae0:	20000424 	.word	0x20000424

08001ae4 <inv_gtc_store>:
 8001ae4:	b470      	push	{r4, r5, r6}
 8001ae6:	4e0b      	ldr	r6, [pc, #44]	; (8001b14 <inv_gtc_store+0x30>)
 8001ae8:	f506 73d2 	add.w	r3, r6, #420	; 0x1a4
 8001aec:	4605      	mov	r5, r0
 8001aee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001af2:	b085      	sub	sp, #20
 8001af4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8001af8:	f896 31b0 	ldrb.w	r3, [r6, #432]	; 0x1b0
 8001afc:	f88d 300c 	strb.w	r3, [sp, #12]
 8001b00:	466c      	mov	r4, sp
 8001b02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b04:	6028      	str	r0, [r5, #0]
 8001b06:	2000      	movs	r0, #0
 8001b08:	6069      	str	r1, [r5, #4]
 8001b0a:	60aa      	str	r2, [r5, #8]
 8001b0c:	60eb      	str	r3, [r5, #12]
 8001b0e:	b005      	add	sp, #20
 8001b10:	bc70      	pop	{r4, r5, r6}
 8001b12:	4770      	bx	lr
 8001b14:	20000280 	.word	0x20000280

08001b18 <inv_gtc_load>:
 8001b18:	b470      	push	{r4, r5, r6}
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	b085      	sub	sp, #20
 8001b1e:	6800      	ldr	r0, [r0, #0]
 8001b20:	6859      	ldr	r1, [r3, #4]
 8001b22:	689a      	ldr	r2, [r3, #8]
 8001b24:	68db      	ldr	r3, [r3, #12]
 8001b26:	4e07      	ldr	r6, [pc, #28]	; (8001b44 <inv_gtc_load+0x2c>)
 8001b28:	466c      	mov	r4, sp
 8001b2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b2c:	f506 73d2 	add.w	r3, r6, #420	; 0x1a4
 8001b30:	f89d 400c 	ldrb.w	r4, [sp, #12]
 8001b34:	f886 41b0 	strb.w	r4, [r6, #432]	; 0x1b0
 8001b38:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001b3c:	2000      	movs	r0, #0
 8001b3e:	b005      	add	sp, #20
 8001b40:	bc70      	pop	{r4, r5, r6}
 8001b42:	4770      	bx	lr
 8001b44:	20000280 	.word	0x20000280

08001b48 <inv_init_gyro_ts>:
 8001b48:	b510      	push	{r4, lr}
 8001b4a:	4c0b      	ldr	r4, [pc, #44]	; (8001b78 <inv_init_gyro_ts+0x30>)
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	4620      	mov	r0, r4
 8001b50:	f44f 72e2 	mov.w	r2, #452	; 0x1c4
 8001b54:	f00b f95c 	bl	800ce10 <memset>
 8001b58:	4b08      	ldr	r3, [pc, #32]	; (8001b7c <inv_init_gyro_ts+0x34>)
 8001b5a:	f8c4 31b4 	str.w	r3, [r4, #436]	; 0x1b4
 8001b5e:	2301      	movs	r3, #1
 8001b60:	f44f 01aa 	mov.w	r1, #5570560	; 0x550000
 8001b64:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8001b68:	f884 31c0 	strb.w	r3, [r4, #448]	; 0x1c0
 8001b6c:	f8c4 11b8 	str.w	r1, [r4, #440]	; 0x1b8
 8001b70:	f8c4 21bc 	str.w	r2, [r4, #444]	; 0x1bc
 8001b74:	2000      	movs	r0, #0
 8001b76:	bd10      	pop	{r4, pc}
 8001b78:	20000280 	.word	0x20000280
 8001b7c:	ffd80000 	.word	0xffd80000

08001b80 <inv_set_gtc_max_temp>:
 8001b80:	4b02      	ldr	r3, [pc, #8]	; (8001b8c <inv_set_gtc_max_temp+0xc>)
 8001b82:	f8c3 01b8 	str.w	r0, [r3, #440]	; 0x1b8
 8001b86:	2000      	movs	r0, #0
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	20000280 	.word	0x20000280

08001b90 <inv_set_gtc_min_temp>:
 8001b90:	4b02      	ldr	r3, [pc, #8]	; (8001b9c <inv_set_gtc_min_temp+0xc>)
 8001b92:	f8c3 01b4 	str.w	r0, [r3, #436]	; 0x1b4
 8001b96:	2000      	movs	r0, #0
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	20000280 	.word	0x20000280

08001ba0 <inv_set_gtc_min_diff>:
 8001ba0:	4b02      	ldr	r3, [pc, #8]	; (8001bac <inv_set_gtc_min_diff+0xc>)
 8001ba2:	f8c3 01bc 	str.w	r0, [r3, #444]	; 0x1bc
 8001ba6:	2000      	movs	r0, #0
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	20000280 	.word	0x20000280

08001bb0 <inv_get_gyro_ts>:
 8001bb0:	b158      	cbz	r0, 8001bca <inv_get_gyro_ts+0x1a>
 8001bb2:	4b07      	ldr	r3, [pc, #28]	; (8001bd0 <inv_get_gyro_ts+0x20>)
 8001bb4:	f8d3 21a4 	ldr.w	r2, [r3, #420]	; 0x1a4
 8001bb8:	6002      	str	r2, [r0, #0]
 8001bba:	f8d3 21a8 	ldr.w	r2, [r3, #424]	; 0x1a8
 8001bbe:	6042      	str	r2, [r0, #4]
 8001bc0:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
 8001bc4:	6083      	str	r3, [r0, #8]
 8001bc6:	2000      	movs	r0, #0
 8001bc8:	4770      	bx	lr
 8001bca:	2016      	movs	r0, #22
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	20000280 	.word	0x20000280

08001bd4 <inv_set_gyro_ts>:
 8001bd4:	2024      	movs	r0, #36	; 0x24
 8001bd6:	4770      	bx	lr

08001bd8 <inv_set_gtc_order>:
 8001bd8:	4603      	mov	r3, r0
 8001bda:	b908      	cbnz	r0, 8001be0 <inv_set_gtc_order+0x8>
 8001bdc:	2024      	movs	r0, #36	; 0x24
 8001bde:	4770      	bx	lr
 8001be0:	4a02      	ldr	r2, [pc, #8]	; (8001bec <inv_set_gtc_order+0x14>)
 8001be2:	2000      	movs	r0, #0
 8001be4:	f882 31c0 	strb.w	r3, [r2, #448]	; 0x1c0
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	20000280 	.word	0x20000280

08001bf0 <inv_print_gtc_data>:
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	4770      	bx	lr

08001bf4 <inv_stop_gyro_tc>:
 8001bf4:	4801      	ldr	r0, [pc, #4]	; (8001bfc <inv_stop_gyro_tc+0x8>)
 8001bf6:	f009 bd11 	b.w	800b61c <inv_unregister_data_cb>
 8001bfa:	bf00      	nop
 8001bfc:	080016e1 	.word	0x080016e1

08001c00 <inv_enable_gyro_tc>:
 8001c00:	b508      	push	{r3, lr}
 8001c02:	f7ff ffa1 	bl	8001b48 <inv_init_gyro_ts>
 8001c06:	480a      	ldr	r0, [pc, #40]	; (8001c30 <inv_enable_gyro_tc+0x30>)
 8001c08:	490a      	ldr	r1, [pc, #40]	; (8001c34 <inv_enable_gyro_tc+0x34>)
 8001c0a:	2210      	movs	r2, #16
 8001c0c:	f44f 739a 	mov.w	r3, #308	; 0x134
 8001c10:	f00b f83e 	bl	800cc90 <inv_register_load_store>
 8001c14:	b108      	cbz	r0, 8001c1a <inv_enable_gyro_tc+0x1a>
 8001c16:	2001      	movs	r0, #1
 8001c18:	bd08      	pop	{r3, pc}
 8001c1a:	4807      	ldr	r0, [pc, #28]	; (8001c38 <inv_enable_gyro_tc+0x38>)
 8001c1c:	f00a ffe2 	bl	800cbe4 <inv_register_mpl_start_notification>
 8001c20:	2800      	cmp	r0, #0
 8001c22:	d1f8      	bne.n	8001c16 <inv_enable_gyro_tc+0x16>
 8001c24:	4b05      	ldr	r3, [pc, #20]	; (8001c3c <inv_enable_gyro_tc+0x3c>)
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 21b1 	strb.w	r2, [r3, #433]	; 0x1b1
 8001c2c:	bd08      	pop	{r3, pc}
 8001c2e:	bf00      	nop
 8001c30:	08001b19 	.word	0x08001b19
 8001c34:	08001ae5 	.word	0x08001ae5
 8001c38:	080016d1 	.word	0x080016d1
 8001c3c:	20000280 	.word	0x20000280

08001c40 <inv_disable_gyro_tc>:
 8001c40:	b510      	push	{r4, lr}
 8001c42:	4c08      	ldr	r4, [pc, #32]	; (8001c64 <inv_disable_gyro_tc+0x24>)
 8001c44:	f894 01b1 	ldrb.w	r0, [r4, #433]	; 0x1b1
 8001c48:	b900      	cbnz	r0, 8001c4c <inv_disable_gyro_tc+0xc>
 8001c4a:	bd10      	pop	{r4, pc}
 8001c4c:	4806      	ldr	r0, [pc, #24]	; (8001c68 <inv_disable_gyro_tc+0x28>)
 8001c4e:	f009 fce5 	bl	800b61c <inv_unregister_data_cb>
 8001c52:	4806      	ldr	r0, [pc, #24]	; (8001c6c <inv_disable_gyro_tc+0x2c>)
 8001c54:	f00a ff86 	bl	800cb64 <inv_unregister_mpl_start_notification>
 8001c58:	b910      	cbnz	r0, 8001c60 <inv_disable_gyro_tc+0x20>
 8001c5a:	f884 01b1 	strb.w	r0, [r4, #433]	; 0x1b1
 8001c5e:	bd10      	pop	{r4, pc}
 8001c60:	2001      	movs	r0, #1
 8001c62:	bd10      	pop	{r4, pc}
 8001c64:	20000280 	.word	0x20000280
 8001c68:	080016e1 	.word	0x080016e1
 8001c6c:	080016d1 	.word	0x080016d1

08001c70 <inv_start_magnetic_disturbance>:
 8001c70:	4802      	ldr	r0, [pc, #8]	; (8001c7c <inv_start_magnetic_disturbance+0xc>)
 8001c72:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001c76:	2204      	movs	r2, #4
 8001c78:	f009 bc2a 	b.w	800b4d0 <inv_register_data_cb>
 8001c7c:	080022ad 	.word	0x080022ad

08001c80 <inv_set_magnetic_disturbance>:
 8001c80:	2800      	cmp	r0, #0
 8001c82:	dd05      	ble.n	8001c90 <inv_set_magnetic_disturbance+0x10>
 8001c84:	4b03      	ldr	r3, [pc, #12]	; (8001c94 <inv_set_magnetic_disturbance+0x14>)
 8001c86:	2201      	movs	r2, #1
 8001c88:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
 8001c8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8001c90:	2000      	movs	r0, #0
 8001c92:	4770      	bx	lr
 8001c94:	20000444 	.word	0x20000444

08001c98 <inv_init_magnetic_disturbance>:
 8001c98:	b570      	push	{r4, r5, r6, lr}
 8001c9a:	4c0c      	ldr	r4, [pc, #48]	; (8001ccc <inv_init_magnetic_disturbance+0x34>)
 8001c9c:	4e0c      	ldr	r6, [pc, #48]	; (8001cd0 <inv_init_magnetic_disturbance+0x38>)
 8001c9e:	4d0d      	ldr	r5, [pc, #52]	; (8001cd4 <inv_init_magnetic_disturbance+0x3c>)
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	4620      	mov	r0, r4
 8001ca4:	22b8      	movs	r2, #184	; 0xb8
 8001ca6:	f00b f8b3 	bl	800ce10 <memset>
 8001caa:	4a0b      	ldr	r2, [pc, #44]	; (8001cd8 <inv_init_magnetic_disturbance+0x40>)
 8001cac:	4b0b      	ldr	r3, [pc, #44]	; (8001cdc <inv_init_magnetic_disturbance+0x44>)
 8001cae:	60e2      	str	r2, [r4, #12]
 8001cb0:	480b      	ldr	r0, [pc, #44]	; (8001ce0 <inv_init_magnetic_disturbance+0x48>)
 8001cb2:	6060      	str	r0, [r4, #4]
 8001cb4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001cb8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001cbc:	60a6      	str	r6, [r4, #8]
 8001cbe:	6025      	str	r5, [r4, #0]
 8001cc0:	6661      	str	r1, [r4, #100]	; 0x64
 8001cc2:	67e2      	str	r2, [r4, #124]	; 0x7c
 8001cc4:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
 8001cc8:	2000      	movs	r0, #0
 8001cca:	bd70      	pop	{r4, r5, r6, pc}
 8001ccc:	20000444 	.word	0x20000444
 8001cd0:	c2b40000 	.word	0xc2b40000
 8001cd4:	42700000 	.word	0x42700000
 8001cd8:	42b40000 	.word	0x42b40000
 8001cdc:	3e2e147b 	.word	0x3e2e147b
 8001ce0:	41f00000 	.word	0x41f00000

08001ce4 <inv_stop_magnetic_disturbance>:
 8001ce4:	4801      	ldr	r0, [pc, #4]	; (8001cec <inv_stop_magnetic_disturbance+0x8>)
 8001ce6:	f009 bc99 	b.w	800b61c <inv_unregister_data_cb>
 8001cea:	bf00      	nop
 8001cec:	080022ad 	.word	0x080022ad

08001cf0 <inv_enable_magnetic_disturbance>:
 8001cf0:	b508      	push	{r3, lr}
 8001cf2:	f7ff ffd1 	bl	8001c98 <inv_init_magnetic_disturbance>
 8001cf6:	b100      	cbz	r0, 8001cfa <inv_enable_magnetic_disturbance+0xa>
 8001cf8:	bd08      	pop	{r3, pc}
 8001cfa:	4a06      	ldr	r2, [pc, #24]	; (8001d14 <inv_enable_magnetic_disturbance+0x24>)
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001d02:	2301      	movs	r3, #1
 8001d04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001d08:	4803      	ldr	r0, [pc, #12]	; (8001d18 <inv_enable_magnetic_disturbance+0x28>)
 8001d0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001d0e:	f00a bf69 	b.w	800cbe4 <inv_register_mpl_start_notification>
 8001d12:	bf00      	nop
 8001d14:	20000444 	.word	0x20000444
 8001d18:	08001c71 	.word	0x08001c71

08001d1c <inv_disable_magnetic_disturbance>:
 8001d1c:	b510      	push	{r4, lr}
 8001d1e:	4c04      	ldr	r4, [pc, #16]	; (8001d30 <inv_disable_magnetic_disturbance+0x14>)
 8001d20:	4620      	mov	r0, r4
 8001d22:	f009 fc7b 	bl	800b61c <inv_unregister_data_cb>
 8001d26:	4620      	mov	r0, r4
 8001d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d2c:	f009 bc76 	b.w	800b61c <inv_unregister_data_cb>
 8001d30:	080022ad 	.word	0x080022ad

08001d34 <inv_disable_dip_tracking>:
 8001d34:	4b02      	ldr	r3, [pc, #8]	; (8001d40 <inv_disable_dip_tracking+0xc>)
 8001d36:	2000      	movs	r0, #0
 8001d38:	f8c3 008c 	str.w	r0, [r3, #140]	; 0x8c
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	20000444 	.word	0x20000444

08001d44 <inv_enable_dip_tracking>:
 8001d44:	4b02      	ldr	r3, [pc, #8]	; (8001d50 <inv_enable_dip_tracking+0xc>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001d4c:	2000      	movs	r0, #0
 8001d4e:	4770      	bx	lr
 8001d50:	20000444 	.word	0x20000444

08001d54 <inv_track_dip_angle>:
 8001d54:	4b23      	ldr	r3, [pc, #140]	; (8001de4 <inv_track_dip_angle+0x90>)
 8001d56:	b150      	cbz	r0, 8001d6e <inv_track_dip_angle+0x1a>
 8001d58:	2801      	cmp	r0, #1
 8001d5a:	d017      	beq.n	8001d8c <inv_track_dip_angle+0x38>
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	2101      	movs	r1, #1
 8001d60:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
 8001d64:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001d68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8001d6c:	4770      	bx	lr
 8001d6e:	2100      	movs	r1, #0
 8001d70:	2201      	movs	r2, #1
 8001d72:	ed83 0a28 	vstr	s0, [r3, #160]	; 0xa0
 8001d76:	ed83 0a29 	vstr	s0, [r3, #164]	; 0xa4
 8001d7a:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
 8001d7e:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
 8001d82:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
 8001d86:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8001d8a:	4770      	bx	lr
 8001d8c:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8001d90:	ed93 7a27 	vldr	s14, [r3, #156]	; 0x9c
 8001d94:	ee70 7a67 	vsub.f32	s15, s0, s15
 8001d98:	eef0 7ae7 	vabs.f32	s15, s15
 8001d9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da4:	d516      	bpl.n	8001dd4 <inv_track_dip_angle+0x80>
 8001da6:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8001daa:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8001dae:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001db2:	3201      	adds	r2, #1
 8001db4:	2a31      	cmp	r2, #49	; 0x31
 8001db6:	ed83 0a29 	vstr	s0, [r3, #164]	; 0xa4
 8001dba:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8001dbe:	dd0f      	ble.n	8001de0 <inv_track_dip_angle+0x8c>
 8001dc0:	eddf 7a09 	vldr	s15, [pc, #36]	; 8001de8 <inv_track_dip_angle+0x94>
 8001dc4:	ee80 0a27 	vdiv.f32	s0, s0, s15
 8001dc8:	2202      	movs	r2, #2
 8001dca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8001dce:	ed83 0a2a 	vstr	s0, [r3, #168]	; 0xa8
 8001dd2:	4770      	bx	lr
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8001dda:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8001dde:	4770      	bx	lr
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	20000444 	.word	0x20000444
 8001de8:	42480000 	.word	0x42480000

08001dec <ComputeAngleVelocity>:
 8001dec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dee:	b08f      	sub	sp, #60	; 0x3c
 8001df0:	4606      	mov	r6, r0
 8001df2:	460d      	mov	r5, r1
 8001df4:	a905      	add	r1, sp, #20
 8001df6:	4614      	mov	r4, r2
 8001df8:	f00a fa6d 	bl	800c2d6 <inv_quaternion_to_rotation>
 8001dfc:	aa01      	add	r2, sp, #4
 8001dfe:	4628      	mov	r0, r5
 8001e00:	4631      	mov	r1, r6
 8001e02:	f009 fe4b 	bl	800ba9c <inv_q_mult>
 8001e06:	4630      	mov	r0, r6
 8001e08:	4629      	mov	r1, r5
 8001e0a:	f009 ff41 	bl	800bc90 <inv_q_invert>
 8001e0e:	af05      	add	r7, sp, #20
 8001e10:	f1a4 0c04 	sub.w	ip, r4, #4
 8001e14:	f104 0208 	add.w	r2, r4, #8
 8001e18:	f10d 0e10 	add.w	lr, sp, #16
 8001e1c:	ab01      	add	r3, sp, #4
 8001e1e:	463c      	mov	r4, r7
 8001e20:	2000      	movs	r0, #0
 8001e22:	2100      	movs	r1, #0
 8001e24:	f853 5f04 	ldr.w	r5, [r3, #4]!
 8001e28:	f854 6b04 	ldr.w	r6, [r4], #4
 8001e2c:	4573      	cmp	r3, lr
 8001e2e:	fbc5 0106 	smlal	r0, r1, r5, r6
 8001e32:	d1f7      	bne.n	8001e24 <ComputeAngleVelocity+0x38>
 8001e34:	0f83      	lsrs	r3, r0, #30
 8001e36:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 8001e3a:	f84c 3f04 	str.w	r3, [ip, #4]!
 8001e3e:	4594      	cmp	ip, r2
 8001e40:	f107 070c 	add.w	r7, r7, #12
 8001e44:	d1ea      	bne.n	8001e1c <ComputeAngleVelocity+0x30>
 8001e46:	b00f      	add	sp, #60	; 0x3c
 8001e48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e4a:	bf00      	nop

08001e4c <Mag3ofNormalizedLong>:
 8001e4c:	ed90 0a01 	vldr	s0, [r0, #4]
 8001e50:	ed90 7a00 	vldr	s14, [r0]
 8001e54:	edd0 7a02 	vldr	s15, [r0, #8]
 8001e58:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8001e5c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001e60:	ee20 0a00 	vmul.f32	s0, s0, s0
 8001e64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e68:	eea7 0a07 	vfma.f32	s0, s14, s14
 8001e6c:	eea7 0aa7 	vfma.f32	s0, s15, s15
 8001e70:	eef1 7ac0 	vsqrt.f32	s15, s0
 8001e74:	eef4 7a67 	vcmp.f32	s15, s15
 8001e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7c:	d104      	bne.n	8001e88 <Mag3ofNormalizedLong+0x3c>
 8001e7e:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8001e9c <Mag3ofNormalizedLong+0x50>
 8001e82:	ee27 0a80 	vmul.f32	s0, s15, s0
 8001e86:	4770      	bx	lr
 8001e88:	b508      	push	{r3, lr}
 8001e8a:	f00e f983 	bl	8010194 <sqrtf>
 8001e8e:	eef0 7a40 	vmov.f32	s15, s0
 8001e92:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8001e9c <Mag3ofNormalizedLong+0x50>
 8001e96:	ee27 0a80 	vmul.f32	s0, s15, s0
 8001e9a:	bd08      	pop	{r3, pc}
 8001e9c:	37800000 	.word	0x37800000

08001ea0 <MagDisturbSetDisturbance>:
 8001ea0:	b510      	push	{r4, lr}
 8001ea2:	4c1e      	ldr	r4, [pc, #120]	; (8001f1c <MagDisturbSetDisturbance+0x7c>)
 8001ea4:	edd4 7a00 	vldr	s15, [r4]
 8001ea8:	eef4 7ac0 	vcmpe.f32	s15, s0
 8001eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb0:	d406      	bmi.n	8001ec0 <MagDisturbSetDisturbance+0x20>
 8001eb2:	edd4 7a01 	vldr	s15, [r4, #4]
 8001eb6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ebe:	d512      	bpl.n	8001ee6 <MagDisturbSetDisturbance+0x46>
 8001ec0:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001ec2:	4a16      	ldr	r2, [pc, #88]	; (8001f1c <MagDisturbSetDisturbance+0x7c>)
 8001ec4:	b1a3      	cbz	r3, 8001ef0 <MagDisturbSetDisturbance+0x50>
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	2300      	movs	r3, #0
 8001eca:	6762      	str	r2, [r4, #116]	; 0x74
 8001ecc:	67a3      	str	r3, [r4, #120]	; 0x78
 8001ece:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8001ed0:	4912      	ldr	r1, [pc, #72]	; (8001f1c <MagDisturbSetDisturbance+0x7c>)
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	dc06      	bgt.n	8001ee4 <MagDisturbSetDisturbance+0x44>
 8001ed6:	6f4b      	ldr	r3, [r1, #116]	; 0x74
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	bf04      	itt	eq
 8001edc:	2300      	moveq	r3, #0
 8001ede:	65cb      	streq	r3, [r1, #92]	; 0x5c
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	6763      	str	r3, [r4, #116]	; 0x74
 8001ee4:	bd10      	pop	{r4, pc}
 8001ee6:	6923      	ldr	r3, [r4, #16]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d007      	beq.n	8001efc <MagDisturbSetDisturbance+0x5c>
 8001eec:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8001eee:	e7ee      	b.n	8001ece <MagDisturbSetDisturbance+0x2e>
 8001ef0:	f102 0018 	add.w	r0, r2, #24
 8001ef4:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8001ef6:	f00a fc2d 	bl	800c754 <inv_set_compass_correction>
 8001efa:	e7e4      	b.n	8001ec6 <MagDisturbSetDisturbance+0x26>
 8001efc:	edd4 7a03 	vldr	s15, [r4, #12]
 8001f00:	eef4 7ae0 	vcmpe.f32	s15, s1
 8001f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f08:	d4da      	bmi.n	8001ec0 <MagDisturbSetDisturbance+0x20>
 8001f0a:	edd4 7a02 	vldr	s15, [r4, #8]
 8001f0e:	eef4 0ae7 	vcmpe.f32	s1, s15
 8001f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f16:	d5e9      	bpl.n	8001eec <MagDisturbSetDisturbance+0x4c>
 8001f18:	e7d2      	b.n	8001ec0 <MagDisturbSetDisturbance+0x20>
 8001f1a:	bf00      	nop
 8001f1c:	20000444 	.word	0x20000444

08001f20 <MagDisturbCheckSettling>:
 8001f20:	b510      	push	{r4, lr}
 8001f22:	ed2d 8b02 	vpush	{d8}
 8001f26:	4604      	mov	r4, r0
 8001f28:	eeb0 8a40 	vmov.f32	s16, s0
 8001f2c:	f00a fc44 	bl	800c7b8 <inv_get_acc_state>
 8001f30:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <MagDisturbCheckSettling+0x50>)
 8001f32:	b930      	cbnz	r0, 8001f42 <MagDisturbCheckSettling+0x22>
 8001f34:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8001f74 <MagDisturbCheckSettling+0x54>
 8001f38:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8001f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f40:	dd10      	ble.n	8001f64 <MagDisturbCheckSettling+0x44>
 8001f42:	2200      	movs	r2, #0
 8001f44:	611a      	str	r2, [r3, #16]
 8001f46:	615a      	str	r2, [r3, #20]
 8001f48:	6958      	ldr	r0, [r3, #20]
 8001f4a:	4a09      	ldr	r2, [pc, #36]	; (8001f70 <MagDisturbCheckSettling+0x50>)
 8001f4c:	4420      	add	r0, r4
 8001f4e:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8001f52:	6158      	str	r0, [r3, #20]
 8001f54:	dd03      	ble.n	8001f5e <MagDisturbCheckSettling+0x3e>
 8001f56:	2101      	movs	r1, #1
 8001f58:	2300      	movs	r3, #0
 8001f5a:	6111      	str	r1, [r2, #16]
 8001f5c:	6153      	str	r3, [r2, #20]
 8001f5e:	ecbd 8b02 	vpop	{d8}
 8001f62:	bd10      	pop	{r4, pc}
 8001f64:	691a      	ldr	r2, [r3, #16]
 8001f66:	2a00      	cmp	r2, #0
 8001f68:	d0ee      	beq.n	8001f48 <MagDisturbCheckSettling+0x28>
 8001f6a:	ecbd 8b02 	vpop	{d8}
 8001f6e:	bd10      	pop	{r4, pc}
 8001f70:	20000444 	.word	0x20000444
 8001f74:	461c4000 	.word	0x461c4000

08001f78 <inv_check_magnetic_disturbance>:
 8001f78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f7c:	ed2d 8b04 	vpush	{d8-d9}
 8001f80:	4dc2      	ldr	r5, [pc, #776]	; (800228c <inv_check_magnetic_disturbance+0x314>)
 8001f82:	b08b      	sub	sp, #44	; 0x2c
 8001f84:	2400      	movs	r4, #0
 8001f86:	9404      	str	r4, [sp, #16]
 8001f88:	9405      	str	r4, [sp, #20]
 8001f8a:	9406      	str	r4, [sp, #24]
 8001f8c:	f8d5 4088 	ldr.w	r4, [r5, #136]	; 0x88
 8001f90:	b934      	cbnz	r4, 8001fa0 <inv_check_magnetic_disturbance+0x28>
 8001f92:	2300      	movs	r3, #0
 8001f94:	4618      	mov	r0, r3
 8001f96:	b00b      	add	sp, #44	; 0x2c
 8001f98:	ecbd 8b04 	vpop	{d8-d9}
 8001f9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001fa0:	461c      	mov	r4, r3
 8001fa2:	4616      	mov	r6, r2
 8001fa4:	4688      	mov	r8, r1
 8001fa6:	4607      	mov	r7, r0
 8001fa8:	f009 f8e4 	bl	800b174 <inv_get_gyro_on>
 8001fac:	2800      	cmp	r0, #0
 8001fae:	f040 8130 	bne.w	8002212 <inv_check_magnetic_disturbance+0x29a>
 8001fb2:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
 8001fb6:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800228c <inv_check_magnetic_disturbance+0x314>
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	dd11      	ble.n	8001fe2 <inv_check_magnetic_disturbance+0x6a>
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	f8c9 3084 	str.w	r3, [r9, #132]	; 0x84
 8001fc4:	f009 f8d6 	bl	800b174 <inv_get_gyro_on>
 8001fc8:	2800      	cmp	r0, #0
 8001fca:	f040 80aa 	bne.w	8002122 <inv_check_magnetic_disturbance+0x1aa>
 8001fce:	f8d9 3080 	ldr.w	r3, [r9, #128]	; 0x80
 8001fd2:	1bdb      	subs	r3, r3, r7
 8001fd4:	f8c9 3080 	str.w	r3, [r9, #128]	; 0x80
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	bfdc      	itt	le
 8001fdc:	2300      	movle	r3, #0
 8001fde:	f8c5 3084 	strle.w	r3, [r5, #132]	; 0x84
 8001fe2:	f00a fd65 	bl	800cab0 <inv_got_compass_bias>
 8001fe6:	2800      	cmp	r0, #0
 8001fe8:	d0d3      	beq.n	8001f92 <inv_check_magnetic_disturbance+0x1a>
 8001fea:	ed9f 8aa9 	vldr	s16, [pc, #676]	; 8002290 <inv_check_magnetic_disturbance+0x318>
 8001fee:	eddf 6aa9 	vldr	s13, [pc, #676]	; 8002294 <inv_check_magnetic_disturbance+0x31c>
 8001ff2:	1f23      	subs	r3, r4, #4
 8001ff4:	f106 0208 	add.w	r2, r6, #8
 8001ff8:	1f34      	subs	r4, r6, #4
 8001ffa:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8001ffe:	ee07 1a10 	vmov	s14, r1
 8002002:	f853 1f04 	ldr.w	r1, [r3, #4]!
 8002006:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800200a:	ee07 1a90 	vmov	s15, r1
 800200e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002012:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002016:	4294      	cmp	r4, r2
 8002018:	ee67 7a27 	vmul.f32	s15, s14, s15
 800201c:	eea7 8aa6 	vfma.f32	s16, s15, s13
 8002020:	d1eb      	bne.n	8001ffa <inv_check_magnetic_disturbance+0x82>
 8002022:	4630      	mov	r0, r6
 8002024:	f7ff ff12 	bl	8001e4c <Mag3ofNormalizedLong>
 8002028:	eef0 8a40 	vmov.f32	s17, s0
 800202c:	ee88 0a00 	vdiv.f32	s0, s16, s0
 8002030:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002034:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800203c:	dd67      	ble.n	800210e <inv_check_magnetic_disturbance+0x196>
 800203e:	eeb0 0a67 	vmov.f32	s0, s15
 8002042:	f00e f873 	bl	801012c <acosf>
 8002046:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 800204a:	4a90      	ldr	r2, [pc, #576]	; (800228c <inv_check_magnetic_disturbance+0x314>)
 800204c:	eeb0 8a40 	vmov.f32	s16, s0
 8002050:	b173      	cbz	r3, 8002070 <inv_check_magnetic_disturbance+0xf8>
 8002052:	edd2 7a00 	vldr	s15, [r2]
 8002056:	eef4 8ae7 	vcmpe.f32	s17, s15
 800205a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800205e:	d507      	bpl.n	8002070 <inv_check_magnetic_disturbance+0xf8>
 8002060:	edd2 7a01 	vldr	s15, [r2, #4]
 8002064:	eef4 8ae7 	vcmpe.f32	s17, s15
 8002068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800206c:	f300 80d5 	bgt.w	800221a <inv_check_magnetic_disturbance+0x2a2>
 8002070:	ac07      	add	r4, sp, #28
 8002072:	4e86      	ldr	r6, [pc, #536]	; (800228c <inv_check_magnetic_disturbance+0x314>)
 8002074:	4620      	mov	r0, r4
 8002076:	f00a fbf1 	bl	800c85c <inv_get_local_field>
 800207a:	4620      	mov	r0, r4
 800207c:	f106 01ac 	add.w	r1, r6, #172	; 0xac
 8002080:	220c      	movs	r2, #12
 8002082:	f00a fe8f 	bl	800cda4 <memcmp>
 8002086:	2800      	cmp	r0, #0
 8002088:	d155      	bne.n	8002136 <inv_check_magnetic_disturbance+0x1be>
 800208a:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
 800208e:	2b01      	cmp	r3, #1
 8002090:	d051      	beq.n	8002136 <inv_check_magnetic_disturbance+0x1be>
 8002092:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8002094:	4e7d      	ldr	r6, [pc, #500]	; (800228c <inv_check_magnetic_disturbance+0x314>)
 8002096:	b95b      	cbnz	r3, 80020b0 <inv_check_magnetic_disturbance+0x138>
 8002098:	2301      	movs	r3, #1
 800209a:	65f3      	str	r3, [r6, #92]	; 0x5c
 800209c:	f106 0418 	add.w	r4, r6, #24
 80020a0:	3658      	adds	r6, #88	; 0x58
 80020a2:	4620      	mov	r0, r4
 80020a4:	497c      	ldr	r1, [pc, #496]	; (8002298 <inv_check_magnetic_disturbance+0x320>)
 80020a6:	3410      	adds	r4, #16
 80020a8:	f00a fb70 	bl	800c78c <inv_get_compass_correction>
 80020ac:	42b4      	cmp	r4, r6
 80020ae:	d1f8      	bne.n	80020a2 <inv_check_magnetic_disturbance+0x12a>
 80020b0:	4c76      	ldr	r4, [pc, #472]	; (800228c <inv_check_magnetic_disturbance+0x314>)
 80020b2:	aa01      	add	r2, sp, #4
 80020b4:	4640      	mov	r0, r8
 80020b6:	f104 0164 	add.w	r1, r4, #100	; 0x64
 80020ba:	f7ff fe97 	bl	8001dec <ComputeAngleVelocity>
 80020be:	f104 0164 	add.w	r1, r4, #100	; 0x64
 80020c2:	4640      	mov	r0, r8
 80020c4:	f009 fde4 	bl	800bc90 <inv_q_invert>
 80020c8:	a804      	add	r0, sp, #16
 80020ca:	f009 fc6b 	bl	800b9a4 <inv_get_gyro_sum_of_sqr>
 80020ce:	ee00 0a10 	vmov	s0, r0
 80020d2:	4638      	mov	r0, r7
 80020d4:	eebb 0acd 	vcvt.f32.u32	s0, s0, #6
 80020d8:	f7ff ff22 	bl	8001f20 <MagDisturbCheckSettling>
 80020dc:	eeb0 0a68 	vmov.f32	s0, s17
 80020e0:	eef0 0a48 	vmov.f32	s1, s16
 80020e4:	f7ff fedc 	bl	8001ea0 <MagDisturbSetDisturbance>
 80020e8:	6fab      	ldr	r3, [r5, #120]	; 0x78
 80020ea:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 80020ec:	4293      	cmp	r3, r2
 80020ee:	da01      	bge.n	80020f4 <inv_check_magnetic_disturbance+0x17c>
 80020f0:	443b      	add	r3, r7
 80020f2:	67a3      	str	r3, [r4, #120]	; 0x78
 80020f4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80020f6:	4c65      	ldr	r4, [pc, #404]	; (800228c <inv_check_magnetic_disturbance+0x314>)
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	f47f af4b 	bne.w	8001f94 <inv_check_magnetic_disturbance+0x1c>
 80020fe:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002100:	4407      	add	r7, r0
 8002102:	f5b7 7f7a 	cmp.w	r7, #1000	; 0x3e8
 8002106:	f300 808d 	bgt.w	8002224 <inv_check_magnetic_disturbance+0x2ac>
 800210a:	6627      	str	r7, [r4, #96]	; 0x60
 800210c:	e742      	b.n	8001f94 <inv_check_magnetic_disturbance+0x1c>
 800210e:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8002112:	eeb4 0a67 	vcmp.f32	s0, s15
 8002116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800211a:	bf48      	it	mi
 800211c:	eeb0 0a67 	vmovmi.f32	s0, s15
 8002120:	e78f      	b.n	8002042 <inv_check_magnetic_disturbance+0xca>
 8002122:	a804      	add	r0, sp, #16
 8002124:	f009 fc3e 	bl	800b9a4 <inv_get_gyro_sum_of_sqr>
 8002128:	f5b0 4fc8 	cmp.w	r0, #25600	; 0x6400
 800212c:	f8d9 3080 	ldr.w	r3, [r9, #128]	; 0x80
 8002130:	f4bf af4f 	bcs.w	8001fd2 <inv_check_magnetic_disturbance+0x5a>
 8002134:	e750      	b.n	8001fd8 <inv_check_magnetic_disturbance+0x60>
 8002136:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800213a:	f8df e150 	ldr.w	lr, [pc, #336]	; 800228c <inv_check_magnetic_disturbance+0x314>
 800213e:	9b07      	ldr	r3, [sp, #28]
 8002140:	f10e 06ac 	add.w	r6, lr, #172	; 0xac
 8002144:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8002148:	b9a3      	cbnz	r3, 8002174 <inv_check_magnetic_disturbance+0x1fc>
 800214a:	9b08      	ldr	r3, [sp, #32]
 800214c:	b993      	cbnz	r3, 8002174 <inv_check_magnetic_disturbance+0x1fc>
 800214e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002150:	b983      	cbnz	r3, 8002174 <inv_check_magnetic_disturbance+0x1fc>
 8002152:	f8de 2098 	ldr.w	r2, [lr, #152]	; 0x98
 8002156:	4951      	ldr	r1, [pc, #324]	; (800229c <inv_check_magnetic_disturbance+0x324>)
 8002158:	f8ce 1000 	str.w	r1, [lr]
 800215c:	2a01      	cmp	r2, #1
 800215e:	4950      	ldr	r1, [pc, #320]	; (80022a0 <inv_check_magnetic_disturbance+0x328>)
 8002160:	f8ce 1004 	str.w	r1, [lr, #4]
 8002164:	d078      	beq.n	8002258 <inv_check_magnetic_disturbance+0x2e0>
 8002166:	4a4f      	ldr	r2, [pc, #316]	; (80022a4 <inv_check_magnetic_disturbance+0x32c>)
 8002168:	4b4f      	ldr	r3, [pc, #316]	; (80022a8 <inv_check_magnetic_disturbance+0x330>)
 800216a:	f8ce 2008 	str.w	r2, [lr, #8]
 800216e:	f8ce 300c 	str.w	r3, [lr, #12]
 8002172:	e78e      	b.n	8002092 <inv_check_magnetic_disturbance+0x11a>
 8002174:	4620      	mov	r0, r4
 8002176:	f7ff fe69 	bl	8001e4c <Mag3ofNormalizedLong>
 800217a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800217e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002182:	eeb0 9a40 	vmov.f32	s18, s0
 8002186:	d084      	beq.n	8002092 <inv_check_magnetic_disturbance+0x11a>
 8002188:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800218c:	ee39 0a40 	vsub.f32	s0, s18, s0
 8002190:	ee20 0a00 	vmul.f32	s0, s0, s0
 8002194:	eeb1 7ac0 	vsqrt.f32	s14, s0
 8002198:	eeb4 7a47 	vcmp.f32	s14, s14
 800219c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021a0:	d16e      	bne.n	8002280 <inv_check_magnetic_disturbance+0x308>
 80021a2:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 80021a6:	ee79 7a27 	vadd.f32	s15, s18, s15
 80021aa:	ed85 7a01 	vstr	s14, [r5, #4]
 80021ae:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80021b2:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80021b6:	eeb4 0a40 	vcmp.f32	s0, s0
 80021ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021be:	d15a      	bne.n	8002276 <inv_check_magnetic_disturbance+0x2fe>
 80021c0:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 80021c4:	ed85 0a00 	vstr	s0, [r5]
 80021c8:	eefa 7ac8 	vcvt.f32.s32	s15, s15, #16
 80021cc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80021d0:	ee87 9a89 	vdiv.f32	s18, s15, s18
 80021d4:	eeb4 9ac7 	vcmpe.f32	s18, s14
 80021d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021dc:	dd32      	ble.n	8002244 <inv_check_magnetic_disturbance+0x2cc>
 80021de:	eeb0 9a47 	vmov.f32	s18, s14
 80021e2:	eeb0 0a49 	vmov.f32	s0, s18
 80021e6:	f00d ffa1 	bl	801012c <acosf>
 80021ea:	edd5 7a27 	vldr	s15, [r5, #156]	; 0x9c
 80021ee:	ee70 7a67 	vsub.f32	s15, s0, s15
 80021f2:	eeb0 0a49 	vmov.f32	s0, s18
 80021f6:	edc5 7a02 	vstr	s15, [r5, #8]
 80021fa:	f00d ff97 	bl	801012c <acosf>
 80021fe:	edd5 7a27 	vldr	s15, [r5, #156]	; 0x9c
 8002202:	ee30 0a27 	vadd.f32	s0, s0, s15
 8002206:	2300      	movs	r3, #0
 8002208:	ed85 0a03 	vstr	s0, [r5, #12]
 800220c:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8002210:	e73f      	b.n	8002092 <inv_check_magnetic_disturbance+0x11a>
 8002212:	a804      	add	r0, sp, #16
 8002214:	f009 fa74 	bl	800b700 <inv_get_gyro>
 8002218:	e6cb      	b.n	8001fb2 <inv_check_magnetic_disturbance+0x3a>
 800221a:	f8d2 0090 	ldr.w	r0, [r2, #144]	; 0x90
 800221e:	f7ff fd99 	bl	8001d54 <inv_track_dip_angle>
 8002222:	e725      	b.n	8002070 <inv_check_magnetic_disturbance+0xf8>
 8002224:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8002228:	2230      	movs	r2, #48	; 0x30
 800222a:	f104 0018 	add.w	r0, r4, #24
 800222e:	6623      	str	r3, [r4, #96]	; 0x60
 8002230:	f00a fdd4 	bl	800cddc <memmove>
 8002234:	f104 0048 	add.w	r0, r4, #72	; 0x48
 8002238:	f104 0158 	add.w	r1, r4, #88	; 0x58
 800223c:	f00a faa6 	bl	800c78c <inv_get_compass_correction>
 8002240:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002242:	e6a7      	b.n	8001f94 <inv_check_magnetic_disturbance+0x1c>
 8002244:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8002248:	eeb4 9a67 	vcmp.f32	s18, s15
 800224c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002250:	bf48      	it	mi
 8002252:	eeb0 9a67 	vmovmi.f32	s18, s15
 8002256:	e7c4      	b.n	80021e2 <inv_check_magnetic_disturbance+0x26a>
 8002258:	edde 7a2a 	vldr	s15, [lr, #168]	; 0xa8
 800225c:	ed9e 7a27 	vldr	s14, [lr, #156]	; 0x9c
 8002260:	f8ce 3098 	str.w	r3, [lr, #152]	; 0x98
 8002264:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8002268:	ee77 7a87 	vadd.f32	s15, s15, s14
 800226c:	edce 6a02 	vstr	s13, [lr, #8]
 8002270:	edce 7a03 	vstr	s15, [lr, #12]
 8002274:	e70d      	b.n	8002092 <inv_check_magnetic_disturbance+0x11a>
 8002276:	eeb0 0a67 	vmov.f32	s0, s15
 800227a:	f00d ff8b 	bl	8010194 <sqrtf>
 800227e:	e79f      	b.n	80021c0 <inv_check_magnetic_disturbance+0x248>
 8002280:	f00d ff88 	bl	8010194 <sqrtf>
 8002284:	eeb0 7a40 	vmov.f32	s14, s0
 8002288:	e78b      	b.n	80021a2 <inv_check_magnetic_disturbance+0x22a>
 800228a:	bf00      	nop
 800228c:	20000444 	.word	0x20000444
 8002290:	00000000 	.word	0x00000000
 8002294:	37800000 	.word	0x37800000
 8002298:	2000049c 	.word	0x2000049c
 800229c:	42700000 	.word	0x42700000
 80022a0:	41f00000 	.word	0x41f00000
 80022a4:	c2b40000 	.word	0xc2b40000
 80022a8:	42b40000 	.word	0x42b40000

080022ac <inv_magnetic_disturbance_process>:
 80022ac:	b570      	push	{r4, r5, r6, lr}
 80022ae:	4604      	mov	r4, r0
 80022b0:	b088      	sub	sp, #32
 80022b2:	a801      	add	r0, sp, #4
 80022b4:	f00a fae2 	bl	800c87c <inv_get_gravity>
 80022b8:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 80022bc:	f8d4 50c4 	ldr.w	r5, [r4, #196]	; 0xc4
 80022c0:	a804      	add	r0, sp, #16
 80022c2:	1b5d      	subs	r5, r3, r5
 80022c4:	f00a fb28 	bl	800c918 <inv_get_6axis_quaternion>
 80022c8:	a904      	add	r1, sp, #16
 80022ca:	4606      	mov	r6, r0
 80022cc:	f104 02a0 	add.w	r2, r4, #160	; 0xa0
 80022d0:	ab01      	add	r3, sp, #4
 80022d2:	4628      	mov	r0, r5
 80022d4:	f7ff fe50 	bl	8001f78 <inv_check_magnetic_disturbance>
 80022d8:	f009 f812 	bl	800b300 <inv_set_compass_disturbance>
 80022dc:	4630      	mov	r0, r6
 80022de:	b008      	add	sp, #32
 80022e0:	bd70      	pop	{r4, r5, r6, pc}
 80022e2:	bf00      	nop

080022e4 <inv_get_magnetic_disturbance_state>:
 80022e4:	4b01      	ldr	r3, [pc, #4]	; (80022ec <inv_get_magnetic_disturbance_state+0x8>)
 80022e6:	6f58      	ldr	r0, [r3, #116]	; 0x74
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	20000444 	.word	0x20000444

080022f0 <inv_normalize_quat>:
 80022f0:	ed90 7a01 	vldr	s14, [r0, #4]
 80022f4:	edd0 7a00 	vldr	s15, [r0]
 80022f8:	edd0 6a02 	vldr	s13, [r0, #8]
 80022fc:	eeb8 0ac7 	vcvt.f32.s32	s0, s14
 8002300:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002304:	ee20 0a00 	vmul.f32	s0, s0, s0
 8002308:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800230c:	eea7 0a07 	vfma.f32	s0, s14, s14
 8002310:	b538      	push	{r3, r4, r5, lr}
 8002312:	ed90 7a03 	vldr	s14, [r0, #12]
 8002316:	eea6 0aa6 	vfma.f32	s0, s13, s13
 800231a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800231e:	eea7 0a07 	vfma.f32	s0, s14, s14
 8002322:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800232a:	d937      	bls.n	800239c <inv_normalize_quat+0xac>
 800232c:	eef1 6ac0 	vsqrt.f32	s13, s0
 8002330:	460c      	mov	r4, r1
 8002332:	4605      	mov	r5, r0
 8002334:	eef4 6a66 	vcmp.f32	s13, s13
 8002338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800233c:	d136      	bne.n	80023ac <inv_normalize_quat+0xbc>
 800233e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002342:	ee87 0a26 	vdiv.f32	s0, s14, s13
 8002346:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 80023bc <inv_normalize_quat+0xcc>
 800234a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800234e:	ee20 0a06 	vmul.f32	s0, s0, s12
 8002352:	ee67 7a80 	vmul.f32	s15, s15, s0
 8002356:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800235a:	edc4 7a00 	vstr	s15, [r4]
 800235e:	edd5 7a01 	vldr	s15, [r5, #4]
 8002362:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002366:	ee67 7a80 	vmul.f32	s15, s15, s0
 800236a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800236e:	edc4 7a01 	vstr	s15, [r4, #4]
 8002372:	edd5 7a02 	vldr	s15, [r5, #8]
 8002376:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800237a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800237e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002382:	edc4 7a02 	vstr	s15, [r4, #8]
 8002386:	edd5 7a03 	vldr	s15, [r5, #12]
 800238a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800238e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002392:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8002396:	ed84 0a03 	vstr	s0, [r4, #12]
 800239a:	bd38      	pop	{r3, r4, r5, pc}
 800239c:	2300      	movs	r3, #0
 800239e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80023a2:	e881 000c 	stmia.w	r1, {r2, r3}
 80023a6:	608b      	str	r3, [r1, #8]
 80023a8:	60cb      	str	r3, [r1, #12]
 80023aa:	bd38      	pop	{r3, r4, r5, pc}
 80023ac:	f00d fef2 	bl	8010194 <sqrtf>
 80023b0:	edd5 7a00 	vldr	s15, [r5]
 80023b4:	eef0 6a40 	vmov.f32	s13, s0
 80023b8:	e7c1      	b.n	800233e <inv_normalize_quat+0x4e>
 80023ba:	bf00      	nop
 80023bc:	4e800000 	.word	0x4e800000

080023c0 <inv_start_quaternion>:
 80023c0:	b508      	push	{r3, lr}
 80023c2:	4b08      	ldr	r3, [pc, #32]	; (80023e4 <inv_start_quaternion+0x24>)
 80023c4:	4908      	ldr	r1, [pc, #32]	; (80023e8 <inv_start_quaternion+0x28>)
 80023c6:	6818      	ldr	r0, [r3, #0]
 80023c8:	2208      	movs	r2, #8
 80023ca:	f00a fceb 	bl	800cda4 <memcmp>
 80023ce:	b108      	cbz	r0, 80023d4 <inv_start_quaternion+0x14>
 80023d0:	2032      	movs	r0, #50	; 0x32
 80023d2:	bd08      	pop	{r3, pc}
 80023d4:	4805      	ldr	r0, [pc, #20]	; (80023ec <inv_start_quaternion+0x2c>)
 80023d6:	21c8      	movs	r1, #200	; 0xc8
 80023d8:	2213      	movs	r2, #19
 80023da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80023de:	f009 b877 	b.w	800b4d0 <inv_register_data_cb>
 80023e2:	bf00      	nop
 80023e4:	2000000c 	.word	0x2000000c
 80023e8:	080133c4 	.word	0x080133c4
 80023ec:	08002ca5 	.word	0x08002ca5

080023f0 <inv_generate_gyro_quaternion.part.1>:
 80023f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023f2:	6986      	ldr	r6, [r0, #24]
 80023f4:	ea86 73e6 	eor.w	r3, r6, r6, asr #31
 80023f8:	eba3 73e6 	sub.w	r3, r3, r6, asr #31
 80023fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002400:	b089      	sub	sp, #36	; 0x24
 8002402:	da60      	bge.n	80024c6 <inv_generate_gyro_quaternion.part.1+0xd6>
 8002404:	69c3      	ldr	r3, [r0, #28]
 8002406:	2b00      	cmp	r3, #0
 8002408:	bfb8      	it	lt
 800240a:	425b      	neglt	r3, r3
 800240c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002410:	db61      	blt.n	80024d6 <inv_generate_gyro_quaternion.part.1+0xe6>
 8002412:	f5b3 0fc8 	cmp.w	r3, #6553600	; 0x640000
 8002416:	dd75      	ble.n	8002504 <inv_generate_gyro_quaternion.part.1+0x114>
 8002418:	4d3f      	ldr	r5, [pc, #252]	; (8002518 <inv_generate_gyro_quaternion.part.1+0x128>)
 800241a:	2303      	movs	r3, #3
 800241c:	63ab      	str	r3, [r5, #56]	; 0x38
 800241e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002420:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8002422:	4f3d      	ldr	r7, [pc, #244]	; (8002518 <inv_generate_gyro_quaternion.part.1+0x128>)
 8002424:	429a      	cmp	r2, r3
 8002426:	4604      	mov	r4, r0
 8002428:	d06e      	beq.n	8002508 <inv_generate_gyro_quaternion.part.1+0x118>
 800242a:	ee07 3a90 	vmov	s15, r3
 800242e:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800251c <inv_generate_gyro_quaternion.part.1+0x12c>
 8002432:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002520 <inv_generate_gyro_quaternion.part.1+0x130>
 8002436:	637b      	str	r3, [r7, #52]	; 0x34
 8002438:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800243c:	eec7 7aa6 	vdiv.f32	s15, s15, s13
 8002440:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002444:	ee17 0a90 	vmov	r0, s15
 8002448:	f000 fe4e 	bl	80030e8 <__aeabi_f2d>
 800244c:	a330      	add	r3, pc, #192	; (adr r3, 8002510 <inv_generate_gyro_quaternion.part.1+0x120>)
 800244e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002452:	f000 fea1 	bl	8003198 <__aeabi_dmul>
 8002456:	2200      	movs	r2, #0
 8002458:	4b32      	ldr	r3, [pc, #200]	; (8002524 <inv_generate_gyro_quaternion.part.1+0x134>)
 800245a:	f000 fe9d 	bl	8003198 <__aeabi_dmul>
 800245e:	2200      	movs	r2, #0
 8002460:	4b31      	ldr	r3, [pc, #196]	; (8002528 <inv_generate_gyro_quaternion.part.1+0x138>)
 8002462:	f000 ffc3 	bl	80033ec <__aeabi_ddiv>
 8002466:	f001 f947 	bl	80036f8 <__aeabi_d2iz>
 800246a:	4601      	mov	r1, r0
 800246c:	6338      	str	r0, [r7, #48]	; 0x30
 800246e:	2300      	movs	r3, #0
 8002470:	4630      	mov	r0, r6
 8002472:	9300      	str	r3, [sp, #0]
 8002474:	f009 fae6 	bl	800ba44 <inv_q30_mult>
 8002478:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800247a:	9001      	str	r0, [sp, #4]
 800247c:	69e0      	ldr	r0, [r4, #28]
 800247e:	f009 fae1 	bl	800ba44 <inv_q30_mult>
 8002482:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8002484:	9002      	str	r0, [sp, #8]
 8002486:	6a20      	ldr	r0, [r4, #32]
 8002488:	f009 fadc 	bl	800ba44 <inv_q30_mult>
 800248c:	aa04      	add	r2, sp, #16
 800248e:	9003      	str	r0, [sp, #12]
 8002490:	4669      	mov	r1, sp
 8002492:	4821      	ldr	r0, [pc, #132]	; (8002518 <inv_generate_gyro_quaternion.part.1+0x128>)
 8002494:	f009 fb02 	bl	800ba9c <inv_q_mult>
 8002498:	9d04      	ldr	r5, [sp, #16]
 800249a:	9c05      	ldr	r4, [sp, #20]
 800249c:	9a06      	ldr	r2, [sp, #24]
 800249e:	9b07      	ldr	r3, [sp, #28]
 80024a0:	481d      	ldr	r0, [pc, #116]	; (8002518 <inv_generate_gyro_quaternion.part.1+0x128>)
 80024a2:	019b      	lsls	r3, r3, #6
 80024a4:	a904      	add	r1, sp, #16
 80024a6:	01ae      	lsls	r6, r5, #6
 80024a8:	01a5      	lsls	r5, r4, #6
 80024aa:	0194      	lsls	r4, r2, #6
 80024ac:	4602      	mov	r2, r0
 80024ae:	9307      	str	r3, [sp, #28]
 80024b0:	9604      	str	r6, [sp, #16]
 80024b2:	9505      	str	r5, [sp, #20]
 80024b4:	9406      	str	r4, [sp, #24]
 80024b6:	f009 fbba 	bl	800bc2e <inv_q_add>
 80024ba:	4817      	ldr	r0, [pc, #92]	; (8002518 <inv_generate_gyro_quaternion.part.1+0x128>)
 80024bc:	4601      	mov	r1, r0
 80024be:	f7ff ff17 	bl	80022f0 <inv_normalize_quat>
 80024c2:	b009      	add	sp, #36	; 0x24
 80024c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024c6:	f5b3 0fc8 	cmp.w	r3, #6553600	; 0x640000
 80024ca:	dca5      	bgt.n	8002418 <inv_generate_gyro_quaternion.part.1+0x28>
 80024cc:	69c3      	ldr	r3, [r0, #28]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	bfb8      	it	lt
 80024d2:	425b      	neglt	r3, r3
 80024d4:	e79d      	b.n	8002412 <inv_generate_gyro_quaternion.part.1+0x22>
 80024d6:	6a03      	ldr	r3, [r0, #32]
 80024d8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80024dc:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80024e0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80024e4:	db09      	blt.n	80024fa <inv_generate_gyro_quaternion.part.1+0x10a>
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	bfb8      	it	lt
 80024ea:	425b      	neglt	r3, r3
 80024ec:	f5b3 0fc8 	cmp.w	r3, #6553600	; 0x640000
 80024f0:	dc92      	bgt.n	8002418 <inv_generate_gyro_quaternion.part.1+0x28>
 80024f2:	4d09      	ldr	r5, [pc, #36]	; (8002518 <inv_generate_gyro_quaternion.part.1+0x128>)
 80024f4:	2302      	movs	r3, #2
 80024f6:	63ab      	str	r3, [r5, #56]	; 0x38
 80024f8:	e791      	b.n	800241e <inv_generate_gyro_quaternion.part.1+0x2e>
 80024fa:	4b07      	ldr	r3, [pc, #28]	; (8002518 <inv_generate_gyro_quaternion.part.1+0x128>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	639a      	str	r2, [r3, #56]	; 0x38
 8002500:	b009      	add	sp, #36	; 0x24
 8002502:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002504:	6a03      	ldr	r3, [r0, #32]
 8002506:	e7ee      	b.n	80024e6 <inv_generate_gyro_quaternion.part.1+0xf6>
 8002508:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800250a:	e7b0      	b.n	800246e <inv_generate_gyro_quaternion.part.1+0x7e>
 800250c:	f3af 8000 	nop.w
 8002510:	54442d18 	.word	0x54442d18
 8002514:	400921fb 	.word	0x400921fb
 8002518:	200004fc 	.word	0x200004fc
 800251c:	49742400 	.word	0x49742400
 8002520:	4e000000 	.word	0x4e000000
 8002524:	40700000 	.word	0x40700000
 8002528:	40668000 	.word	0x40668000

0800252c <inv_generate_gyro_quaternion>:
 800252c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800252e:	065b      	lsls	r3, r3, #25
 8002530:	d500      	bpl.n	8002534 <inv_generate_gyro_quaternion+0x8>
 8002532:	e75d      	b.n	80023f0 <inv_generate_gyro_quaternion.part.1>
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop

08002538 <inv_set_quaternion>:
 8002538:	b530      	push	{r4, r5, lr}
 800253a:	4c0a      	ldr	r4, [pc, #40]	; (8002564 <inv_set_quaternion+0x2c>)
 800253c:	b085      	sub	sp, #20
 800253e:	4605      	mov	r5, r0
 8002540:	4669      	mov	r1, sp
 8002542:	4620      	mov	r0, r4
 8002544:	f009 fba4 	bl	800bc90 <inv_q_invert>
 8002548:	4628      	mov	r0, r5
 800254a:	4669      	mov	r1, sp
 800254c:	f104 0220 	add.w	r2, r4, #32
 8002550:	f009 faa4 	bl	800ba9c <inv_q_mult>
 8002554:	6828      	ldr	r0, [r5, #0]
 8002556:	6869      	ldr	r1, [r5, #4]
 8002558:	68aa      	ldr	r2, [r5, #8]
 800255a:	68eb      	ldr	r3, [r5, #12]
 800255c:	3410      	adds	r4, #16
 800255e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002560:	b005      	add	sp, #20
 8002562:	bd30      	pop	{r4, r5, pc}
 8002564:	200004fc 	.word	0x200004fc

08002568 <inv_generate_accel_gyro_quaternion>:
 8002568:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800256c:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800256e:	ed2d 8b04 	vpush	{d8-d9}
 8002572:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002576:	2b40      	cmp	r3, #64	; 0x40
 8002578:	b09d      	sub	sp, #116	; 0x74
 800257a:	4604      	mov	r4, r0
 800257c:	f000 8243 	beq.w	8002a06 <inv_generate_accel_gyro_quaternion+0x49e>
 8002580:	f8d0 1120 	ldr.w	r1, [r0, #288]	; 0x120
 8002584:	4ea6      	ldr	r6, [pc, #664]	; (8002820 <inv_generate_accel_gyro_quaternion+0x2b8>)
 8002586:	f001 0350 	and.w	r3, r1, #80	; 0x50
 800258a:	2b40      	cmp	r3, #64	; 0x40
 800258c:	f000 82e2 	beq.w	8002b54 <inv_generate_accel_gyro_quaternion+0x5ec>
 8002590:	05cd      	lsls	r5, r1, #23
 8002592:	f100 815b 	bmi.w	800284c <inv_generate_accel_gyro_quaternion+0x2e4>
 8002596:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002598:	0659      	lsls	r1, r3, #25
 800259a:	f100 821f 	bmi.w	80029dc <inv_generate_accel_gyro_quaternion+0x474>
 800259e:	4da0      	ldr	r5, [pc, #640]	; (8002820 <inv_generate_accel_gyro_quaternion+0x2b8>)
 80025a0:	f105 0210 	add.w	r2, r5, #16
 80025a4:	f105 0020 	add.w	r0, r5, #32
 80025a8:	4629      	mov	r1, r5
 80025aa:	f009 fa77 	bl	800ba9c <inv_q_mult>
 80025ae:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80025b0:	065a      	lsls	r2, r3, #25
 80025b2:	d556      	bpl.n	8002662 <inv_generate_accel_gyro_quaternion+0xfa>
 80025b4:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 80025b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80025ba:	4313      	orrs	r3, r2
 80025bc:	05db      	lsls	r3, r3, #23
 80025be:	d556      	bpl.n	800266e <inv_generate_accel_gyro_quaternion+0x106>
 80025c0:	f105 0010 	add.w	r0, r5, #16
 80025c4:	f104 015c 	add.w	r1, r4, #92	; 0x5c
 80025c8:	aa10      	add	r2, sp, #64	; 0x40
 80025ca:	f009 fb85 	bl	800bcd8 <inv_q_rotate>
 80025ce:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80025d0:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80025d2:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80025d4:	fb82 2302 	smull	r2, r3, r2, r2
 80025d8:	fbc0 2300 	smlal	r2, r3, r0, r0
 80025dc:	fbc1 2301 	smlal	r2, r3, r1, r1
 80025e0:	f06f 4840 	mvn.w	r8, #3221225472	; 0xc0000000
 80025e4:	f04f 0902 	mov.w	r9, #2
 80025e8:	4590      	cmp	r8, r2
 80025ea:	eb79 0303 	sbcs.w	r3, r9, r3
 80025ee:	f2c0 82bd 	blt.w	8002b6c <inv_generate_accel_gyro_quaternion+0x604>
 80025f2:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80025f4:	2b04      	cmp	r3, #4
 80025f6:	f000 82cc 	beq.w	8002b92 <inv_generate_accel_gyro_quaternion+0x62a>
 80025fa:	1e9a      	subs	r2, r3, #2
 80025fc:	2a01      	cmp	r2, #1
 80025fe:	f240 81f1 	bls.w	80029e4 <inv_generate_accel_gyro_quaternion+0x47c>
 8002602:	2b01      	cmp	r3, #1
 8002604:	f000 8300 	beq.w	8002c08 <inv_generate_accel_gyro_quaternion+0x6a0>
 8002608:	2401      	movs	r4, #1
 800260a:	4b86      	ldr	r3, [pc, #536]	; (8002824 <inv_generate_accel_gyro_quaternion+0x2bc>)
 800260c:	00a4      	lsls	r4, r4, #2
 800260e:	fb03 f404 	mul.w	r4, r3, r4
 8002612:	9811      	ldr	r0, [sp, #68]	; 0x44
 8002614:	2500      	movs	r5, #0
 8002616:	4621      	mov	r1, r4
 8002618:	0280      	lsls	r0, r0, #10
 800261a:	9514      	str	r5, [sp, #80]	; 0x50
 800261c:	f009 fa12 	bl	800ba44 <inv_q30_mult>
 8002620:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002622:	9015      	str	r0, [sp, #84]	; 0x54
 8002624:	4258      	negs	r0, r3
 8002626:	4621      	mov	r1, r4
 8002628:	0280      	lsls	r0, r0, #10
 800262a:	f009 fa0b 	bl	800ba44 <inv_q30_mult>
 800262e:	aa18      	add	r2, sp, #96	; 0x60
 8002630:	9016      	str	r0, [sp, #88]	; 0x58
 8002632:	497d      	ldr	r1, [pc, #500]	; (8002828 <inv_generate_accel_gyro_quaternion+0x2c0>)
 8002634:	9517      	str	r5, [sp, #92]	; 0x5c
 8002636:	a814      	add	r0, sp, #80	; 0x50
 8002638:	f009 fa30 	bl	800ba9c <inv_q_mult>
 800263c:	487a      	ldr	r0, [pc, #488]	; (8002828 <inv_generate_accel_gyro_quaternion+0x2c0>)
 800263e:	a918      	add	r1, sp, #96	; 0x60
 8002640:	4602      	mov	r2, r0
 8002642:	f009 faf4 	bl	800bc2e <inv_q_add>
 8002646:	4878      	ldr	r0, [pc, #480]	; (8002828 <inv_generate_accel_gyro_quaternion+0x2c0>)
 8002648:	4601      	mov	r1, r0
 800264a:	f7ff fe51 	bl	80022f0 <inv_normalize_quat>
 800264e:	4669      	mov	r1, sp
 8002650:	4873      	ldr	r0, [pc, #460]	; (8002820 <inv_generate_accel_gyro_quaternion+0x2b8>)
 8002652:	f009 fb1d 	bl	800bc90 <inv_q_invert>
 8002656:	4874      	ldr	r0, [pc, #464]	; (8002828 <inv_generate_accel_gyro_quaternion+0x2c0>)
 8002658:	4669      	mov	r1, sp
 800265a:	f100 0210 	add.w	r2, r0, #16
 800265e:	f009 fa1d 	bl	800ba9c <inv_q_mult>
 8002662:	2000      	movs	r0, #0
 8002664:	b01d      	add	sp, #116	; 0x74
 8002666:	ecbd 8b04 	vpop	{d8-d9}
 800266a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800266e:	edd4 7a18 	vldr	s15, [r4, #96]	; 0x60
 8002672:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8002674:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8002678:	edd4 7a17 	vldr	s15, [r4, #92]	; 0x5c
 800267c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8002680:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002684:	edd4 7a19 	vldr	s15, [r4, #100]	; 0x64
 8002688:	eea7 0a07 	vfma.f32	s0, s14, s14
 800268c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002690:	eea7 0aa7 	vfma.f32	s0, s15, s15
 8002694:	eef1 7ac0 	vsqrt.f32	s15, s0
 8002698:	eef4 7a67 	vcmp.f32	s15, s15
 800269c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026a0:	f040 82dc 	bne.w	8002c5c <inv_generate_accel_gyro_quaternion+0x6f4>
 80026a4:	ed9f 7a61 	vldr	s14, [pc, #388]	; 800282c <inv_generate_accel_gyro_quaternion+0x2c4>
 80026a8:	eef0 6ae7 	vabs.f32	s13, s15
 80026ac:	eef4 6ac7 	vcmpe.f32	s13, s14
 80026b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b4:	ddcb      	ble.n	800264e <inv_generate_accel_gyro_quaternion+0xe6>
 80026b6:	ed94 6a17 	vldr	s12, [r4, #92]	; 0x5c
 80026ba:	edd4 6a18 	vldr	s13, [r4, #96]	; 0x60
 80026be:	ed94 0a19 	vldr	s0, [r4, #100]	; 0x64
 80026c2:	ed96 7a04 	vldr	s14, [r6, #16]
 80026c6:	ed9f 5a5a 	vldr	s10, [pc, #360]	; 8002830 <inv_generate_accel_gyro_quaternion+0x2c8>
 80026ca:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80026ce:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80026d2:	ee86 6a27 	vdiv.f32	s12, s12, s15
 80026d6:	af18      	add	r7, sp, #96	; 0x60
 80026d8:	2300      	movs	r3, #0
 80026da:	aa04      	add	r2, sp, #16
 80026dc:	4638      	mov	r0, r7
 80026de:	a914      	add	r1, sp, #80	; 0x50
 80026e0:	9314      	str	r3, [sp, #80]	; 0x50
 80026e2:	eec6 6aa7 	vdiv.f32	s13, s13, s15
 80026e6:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 80026ea:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 80026ee:	eec0 7a27 	vdiv.f32	s15, s0, s15
 80026f2:	ed96 7a05 	vldr	s14, [r6, #20]
 80026f6:	ed8d 6a15 	vstr	s12, [sp, #84]	; 0x54
 80026fa:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 80026fe:	ed96 7a06 	vldr	s14, [r6, #24]
 8002702:	edcd 6a16 	vstr	s13, [sp, #88]	; 0x58
 8002706:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800270a:	ed96 7a07 	vldr	s14, [r6, #28]
 800270e:	edcd 7a17 	vstr	s15, [sp, #92]	; 0x5c
 8002712:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002716:	ee26 6a05 	vmul.f32	s12, s12, s10
 800271a:	ee66 6a85 	vmul.f32	s13, s13, s10
 800271e:	ee27 7a05 	vmul.f32	s14, s14, s10
 8002722:	ee65 5a85 	vmul.f32	s11, s11, s10
 8002726:	ed8d 6a19 	vstr	s12, [sp, #100]	; 0x64
 800272a:	edcd 6a1a 	vstr	s13, [sp, #104]	; 0x68
 800272e:	ed8d 7a1b 	vstr	s14, [sp, #108]	; 0x6c
 8002732:	edcd 5a18 	vstr	s11, [sp, #96]	; 0x60
 8002736:	f009 fb02 	bl	800bd3e <inv_q_multf>
 800273a:	4638      	mov	r0, r7
 800273c:	a90c      	add	r1, sp, #48	; 0x30
 800273e:	f009 fd9d 	bl	800c27c <inv_q_invertf>
 8002742:	a804      	add	r0, sp, #16
 8002744:	a90c      	add	r1, sp, #48	; 0x30
 8002746:	aa08      	add	r2, sp, #32
 8002748:	f009 faf9 	bl	800bd3e <inv_q_multf>
 800274c:	eddd 6a09 	vldr	s13, [sp, #36]	; 0x24
 8002750:	ed9d 6a0a 	vldr	s12, [sp, #40]	; 0x28
 8002754:	eddf 7a37 	vldr	s15, [pc, #220]	; 8002834 <inv_generate_accel_gyro_quaternion+0x2cc>
 8002758:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800275c:	eea6 7a06 	vfma.f32	s14, s12, s12
 8002760:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002768:	f100 821b 	bmi.w	8002ba2 <inv_generate_accel_gyro_quaternion+0x63a>
 800276c:	eddf 7a32 	vldr	s15, [pc, #200]	; 8002838 <inv_generate_accel_gyro_quaternion+0x2d0>
 8002770:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002778:	f100 825a 	bmi.w	8002c30 <inv_generate_accel_gyro_quaternion+0x6c8>
 800277c:	eddf 7a2f 	vldr	s15, [pc, #188]	; 800283c <inv_generate_accel_gyro_quaternion+0x2d4>
 8002780:	eddf 5a2f 	vldr	s11, [pc, #188]	; 8002840 <inv_generate_accel_gyro_quaternion+0x2d8>
 8002784:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800278c:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8002790:	bf48      	it	mi
 8002792:	eef0 5a67 	vmovmi.f32	s11, s15
 8002796:	ee07 5a10 	vmov	s14, r5
 800279a:	eddf 7a2a 	vldr	s15, [pc, #168]	; 8002844 <inv_generate_accel_gyro_quaternion+0x2dc>
 800279e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80027a2:	2300      	movs	r3, #0
 80027a4:	ee87 7a27 	vdiv.f32	s14, s14, s15
 80027a8:	a810      	add	r0, sp, #64	; 0x40
 80027aa:	4639      	mov	r1, r7
 80027ac:	aa08      	add	r2, sp, #32
 80027ae:	9310      	str	r3, [sp, #64]	; 0x40
 80027b0:	9313      	str	r3, [sp, #76]	; 0x4c
 80027b2:	ee67 7a25 	vmul.f32	s15, s14, s11
 80027b6:	ee26 6a27 	vmul.f32	s12, s12, s15
 80027ba:	ee66 7ae7 	vnmul.f32	s15, s13, s15
 80027be:	ed8d 6a11 	vstr	s12, [sp, #68]	; 0x44
 80027c2:	edcd 7a12 	vstr	s15, [sp, #72]	; 0x48
 80027c6:	f009 faba 	bl	800bd3e <inv_q_multf>
 80027ca:	a808      	add	r0, sp, #32
 80027cc:	4602      	mov	r2, r0
 80027ce:	4639      	mov	r1, r7
 80027d0:	f009 fb80 	bl	800bed4 <inv_q_addf>
 80027d4:	a808      	add	r0, sp, #32
 80027d6:	f009 fcce 	bl	800c176 <inv_q_norm4>
 80027da:	eddf 5a1b 	vldr	s11, [pc, #108]	; 8002848 <inv_generate_accel_gyro_quaternion+0x2e0>
 80027de:	ed9d 6a08 	vldr	s12, [sp, #32]
 80027e2:	eddd 6a09 	vldr	s13, [sp, #36]	; 0x24
 80027e6:	ed9d 7a0a 	vldr	s14, [sp, #40]	; 0x28
 80027ea:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 80027ee:	ee26 6a25 	vmul.f32	s12, s12, s11
 80027f2:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80027f6:	ee27 7a25 	vmul.f32	s14, s14, s11
 80027fa:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80027fe:	eebd 6ac6 	vcvt.s32.f32	s12, s12
 8002802:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8002806:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800280a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800280e:	ed86 6a04 	vstr	s12, [r6, #16]
 8002812:	edc6 6a05 	vstr	s13, [r6, #20]
 8002816:	ed86 7a06 	vstr	s14, [r6, #24]
 800281a:	edc6 7a07 	vstr	s15, [r6, #28]
 800281e:	e716      	b.n	800264e <inv_generate_accel_gyro_quaternion+0xe6>
 8002820:	200004fc 	.word	0x200004fc
 8002824:	00c49ba6 	.word	0x00c49ba6
 8002828:	2000050c 	.word	0x2000050c
 800282c:	46800000 	.word	0x46800000
 8002830:	30800000 	.word	0x30800000
 8002834:	3951b717 	.word	0x3951b717
 8002838:	3c23d70a 	.word	0x3c23d70a
 800283c:	3e4ccccd 	.word	0x3e4ccccd
 8002840:	3ecccccd 	.word	0x3ecccccd
 8002844:	47cd1400 	.word	0x47cd1400
 8002848:	4e800000 	.word	0x4e800000
 800284c:	0648      	lsls	r0, r1, #25
 800284e:	f57f aea6 	bpl.w	800259e <inv_generate_accel_gyro_quaternion+0x36>
 8002852:	f8d4 2110 	ldr.w	r2, [r4, #272]	; 0x110
 8002856:	6837      	ldr	r7, [r6, #0]
 8002858:	f8d4 512c 	ldr.w	r5, [r4, #300]	; 0x12c
 800285c:	4bdb      	ldr	r3, [pc, #876]	; (8002bcc <inv_generate_accel_gyro_quaternion+0x664>)
 800285e:	48dc      	ldr	r0, [pc, #880]	; (8002bd0 <inv_generate_accel_gyro_quaternion+0x668>)
 8002860:	fb03 f305 	mul.w	r3, r3, r5
 8002864:	1bd2      	subs	r2, r2, r7
 8002866:	429a      	cmp	r2, r3
 8002868:	bfcc      	ite	gt
 800286a:	2303      	movgt	r3, #3
 800286c:	2302      	movle	r3, #2
 800286e:	f411 7100 	ands.w	r1, r1, #512	; 0x200
 8002872:	6383      	str	r3, [r0, #56]	; 0x38
 8002874:	f040 818f 	bne.w	8002b96 <inv_generate_accel_gyro_quaternion+0x62e>
 8002878:	ad10      	add	r5, sp, #64	; 0x40
 800287a:	4fd5      	ldr	r7, [pc, #852]	; (8002bd0 <inv_generate_accel_gyro_quaternion+0x668>)
 800287c:	4628      	mov	r0, r5
 800287e:	f008 fddf 	bl	800b440 <inv_get_gyro_bias>
 8002882:	4628      	mov	r0, r5
 8002884:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002888:	220c      	movs	r2, #12
 800288a:	f00a fa8b 	bl	800cda4 <memcmp>
 800288e:	b928      	cbnz	r0, 800289c <inv_generate_accel_gyro_quaternion+0x334>
 8002890:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002892:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8002896:	429a      	cmp	r2, r3
 8002898:	f000 81d9 	beq.w	8002c4e <inv_generate_accel_gyro_quaternion+0x6e6>
 800289c:	af18      	add	r7, sp, #96	; 0x60
 800289e:	463b      	mov	r3, r7
 80028a0:	8820      	ldrh	r0, [r4, #0]
 80028a2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80028a4:	462a      	mov	r2, r5
 80028a6:	f009 fe6b 	bl	800c580 <inv_convert_to_body_with_scale>
 80028aa:	eddd 7a19 	vldr	s15, [sp, #100]	; 0x64
 80028ae:	ed9d 7a18 	vldr	s14, [sp, #96]	; 0x60
 80028b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028b6:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80028ba:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80028be:	ed9d 7a1a 	vldr	s14, [sp, #104]	; 0x68
 80028c2:	eee6 7aa6 	vfma.f32	s15, s13, s13
 80028c6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80028ca:	eee7 7a07 	vfma.f32	s15, s14, s14
 80028ce:	eef1 8ae7 	vsqrt.f32	s17, s15
 80028d2:	eeb0 0a67 	vmov.f32	s0, s15
 80028d6:	eef4 8a68 	vcmp.f32	s17, s17
 80028da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028de:	f040 81d1 	bne.w	8002c84 <inv_generate_accel_gyro_quaternion+0x71c>
 80028e2:	eddf 6abc 	vldr	s13, [pc, #752]	; 8002bd4 <inv_generate_accel_gyro_quaternion+0x66c>
 80028e6:	ed9f 7abc 	vldr	s14, [pc, #752]	; 8002bd8 <inv_generate_accel_gyro_quaternion+0x670>
 80028ea:	f8d4 8128 	ldr.w	r8, [r4, #296]	; 0x128
 80028ee:	eddf 7abb 	vldr	s15, [pc, #748]	; 8002bdc <inv_generate_accel_gyro_quaternion+0x674>
 80028f2:	ed9f 8abb 	vldr	s16, [pc, #748]	; 8002be0 <inv_generate_accel_gyro_quaternion+0x678>
 80028f6:	ee68 6aa6 	vmul.f32	s13, s17, s13
 80028fa:	ee06 8a10 	vmov	s12, r8
 80028fe:	ee86 7a87 	vdiv.f32	s14, s13, s14
 8002902:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8002906:	ee27 7a27 	vmul.f32	s14, s14, s15
 800290a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800290e:	ee67 7a06 	vmul.f32	s15, s14, s12
 8002912:	eec7 7a88 	vdiv.f32	s15, s15, s16
 8002916:	ee27 8aa6 	vmul.f32	s16, s15, s13
 800291a:	eeb0 0a48 	vmov.f32	s0, s16
 800291e:	f00d fa99 	bl	800fe54 <cosf>
 8002922:	eeb0 9a40 	vmov.f32	s18, s0
 8002926:	eeb0 0a48 	vmov.f32	s0, s16
 800292a:	f00d fad3 	bl	800fed4 <sinf>
 800292e:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8002932:	eef4 8ae7 	vcmpe.f32	s17, s15
 8002936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800293a:	f100 8135 	bmi.w	8002ba8 <inv_generate_accel_gyro_quaternion+0x640>
 800293e:	eddd 7a18 	vldr	s15, [sp, #96]	; 0x60
 8002942:	ed9f 6aa8 	vldr	s12, [pc, #672]	; 8002be4 <inv_generate_accel_gyro_quaternion+0x67c>
 8002946:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800294a:	eddd 7a19 	vldr	s15, [sp, #100]	; 0x64
 800294e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002952:	eddd 7a1a 	vldr	s15, [sp, #104]	; 0x68
 8002956:	ee20 0a46 	vnmul.f32	s0, s0, s12
 800295a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800295e:	ee60 6a26 	vmul.f32	s13, s0, s13
 8002962:	ee20 7a07 	vmul.f32	s14, s0, s14
 8002966:	ee20 0a27 	vmul.f32	s0, s0, s15
 800296a:	eec6 6aa8 	vdiv.f32	s13, s13, s17
 800296e:	ee87 7a28 	vdiv.f32	s14, s14, s17
 8002972:	eec0 7a28 	vdiv.f32	s15, s0, s17
 8002976:	ee29 9a06 	vmul.f32	s18, s18, s12
 800297a:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 800297e:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8002982:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002986:	eebd 9ac9 	vcvt.s32.f32	s18, s18
 800298a:	edc6 6a13 	vstr	s13, [r6, #76]	; 0x4c
 800298e:	ed86 7a14 	vstr	s14, [r6, #80]	; 0x50
 8002992:	edc6 7a15 	vstr	s15, [r6, #84]	; 0x54
 8002996:	ed86 9a12 	vstr	s18, [r6, #72]	; 0x48
 800299a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800299e:	4b92      	ldr	r3, [pc, #584]	; (8002be8 <inv_generate_accel_gyro_quaternion+0x680>)
 80029a0:	f8c6 8058 	str.w	r8, [r6, #88]	; 0x58
 80029a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80029a8:	f504 7588 	add.w	r5, r4, #272	; 0x110
 80029ac:	4628      	mov	r0, r5
 80029ae:	463a      	mov	r2, r7
 80029b0:	498e      	ldr	r1, [pc, #568]	; (8002bec <inv_generate_accel_gyro_quaternion+0x684>)
 80029b2:	f009 f873 	bl	800ba9c <inv_q_mult>
 80029b6:	aa14      	add	r2, sp, #80	; 0x50
 80029b8:	4639      	mov	r1, r7
 80029ba:	488d      	ldr	r0, [pc, #564]	; (8002bf0 <inv_generate_accel_gyro_quaternion+0x688>)
 80029bc:	f009 f86e 	bl	800ba9c <inv_q_mult>
 80029c0:	4628      	mov	r0, r5
 80029c2:	498b      	ldr	r1, [pc, #556]	; (8002bf0 <inv_generate_accel_gyro_quaternion+0x688>)
 80029c4:	f009 f964 	bl	800bc90 <inv_q_invert>
 80029c8:	a914      	add	r1, sp, #80	; 0x50
 80029ca:	4881      	ldr	r0, [pc, #516]	; (8002bd0 <inv_generate_accel_gyro_quaternion+0x668>)
 80029cc:	463a      	mov	r2, r7
 80029ce:	f009 f865 	bl	800ba9c <inv_q_mult>
 80029d2:	4638      	mov	r0, r7
 80029d4:	497e      	ldr	r1, [pc, #504]	; (8002bd0 <inv_generate_accel_gyro_quaternion+0x668>)
 80029d6:	f7ff fc8b 	bl	80022f0 <inv_normalize_quat>
 80029da:	e5e0      	b.n	800259e <inv_generate_accel_gyro_quaternion+0x36>
 80029dc:	4620      	mov	r0, r4
 80029de:	f7ff fd07 	bl	80023f0 <inv_generate_gyro_quaternion.part.1>
 80029e2:	e5dc      	b.n	800259e <inv_generate_accel_gyro_quaternion+0x36>
 80029e4:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80029e6:	4c83      	ldr	r4, [pc, #524]	; (8002bf4 <inv_generate_accel_gyro_quaternion+0x68c>)
 80029e8:	17ca      	asrs	r2, r1, #31
 80029ea:	fb84 1401 	smull	r1, r4, r4, r1
 80029ee:	ebc2 24e4 	rsb	r4, r2, r4, asr #11
 80029f2:	2c01      	cmp	r4, #1
 80029f4:	bfb8      	it	lt
 80029f6:	2401      	movlt	r4, #1
 80029f8:	2b03      	cmp	r3, #3
 80029fa:	f47f ae06 	bne.w	800260a <inv_generate_accel_gyro_quaternion+0xa2>
 80029fe:	4b7e      	ldr	r3, [pc, #504]	; (8002bf8 <inv_generate_accel_gyro_quaternion+0x690>)
 8002a00:	fb03 f404 	mul.w	r4, r3, r4
 8002a04:	e605      	b.n	8002612 <inv_generate_accel_gyro_quaternion+0xaa>
 8002a06:	edd0 7a18 	vldr	s15, [r0, #96]	; 0x60
 8002a0a:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8002a0e:	edd0 7a17 	vldr	s15, [r0, #92]	; 0x5c
 8002a12:	ee20 0a00 	vmul.f32	s0, s0, s0
 8002a16:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a1a:	edd0 7a19 	vldr	s15, [r0, #100]	; 0x64
 8002a1e:	eea7 0a07 	vfma.f32	s0, s14, s14
 8002a22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a26:	eea7 0aa7 	vfma.f32	s0, s15, s15
 8002a2a:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8002a2e:	eeb4 8a48 	vcmp.f32	s16, s16
 8002a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a36:	f040 810c 	bne.w	8002c52 <inv_generate_accel_gyro_quaternion+0x6ea>
 8002a3a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a3e:	eeb4 8ac7 	vcmpe.f32	s16, s14
 8002a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a46:	f240 80b7 	bls.w	8002bb8 <inv_generate_accel_gyro_quaternion+0x650>
 8002a4a:	edd4 7a19 	vldr	s15, [r4, #100]	; 0x64
 8002a4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a52:	ee87 8a88 	vdiv.f32	s16, s15, s16
 8002a56:	ee37 7a48 	vsub.f32	s14, s14, s16
 8002a5a:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a62:	bfc6      	itte	gt
 8002a64:	eeb6 0a00 	vmovgt.f32	s0, #96	; 0x3f000000  0.5
 8002a68:	ee27 0a00 	vmulgt.f32	s0, s14, s0
 8002a6c:	ed9f 0a63 	vldrle	s0, [pc, #396]	; 8002bfc <inv_generate_accel_gyro_quaternion+0x694>
 8002a70:	eef1 8ac0 	vsqrt.f32	s17, s0
 8002a74:	eef4 8a68 	vcmp.f32	s17, s17
 8002a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a7c:	f040 80fd 	bne.w	8002c7a <inv_generate_accel_gyro_quaternion+0x712>
 8002a80:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002a84:	ee38 8a00 	vadd.f32	s16, s16, s0
 8002a88:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8002a8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a90:	bfc6      	itte	gt
 8002a92:	eeb6 0a00 	vmovgt.f32	s0, #96	; 0x3f000000  0.5
 8002a96:	ee28 0a00 	vmulgt.f32	s0, s16, s0
 8002a9a:	ed9f 0a58 	vldrle	s0, [pc, #352]	; 8002bfc <inv_generate_accel_gyro_quaternion+0x694>
 8002a9e:	eeb1 9ac0 	vsqrt.f32	s18, s0
 8002aa2:	eeb4 9a49 	vcmp.f32	s18, s18
 8002aa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aaa:	f040 80e1 	bne.w	8002c70 <inv_generate_accel_gyro_quaternion+0x708>
 8002aae:	edd4 7a18 	vldr	s15, [r4, #96]	; 0x60
 8002ab2:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8002ab6:	edd4 7a17 	vldr	s15, [r4, #92]	; 0x5c
 8002aba:	ee20 0a00 	vmul.f32	s0, s0, s0
 8002abe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ac2:	eea7 0aa7 	vfma.f32	s0, s15, s15
 8002ac6:	eeb1 7ac0 	vsqrt.f32	s14, s0
 8002aca:	eeb4 7a47 	vcmp.f32	s14, s14
 8002ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad2:	f040 80c8 	bne.w	8002c66 <inv_generate_accel_gyro_quaternion+0x6fe>
 8002ad6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002ada:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ae2:	d969      	bls.n	8002bb8 <inv_generate_accel_gyro_quaternion+0x650>
 8002ae4:	edd4 7a18 	vldr	s15, [r4, #96]	; 0x60
 8002ae8:	ed94 6a17 	vldr	s12, [r4, #92]	; 0x5c
 8002aec:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8002be4 <inv_generate_accel_gyro_quaternion+0x67c>
 8002af0:	4e37      	ldr	r6, [pc, #220]	; (8002bd0 <inv_generate_accel_gyro_quaternion+0x668>)
 8002af2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002af6:	eeb8 0ac6 	vcvt.f32.s32	s0, s12
 8002afa:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8002afe:	2300      	movs	r3, #0
 8002b00:	61f3      	str	r3, [r6, #28]
 8002b02:	ee80 7a07 	vdiv.f32	s14, s0, s14
 8002b06:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8002b0a:	ee68 8ac7 	vnmul.f32	s17, s17, s14
 8002b0e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b12:	ee29 9a26 	vmul.f32	s18, s18, s13
 8002b16:	ee68 8aa6 	vmul.f32	s17, s17, s13
 8002b1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b1e:	eebd 9ac9 	vcvt.s32.f32	s18, s18
 8002b22:	eefd 8ae8 	vcvt.s32.f32	s17, s17
 8002b26:	edc6 7a05 	vstr	s15, [r6, #20]
 8002b2a:	ed86 9a04 	vstr	s18, [r6, #16]
 8002b2e:	edc6 8a06 	vstr	s17, [r6, #24]
 8002b32:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8002b36:	05db      	lsls	r3, r3, #23
 8002b38:	d474      	bmi.n	8002c24 <inv_generate_accel_gyro_quaternion+0x6bc>
 8002b3a:	4669      	mov	r1, sp
 8002b3c:	4824      	ldr	r0, [pc, #144]	; (8002bd0 <inv_generate_accel_gyro_quaternion+0x668>)
 8002b3e:	f009 f8a7 	bl	800bc90 <inv_q_invert>
 8002b42:	482f      	ldr	r0, [pc, #188]	; (8002c00 <inv_generate_accel_gyro_quaternion+0x698>)
 8002b44:	4669      	mov	r1, sp
 8002b46:	f100 0210 	add.w	r2, r0, #16
 8002b4a:	f008 ffa7 	bl	800ba9c <inv_q_mult>
 8002b4e:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
 8002b52:	e51d      	b.n	8002590 <inv_generate_accel_gyro_quaternion+0x28>
 8002b54:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8002b58:	f106 015c 	add.w	r1, r6, #92	; 0x5c
 8002b5c:	f009 f898 	bl	800bc90 <inv_q_invert>
 8002b60:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002b62:	05df      	lsls	r7, r3, #23
 8002b64:	d467      	bmi.n	8002c36 <inv_generate_accel_gyro_quaternion+0x6ce>
 8002b66:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
 8002b6a:	e511      	b.n	8002590 <inv_generate_accel_gyro_quaternion+0x28>
 8002b6c:	a80c      	add	r0, sp, #48	; 0x30
 8002b6e:	f009 ffbb 	bl	800cae8 <inv_get_linear_accel>
 8002b72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002b74:	980c      	ldr	r0, [sp, #48]	; 0x30
 8002b76:	990e      	ldr	r1, [sp, #56]	; 0x38
 8002b78:	fb82 2302 	smull	r2, r3, r2, r2
 8002b7c:	fbc0 2300 	smlal	r2, r3, r0, r0
 8002b80:	fbc1 2301 	smlal	r2, r3, r1, r1
 8002b84:	4590      	cmp	r8, r2
 8002b86:	eb79 0303 	sbcs.w	r3, r9, r3
 8002b8a:	f6bf ad32 	bge.w	80025f2 <inv_generate_accel_gyro_quaternion+0x8a>
 8002b8e:	2304      	movs	r3, #4
 8002b90:	63ab      	str	r3, [r5, #56]	; 0x38
 8002b92:	2400      	movs	r4, #0
 8002b94:	e53d      	b.n	8002612 <inv_generate_accel_gyro_quaternion+0xaa>
 8002b96:	f504 7088 	add.w	r0, r4, #272	; 0x110
 8002b9a:	490d      	ldr	r1, [pc, #52]	; (8002bd0 <inv_generate_accel_gyro_quaternion+0x668>)
 8002b9c:	f7ff fba8 	bl	80022f0 <inv_normalize_quat>
 8002ba0:	e4fd      	b.n	800259e <inv_generate_accel_gyro_quaternion+0x36>
 8002ba2:	eddf 5a18 	vldr	s11, [pc, #96]	; 8002c04 <inv_generate_accel_gyro_quaternion+0x69c>
 8002ba6:	e5f6      	b.n	8002796 <inv_generate_accel_gyro_quaternion+0x22e>
 8002ba8:	2300      	movs	r3, #0
 8002baa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002bae:	64b2      	str	r2, [r6, #72]	; 0x48
 8002bb0:	64f3      	str	r3, [r6, #76]	; 0x4c
 8002bb2:	6533      	str	r3, [r6, #80]	; 0x50
 8002bb4:	6573      	str	r3, [r6, #84]	; 0x54
 8002bb6:	e6f0      	b.n	800299a <inv_generate_accel_gyro_quaternion+0x432>
 8002bb8:	4e05      	ldr	r6, [pc, #20]	; (8002bd0 <inv_generate_accel_gyro_quaternion+0x668>)
 8002bba:	2300      	movs	r3, #0
 8002bbc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002bc0:	6132      	str	r2, [r6, #16]
 8002bc2:	6173      	str	r3, [r6, #20]
 8002bc4:	61b3      	str	r3, [r6, #24]
 8002bc6:	61f3      	str	r3, [r6, #28]
 8002bc8:	e7b3      	b.n	8002b32 <inv_generate_accel_gyro_quaternion+0x5ca>
 8002bca:	bf00      	nop
 8002bcc:	001c9871 	.word	0x001c9871
 8002bd0:	200004fc 	.word	0x200004fc
 8002bd4:	40490fdb 	.word	0x40490fdb
 8002bd8:	43340000 	.word	0x43340000
 8002bdc:	37800000 	.word	0x37800000
 8002be0:	49742400 	.word	0x49742400
 8002be4:	4e800000 	.word	0x4e800000
 8002be8:	20000538 	.word	0x20000538
 8002bec:	20000544 	.word	0x20000544
 8002bf0:	20000558 	.word	0x20000558
 8002bf4:	68db8bad 	.word	0x68db8bad
 8002bf8:	00c49ba6 	.word	0x00c49ba6
 8002bfc:	00000000 	.word	0x00000000
 8002c00:	2000050c 	.word	0x2000050c
 8002c04:	3bc49ba6 	.word	0x3bc49ba6
 8002c08:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002c0a:	4c21      	ldr	r4, [pc, #132]	; (8002c90 <inv_generate_accel_gyro_quaternion+0x728>)
 8002c0c:	17d3      	asrs	r3, r2, #31
 8002c0e:	fb84 2402 	smull	r2, r4, r4, r2
 8002c12:	ebc3 24e4 	rsb	r4, r3, r4, asr #11
 8002c16:	2c00      	cmp	r4, #0
 8002c18:	bfc9      	itett	gt
 8002c1a:	4b1e      	ldrgt	r3, [pc, #120]	; (8002c94 <inv_generate_accel_gyro_quaternion+0x72c>)
 8002c1c:	4c1e      	ldrle	r4, [pc, #120]	; (8002c98 <inv_generate_accel_gyro_quaternion+0x730>)
 8002c1e:	00e4      	lslgt	r4, r4, #3
 8002c20:	435c      	mulgt	r4, r3
 8002c22:	e4f6      	b.n	8002612 <inv_generate_accel_gyro_quaternion+0xaa>
 8002c24:	f504 7088 	add.w	r0, r4, #272	; 0x110
 8002c28:	491c      	ldr	r1, [pc, #112]	; (8002c9c <inv_generate_accel_gyro_quaternion+0x734>)
 8002c2a:	f009 f831 	bl	800bc90 <inv_q_invert>
 8002c2e:	e784      	b.n	8002b3a <inv_generate_accel_gyro_quaternion+0x5d2>
 8002c30:	eddf 5a1b 	vldr	s11, [pc, #108]	; 8002ca0 <inv_generate_accel_gyro_quaternion+0x738>
 8002c34:	e5af      	b.n	8002796 <inv_generate_accel_gyro_quaternion+0x22e>
 8002c36:	4669      	mov	r1, sp
 8002c38:	4630      	mov	r0, r6
 8002c3a:	f009 f829 	bl	800bc90 <inv_q_invert>
 8002c3e:	4669      	mov	r1, sp
 8002c40:	f106 0010 	add.w	r0, r6, #16
 8002c44:	f106 0220 	add.w	r2, r6, #32
 8002c48:	f008 ff28 	bl	800ba9c <inv_q_mult>
 8002c4c:	e78b      	b.n	8002b66 <inv_generate_accel_gyro_quaternion+0x5fe>
 8002c4e:	af18      	add	r7, sp, #96	; 0x60
 8002c50:	e6aa      	b.n	80029a8 <inv_generate_accel_gyro_quaternion+0x440>
 8002c52:	f00d fa9f 	bl	8010194 <sqrtf>
 8002c56:	eeb0 8a40 	vmov.f32	s16, s0
 8002c5a:	e6ee      	b.n	8002a3a <inv_generate_accel_gyro_quaternion+0x4d2>
 8002c5c:	f00d fa9a 	bl	8010194 <sqrtf>
 8002c60:	eef0 7a40 	vmov.f32	s15, s0
 8002c64:	e51e      	b.n	80026a4 <inv_generate_accel_gyro_quaternion+0x13c>
 8002c66:	f00d fa95 	bl	8010194 <sqrtf>
 8002c6a:	eeb0 7a40 	vmov.f32	s14, s0
 8002c6e:	e732      	b.n	8002ad6 <inv_generate_accel_gyro_quaternion+0x56e>
 8002c70:	f00d fa90 	bl	8010194 <sqrtf>
 8002c74:	eeb0 9a40 	vmov.f32	s18, s0
 8002c78:	e719      	b.n	8002aae <inv_generate_accel_gyro_quaternion+0x546>
 8002c7a:	f00d fa8b 	bl	8010194 <sqrtf>
 8002c7e:	eef0 8a40 	vmov.f32	s17, s0
 8002c82:	e6fd      	b.n	8002a80 <inv_generate_accel_gyro_quaternion+0x518>
 8002c84:	f00d fa86 	bl	8010194 <sqrtf>
 8002c88:	eef0 8a40 	vmov.f32	s17, s0
 8002c8c:	e629      	b.n	80028e2 <inv_generate_accel_gyro_quaternion+0x37a>
 8002c8e:	bf00      	nop
 8002c90:	68db8bad 	.word	0x68db8bad
 8002c94:	00c49ba6 	.word	0x00c49ba6
 8002c98:	0624dd30 	.word	0x0624dd30
 8002c9c:	20000558 	.word	0x20000558
 8002ca0:	3d75c28f 	.word	0x3d75c28f

08002ca4 <inv_generate_quaternion>:
 8002ca4:	b538      	push	{r3, r4, r5, lr}
 8002ca6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002ca8:	05dc      	lsls	r4, r3, #23
 8002caa:	d402      	bmi.n	8002cb2 <inv_generate_quaternion+0xe>
 8002cac:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002cae:	05d9      	lsls	r1, r3, #23
 8002cb0:	d50f      	bpl.n	8002cd2 <inv_generate_quaternion+0x2e>
 8002cb2:	f8d0 3120 	ldr.w	r3, [r0, #288]	; 0x120
 8002cb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002cbe:	4604      	mov	r4, r0
 8002cc0:	d011      	beq.n	8002ce6 <inv_generate_quaternion+0x42>
 8002cc2:	f7ff fc51 	bl	8002568 <inv_generate_accel_gyro_quaternion>
 8002cc6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002cc8:	480c      	ldr	r0, [pc, #48]	; (8002cfc <inv_generate_quaternion+0x58>)
 8002cca:	f009 fd27 	bl	800c71c <inv_store_gaming_quaternion>
 8002cce:	2000      	movs	r0, #0
 8002cd0:	bd38      	pop	{r3, r4, r5, pc}
 8002cd2:	f8d0 3120 	ldr.w	r3, [r0, #288]	; 0x120
 8002cd6:	05da      	lsls	r2, r3, #23
 8002cd8:	d5f9      	bpl.n	8002cce <inv_generate_quaternion+0x2a>
 8002cda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cde:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ce2:	4604      	mov	r4, r0
 8002ce4:	d1ed      	bne.n	8002cc2 <inv_generate_quaternion+0x1e>
 8002ce6:	4d05      	ldr	r5, [pc, #20]	; (8002cfc <inv_generate_quaternion+0x58>)
 8002ce8:	f8d0 0110 	ldr.w	r0, [r0, #272]	; 0x110
 8002cec:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 8002cf0:	f8d4 2118 	ldr.w	r2, [r4, #280]	; 0x118
 8002cf4:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8002cf8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cfa:	e7e4      	b.n	8002cc6 <inv_generate_quaternion+0x22>
 8002cfc:	2000050c 	.word	0x2000050c

08002d00 <inv_stop_quaternion>:
 8002d00:	4801      	ldr	r0, [pc, #4]	; (8002d08 <inv_stop_quaternion+0x8>)
 8002d02:	f008 bc8b 	b.w	800b61c <inv_unregister_data_cb>
 8002d06:	bf00      	nop
 8002d08:	08002ca5 	.word	0x08002ca5

08002d0c <inv_init_quaternion>:
 8002d0c:	b510      	push	{r4, lr}
 8002d0e:	4c07      	ldr	r4, [pc, #28]	; (8002d2c <inv_init_quaternion+0x20>)
 8002d10:	2100      	movs	r1, #0
 8002d12:	4620      	mov	r0, r4
 8002d14:	226c      	movs	r2, #108	; 0x6c
 8002d16:	f00a f87b 	bl	800ce10 <memset>
 8002d1a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002d1e:	6123      	str	r3, [r4, #16]
 8002d20:	6023      	str	r3, [r4, #0]
 8002d22:	6223      	str	r3, [r4, #32]
 8002d24:	63e3      	str	r3, [r4, #60]	; 0x3c
 8002d26:	65e3      	str	r3, [r4, #92]	; 0x5c
 8002d28:	2000      	movs	r0, #0
 8002d2a:	bd10      	pop	{r4, pc}
 8002d2c:	200004fc 	.word	0x200004fc

08002d30 <inv_enable_quaternion>:
 8002d30:	b508      	push	{r3, lr}
 8002d32:	f7ff ffeb 	bl	8002d0c <inv_init_quaternion>
 8002d36:	b100      	cbz	r0, 8002d3a <inv_enable_quaternion+0xa>
 8002d38:	bd08      	pop	{r3, pc}
 8002d3a:	4802      	ldr	r0, [pc, #8]	; (8002d44 <inv_enable_quaternion+0x14>)
 8002d3c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002d40:	f009 bf50 	b.w	800cbe4 <inv_register_mpl_start_notification>
 8002d44:	080023c1 	.word	0x080023c1

08002d48 <inv_disable_quaternion>:
 8002d48:	b508      	push	{r3, lr}
 8002d4a:	4804      	ldr	r0, [pc, #16]	; (8002d5c <inv_disable_quaternion+0x14>)
 8002d4c:	f008 fc66 	bl	800b61c <inv_unregister_data_cb>
 8002d50:	4803      	ldr	r0, [pc, #12]	; (8002d60 <inv_disable_quaternion+0x18>)
 8002d52:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002d56:	f009 bf05 	b.w	800cb64 <inv_unregister_mpl_start_notification>
 8002d5a:	bf00      	nop
 8002d5c:	08002ca5 	.word	0x08002ca5
 8002d60:	080023c1 	.word	0x080023c1
 8002d64:	f3af 8000 	nop.w

08002d68 <strlen>:
 8002d68:	4603      	mov	r3, r0
 8002d6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d6e:	2a00      	cmp	r2, #0
 8002d70:	d1fb      	bne.n	8002d6a <strlen+0x2>
 8002d72:	1a18      	subs	r0, r3, r0
 8002d74:	3801      	subs	r0, #1
 8002d76:	4770      	bx	lr
	...

08002d80 <memchr>:
 8002d80:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8002d84:	2a10      	cmp	r2, #16
 8002d86:	db2b      	blt.n	8002de0 <memchr+0x60>
 8002d88:	f010 0f07 	tst.w	r0, #7
 8002d8c:	d008      	beq.n	8002da0 <memchr+0x20>
 8002d8e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002d92:	3a01      	subs	r2, #1
 8002d94:	428b      	cmp	r3, r1
 8002d96:	d02d      	beq.n	8002df4 <memchr+0x74>
 8002d98:	f010 0f07 	tst.w	r0, #7
 8002d9c:	b342      	cbz	r2, 8002df0 <memchr+0x70>
 8002d9e:	d1f6      	bne.n	8002d8e <memchr+0xe>
 8002da0:	b4f0      	push	{r4, r5, r6, r7}
 8002da2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8002da6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8002daa:	f022 0407 	bic.w	r4, r2, #7
 8002dae:	f07f 0700 	mvns.w	r7, #0
 8002db2:	2300      	movs	r3, #0
 8002db4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8002db8:	3c08      	subs	r4, #8
 8002dba:	ea85 0501 	eor.w	r5, r5, r1
 8002dbe:	ea86 0601 	eor.w	r6, r6, r1
 8002dc2:	fa85 f547 	uadd8	r5, r5, r7
 8002dc6:	faa3 f587 	sel	r5, r3, r7
 8002dca:	fa86 f647 	uadd8	r6, r6, r7
 8002dce:	faa5 f687 	sel	r6, r5, r7
 8002dd2:	b98e      	cbnz	r6, 8002df8 <memchr+0x78>
 8002dd4:	d1ee      	bne.n	8002db4 <memchr+0x34>
 8002dd6:	bcf0      	pop	{r4, r5, r6, r7}
 8002dd8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8002ddc:	f002 0207 	and.w	r2, r2, #7
 8002de0:	b132      	cbz	r2, 8002df0 <memchr+0x70>
 8002de2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002de6:	3a01      	subs	r2, #1
 8002de8:	ea83 0301 	eor.w	r3, r3, r1
 8002dec:	b113      	cbz	r3, 8002df4 <memchr+0x74>
 8002dee:	d1f8      	bne.n	8002de2 <memchr+0x62>
 8002df0:	2000      	movs	r0, #0
 8002df2:	4770      	bx	lr
 8002df4:	3801      	subs	r0, #1
 8002df6:	4770      	bx	lr
 8002df8:	2d00      	cmp	r5, #0
 8002dfa:	bf06      	itte	eq
 8002dfc:	4635      	moveq	r5, r6
 8002dfe:	3803      	subeq	r0, #3
 8002e00:	3807      	subne	r0, #7
 8002e02:	f015 0f01 	tst.w	r5, #1
 8002e06:	d107      	bne.n	8002e18 <memchr+0x98>
 8002e08:	3001      	adds	r0, #1
 8002e0a:	f415 7f80 	tst.w	r5, #256	; 0x100
 8002e0e:	bf02      	ittt	eq
 8002e10:	3001      	addeq	r0, #1
 8002e12:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8002e16:	3001      	addeq	r0, #1
 8002e18:	bcf0      	pop	{r4, r5, r6, r7}
 8002e1a:	3801      	subs	r0, #1
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop

08002e20 <__aeabi_drsub>:
 8002e20:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8002e24:	e002      	b.n	8002e2c <__adddf3>
 8002e26:	bf00      	nop

08002e28 <__aeabi_dsub>:
 8002e28:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08002e2c <__adddf3>:
 8002e2c:	b530      	push	{r4, r5, lr}
 8002e2e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8002e32:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8002e36:	ea94 0f05 	teq	r4, r5
 8002e3a:	bf08      	it	eq
 8002e3c:	ea90 0f02 	teqeq	r0, r2
 8002e40:	bf1f      	itttt	ne
 8002e42:	ea54 0c00 	orrsne.w	ip, r4, r0
 8002e46:	ea55 0c02 	orrsne.w	ip, r5, r2
 8002e4a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8002e4e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8002e52:	f000 80e2 	beq.w	800301a <__adddf3+0x1ee>
 8002e56:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8002e5a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8002e5e:	bfb8      	it	lt
 8002e60:	426d      	neglt	r5, r5
 8002e62:	dd0c      	ble.n	8002e7e <__adddf3+0x52>
 8002e64:	442c      	add	r4, r5
 8002e66:	ea80 0202 	eor.w	r2, r0, r2
 8002e6a:	ea81 0303 	eor.w	r3, r1, r3
 8002e6e:	ea82 0000 	eor.w	r0, r2, r0
 8002e72:	ea83 0101 	eor.w	r1, r3, r1
 8002e76:	ea80 0202 	eor.w	r2, r0, r2
 8002e7a:	ea81 0303 	eor.w	r3, r1, r3
 8002e7e:	2d36      	cmp	r5, #54	; 0x36
 8002e80:	bf88      	it	hi
 8002e82:	bd30      	pophi	{r4, r5, pc}
 8002e84:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8002e88:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8002e8c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8002e90:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8002e94:	d002      	beq.n	8002e9c <__adddf3+0x70>
 8002e96:	4240      	negs	r0, r0
 8002e98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8002e9c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8002ea0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002ea4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8002ea8:	d002      	beq.n	8002eb0 <__adddf3+0x84>
 8002eaa:	4252      	negs	r2, r2
 8002eac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8002eb0:	ea94 0f05 	teq	r4, r5
 8002eb4:	f000 80a7 	beq.w	8003006 <__adddf3+0x1da>
 8002eb8:	f1a4 0401 	sub.w	r4, r4, #1
 8002ebc:	f1d5 0e20 	rsbs	lr, r5, #32
 8002ec0:	db0d      	blt.n	8002ede <__adddf3+0xb2>
 8002ec2:	fa02 fc0e 	lsl.w	ip, r2, lr
 8002ec6:	fa22 f205 	lsr.w	r2, r2, r5
 8002eca:	1880      	adds	r0, r0, r2
 8002ecc:	f141 0100 	adc.w	r1, r1, #0
 8002ed0:	fa03 f20e 	lsl.w	r2, r3, lr
 8002ed4:	1880      	adds	r0, r0, r2
 8002ed6:	fa43 f305 	asr.w	r3, r3, r5
 8002eda:	4159      	adcs	r1, r3
 8002edc:	e00e      	b.n	8002efc <__adddf3+0xd0>
 8002ede:	f1a5 0520 	sub.w	r5, r5, #32
 8002ee2:	f10e 0e20 	add.w	lr, lr, #32
 8002ee6:	2a01      	cmp	r2, #1
 8002ee8:	fa03 fc0e 	lsl.w	ip, r3, lr
 8002eec:	bf28      	it	cs
 8002eee:	f04c 0c02 	orrcs.w	ip, ip, #2
 8002ef2:	fa43 f305 	asr.w	r3, r3, r5
 8002ef6:	18c0      	adds	r0, r0, r3
 8002ef8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8002efc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8002f00:	d507      	bpl.n	8002f12 <__adddf3+0xe6>
 8002f02:	f04f 0e00 	mov.w	lr, #0
 8002f06:	f1dc 0c00 	rsbs	ip, ip, #0
 8002f0a:	eb7e 0000 	sbcs.w	r0, lr, r0
 8002f0e:	eb6e 0101 	sbc.w	r1, lr, r1
 8002f12:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8002f16:	d31b      	bcc.n	8002f50 <__adddf3+0x124>
 8002f18:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8002f1c:	d30c      	bcc.n	8002f38 <__adddf3+0x10c>
 8002f1e:	0849      	lsrs	r1, r1, #1
 8002f20:	ea5f 0030 	movs.w	r0, r0, rrx
 8002f24:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8002f28:	f104 0401 	add.w	r4, r4, #1
 8002f2c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8002f30:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8002f34:	f080 809a 	bcs.w	800306c <__adddf3+0x240>
 8002f38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8002f3c:	bf08      	it	eq
 8002f3e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8002f42:	f150 0000 	adcs.w	r0, r0, #0
 8002f46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8002f4a:	ea41 0105 	orr.w	r1, r1, r5
 8002f4e:	bd30      	pop	{r4, r5, pc}
 8002f50:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8002f54:	4140      	adcs	r0, r0
 8002f56:	eb41 0101 	adc.w	r1, r1, r1
 8002f5a:	3c01      	subs	r4, #1
 8002f5c:	bf28      	it	cs
 8002f5e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8002f62:	d2e9      	bcs.n	8002f38 <__adddf3+0x10c>
 8002f64:	f091 0f00 	teq	r1, #0
 8002f68:	bf04      	itt	eq
 8002f6a:	4601      	moveq	r1, r0
 8002f6c:	2000      	moveq	r0, #0
 8002f6e:	fab1 f381 	clz	r3, r1
 8002f72:	bf08      	it	eq
 8002f74:	3320      	addeq	r3, #32
 8002f76:	f1a3 030b 	sub.w	r3, r3, #11
 8002f7a:	f1b3 0220 	subs.w	r2, r3, #32
 8002f7e:	da0c      	bge.n	8002f9a <__adddf3+0x16e>
 8002f80:	320c      	adds	r2, #12
 8002f82:	dd08      	ble.n	8002f96 <__adddf3+0x16a>
 8002f84:	f102 0c14 	add.w	ip, r2, #20
 8002f88:	f1c2 020c 	rsb	r2, r2, #12
 8002f8c:	fa01 f00c 	lsl.w	r0, r1, ip
 8002f90:	fa21 f102 	lsr.w	r1, r1, r2
 8002f94:	e00c      	b.n	8002fb0 <__adddf3+0x184>
 8002f96:	f102 0214 	add.w	r2, r2, #20
 8002f9a:	bfd8      	it	le
 8002f9c:	f1c2 0c20 	rsble	ip, r2, #32
 8002fa0:	fa01 f102 	lsl.w	r1, r1, r2
 8002fa4:	fa20 fc0c 	lsr.w	ip, r0, ip
 8002fa8:	bfdc      	itt	le
 8002faa:	ea41 010c 	orrle.w	r1, r1, ip
 8002fae:	4090      	lslle	r0, r2
 8002fb0:	1ae4      	subs	r4, r4, r3
 8002fb2:	bfa2      	ittt	ge
 8002fb4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8002fb8:	4329      	orrge	r1, r5
 8002fba:	bd30      	popge	{r4, r5, pc}
 8002fbc:	ea6f 0404 	mvn.w	r4, r4
 8002fc0:	3c1f      	subs	r4, #31
 8002fc2:	da1c      	bge.n	8002ffe <__adddf3+0x1d2>
 8002fc4:	340c      	adds	r4, #12
 8002fc6:	dc0e      	bgt.n	8002fe6 <__adddf3+0x1ba>
 8002fc8:	f104 0414 	add.w	r4, r4, #20
 8002fcc:	f1c4 0220 	rsb	r2, r4, #32
 8002fd0:	fa20 f004 	lsr.w	r0, r0, r4
 8002fd4:	fa01 f302 	lsl.w	r3, r1, r2
 8002fd8:	ea40 0003 	orr.w	r0, r0, r3
 8002fdc:	fa21 f304 	lsr.w	r3, r1, r4
 8002fe0:	ea45 0103 	orr.w	r1, r5, r3
 8002fe4:	bd30      	pop	{r4, r5, pc}
 8002fe6:	f1c4 040c 	rsb	r4, r4, #12
 8002fea:	f1c4 0220 	rsb	r2, r4, #32
 8002fee:	fa20 f002 	lsr.w	r0, r0, r2
 8002ff2:	fa01 f304 	lsl.w	r3, r1, r4
 8002ff6:	ea40 0003 	orr.w	r0, r0, r3
 8002ffa:	4629      	mov	r1, r5
 8002ffc:	bd30      	pop	{r4, r5, pc}
 8002ffe:	fa21 f004 	lsr.w	r0, r1, r4
 8003002:	4629      	mov	r1, r5
 8003004:	bd30      	pop	{r4, r5, pc}
 8003006:	f094 0f00 	teq	r4, #0
 800300a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800300e:	bf06      	itte	eq
 8003010:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8003014:	3401      	addeq	r4, #1
 8003016:	3d01      	subne	r5, #1
 8003018:	e74e      	b.n	8002eb8 <__adddf3+0x8c>
 800301a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800301e:	bf18      	it	ne
 8003020:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003024:	d029      	beq.n	800307a <__adddf3+0x24e>
 8003026:	ea94 0f05 	teq	r4, r5
 800302a:	bf08      	it	eq
 800302c:	ea90 0f02 	teqeq	r0, r2
 8003030:	d005      	beq.n	800303e <__adddf3+0x212>
 8003032:	ea54 0c00 	orrs.w	ip, r4, r0
 8003036:	bf04      	itt	eq
 8003038:	4619      	moveq	r1, r3
 800303a:	4610      	moveq	r0, r2
 800303c:	bd30      	pop	{r4, r5, pc}
 800303e:	ea91 0f03 	teq	r1, r3
 8003042:	bf1e      	ittt	ne
 8003044:	2100      	movne	r1, #0
 8003046:	2000      	movne	r0, #0
 8003048:	bd30      	popne	{r4, r5, pc}
 800304a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800304e:	d105      	bne.n	800305c <__adddf3+0x230>
 8003050:	0040      	lsls	r0, r0, #1
 8003052:	4149      	adcs	r1, r1
 8003054:	bf28      	it	cs
 8003056:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800305a:	bd30      	pop	{r4, r5, pc}
 800305c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8003060:	bf3c      	itt	cc
 8003062:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8003066:	bd30      	popcc	{r4, r5, pc}
 8003068:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800306c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8003070:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003074:	f04f 0000 	mov.w	r0, #0
 8003078:	bd30      	pop	{r4, r5, pc}
 800307a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800307e:	bf1a      	itte	ne
 8003080:	4619      	movne	r1, r3
 8003082:	4610      	movne	r0, r2
 8003084:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8003088:	bf1c      	itt	ne
 800308a:	460b      	movne	r3, r1
 800308c:	4602      	movne	r2, r0
 800308e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003092:	bf06      	itte	eq
 8003094:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8003098:	ea91 0f03 	teqeq	r1, r3
 800309c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80030a0:	bd30      	pop	{r4, r5, pc}
 80030a2:	bf00      	nop

080030a4 <__aeabi_ui2d>:
 80030a4:	f090 0f00 	teq	r0, #0
 80030a8:	bf04      	itt	eq
 80030aa:	2100      	moveq	r1, #0
 80030ac:	4770      	bxeq	lr
 80030ae:	b530      	push	{r4, r5, lr}
 80030b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80030b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80030b8:	f04f 0500 	mov.w	r5, #0
 80030bc:	f04f 0100 	mov.w	r1, #0
 80030c0:	e750      	b.n	8002f64 <__adddf3+0x138>
 80030c2:	bf00      	nop

080030c4 <__aeabi_i2d>:
 80030c4:	f090 0f00 	teq	r0, #0
 80030c8:	bf04      	itt	eq
 80030ca:	2100      	moveq	r1, #0
 80030cc:	4770      	bxeq	lr
 80030ce:	b530      	push	{r4, r5, lr}
 80030d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80030d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80030d8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80030dc:	bf48      	it	mi
 80030de:	4240      	negmi	r0, r0
 80030e0:	f04f 0100 	mov.w	r1, #0
 80030e4:	e73e      	b.n	8002f64 <__adddf3+0x138>
 80030e6:	bf00      	nop

080030e8 <__aeabi_f2d>:
 80030e8:	0042      	lsls	r2, r0, #1
 80030ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80030ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80030f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80030f6:	bf1f      	itttt	ne
 80030f8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80030fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8003100:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8003104:	4770      	bxne	lr
 8003106:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800310a:	bf08      	it	eq
 800310c:	4770      	bxeq	lr
 800310e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8003112:	bf04      	itt	eq
 8003114:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8003118:	4770      	bxeq	lr
 800311a:	b530      	push	{r4, r5, lr}
 800311c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8003120:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003124:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003128:	e71c      	b.n	8002f64 <__adddf3+0x138>
 800312a:	bf00      	nop

0800312c <__aeabi_ul2d>:
 800312c:	ea50 0201 	orrs.w	r2, r0, r1
 8003130:	bf08      	it	eq
 8003132:	4770      	bxeq	lr
 8003134:	b530      	push	{r4, r5, lr}
 8003136:	f04f 0500 	mov.w	r5, #0
 800313a:	e00a      	b.n	8003152 <__aeabi_l2d+0x16>

0800313c <__aeabi_l2d>:
 800313c:	ea50 0201 	orrs.w	r2, r0, r1
 8003140:	bf08      	it	eq
 8003142:	4770      	bxeq	lr
 8003144:	b530      	push	{r4, r5, lr}
 8003146:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800314a:	d502      	bpl.n	8003152 <__aeabi_l2d+0x16>
 800314c:	4240      	negs	r0, r0
 800314e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003152:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003156:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800315a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800315e:	f43f aed8 	beq.w	8002f12 <__adddf3+0xe6>
 8003162:	f04f 0203 	mov.w	r2, #3
 8003166:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800316a:	bf18      	it	ne
 800316c:	3203      	addne	r2, #3
 800316e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003172:	bf18      	it	ne
 8003174:	3203      	addne	r2, #3
 8003176:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800317a:	f1c2 0320 	rsb	r3, r2, #32
 800317e:	fa00 fc03 	lsl.w	ip, r0, r3
 8003182:	fa20 f002 	lsr.w	r0, r0, r2
 8003186:	fa01 fe03 	lsl.w	lr, r1, r3
 800318a:	ea40 000e 	orr.w	r0, r0, lr
 800318e:	fa21 f102 	lsr.w	r1, r1, r2
 8003192:	4414      	add	r4, r2
 8003194:	e6bd      	b.n	8002f12 <__adddf3+0xe6>
 8003196:	bf00      	nop

08003198 <__aeabi_dmul>:
 8003198:	b570      	push	{r4, r5, r6, lr}
 800319a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800319e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80031a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80031a6:	bf1d      	ittte	ne
 80031a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80031ac:	ea94 0f0c 	teqne	r4, ip
 80031b0:	ea95 0f0c 	teqne	r5, ip
 80031b4:	f000 f8de 	bleq	8003374 <__aeabi_dmul+0x1dc>
 80031b8:	442c      	add	r4, r5
 80031ba:	ea81 0603 	eor.w	r6, r1, r3
 80031be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80031c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80031c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80031ca:	bf18      	it	ne
 80031cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80031d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80031d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031d8:	d038      	beq.n	800324c <__aeabi_dmul+0xb4>
 80031da:	fba0 ce02 	umull	ip, lr, r0, r2
 80031de:	f04f 0500 	mov.w	r5, #0
 80031e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80031e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80031ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80031ee:	f04f 0600 	mov.w	r6, #0
 80031f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80031f6:	f09c 0f00 	teq	ip, #0
 80031fa:	bf18      	it	ne
 80031fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8003200:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8003204:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8003208:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800320c:	d204      	bcs.n	8003218 <__aeabi_dmul+0x80>
 800320e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8003212:	416d      	adcs	r5, r5
 8003214:	eb46 0606 	adc.w	r6, r6, r6
 8003218:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800321c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8003220:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8003224:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8003228:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800322c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8003230:	bf88      	it	hi
 8003232:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8003236:	d81e      	bhi.n	8003276 <__aeabi_dmul+0xde>
 8003238:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800323c:	bf08      	it	eq
 800323e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8003242:	f150 0000 	adcs.w	r0, r0, #0
 8003246:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800324a:	bd70      	pop	{r4, r5, r6, pc}
 800324c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8003250:	ea46 0101 	orr.w	r1, r6, r1
 8003254:	ea40 0002 	orr.w	r0, r0, r2
 8003258:	ea81 0103 	eor.w	r1, r1, r3
 800325c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8003260:	bfc2      	ittt	gt
 8003262:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003266:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800326a:	bd70      	popgt	{r4, r5, r6, pc}
 800326c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003270:	f04f 0e00 	mov.w	lr, #0
 8003274:	3c01      	subs	r4, #1
 8003276:	f300 80ab 	bgt.w	80033d0 <__aeabi_dmul+0x238>
 800327a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800327e:	bfde      	ittt	le
 8003280:	2000      	movle	r0, #0
 8003282:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8003286:	bd70      	pople	{r4, r5, r6, pc}
 8003288:	f1c4 0400 	rsb	r4, r4, #0
 800328c:	3c20      	subs	r4, #32
 800328e:	da35      	bge.n	80032fc <__aeabi_dmul+0x164>
 8003290:	340c      	adds	r4, #12
 8003292:	dc1b      	bgt.n	80032cc <__aeabi_dmul+0x134>
 8003294:	f104 0414 	add.w	r4, r4, #20
 8003298:	f1c4 0520 	rsb	r5, r4, #32
 800329c:	fa00 f305 	lsl.w	r3, r0, r5
 80032a0:	fa20 f004 	lsr.w	r0, r0, r4
 80032a4:	fa01 f205 	lsl.w	r2, r1, r5
 80032a8:	ea40 0002 	orr.w	r0, r0, r2
 80032ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80032b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80032b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80032b8:	fa21 f604 	lsr.w	r6, r1, r4
 80032bc:	eb42 0106 	adc.w	r1, r2, r6
 80032c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80032c4:	bf08      	it	eq
 80032c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80032ca:	bd70      	pop	{r4, r5, r6, pc}
 80032cc:	f1c4 040c 	rsb	r4, r4, #12
 80032d0:	f1c4 0520 	rsb	r5, r4, #32
 80032d4:	fa00 f304 	lsl.w	r3, r0, r4
 80032d8:	fa20 f005 	lsr.w	r0, r0, r5
 80032dc:	fa01 f204 	lsl.w	r2, r1, r4
 80032e0:	ea40 0002 	orr.w	r0, r0, r2
 80032e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80032e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80032ec:	f141 0100 	adc.w	r1, r1, #0
 80032f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80032f4:	bf08      	it	eq
 80032f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80032fa:	bd70      	pop	{r4, r5, r6, pc}
 80032fc:	f1c4 0520 	rsb	r5, r4, #32
 8003300:	fa00 f205 	lsl.w	r2, r0, r5
 8003304:	ea4e 0e02 	orr.w	lr, lr, r2
 8003308:	fa20 f304 	lsr.w	r3, r0, r4
 800330c:	fa01 f205 	lsl.w	r2, r1, r5
 8003310:	ea43 0302 	orr.w	r3, r3, r2
 8003314:	fa21 f004 	lsr.w	r0, r1, r4
 8003318:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800331c:	fa21 f204 	lsr.w	r2, r1, r4
 8003320:	ea20 0002 	bic.w	r0, r0, r2
 8003324:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8003328:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800332c:	bf08      	it	eq
 800332e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003332:	bd70      	pop	{r4, r5, r6, pc}
 8003334:	f094 0f00 	teq	r4, #0
 8003338:	d10f      	bne.n	800335a <__aeabi_dmul+0x1c2>
 800333a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800333e:	0040      	lsls	r0, r0, #1
 8003340:	eb41 0101 	adc.w	r1, r1, r1
 8003344:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003348:	bf08      	it	eq
 800334a:	3c01      	subeq	r4, #1
 800334c:	d0f7      	beq.n	800333e <__aeabi_dmul+0x1a6>
 800334e:	ea41 0106 	orr.w	r1, r1, r6
 8003352:	f095 0f00 	teq	r5, #0
 8003356:	bf18      	it	ne
 8003358:	4770      	bxne	lr
 800335a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800335e:	0052      	lsls	r2, r2, #1
 8003360:	eb43 0303 	adc.w	r3, r3, r3
 8003364:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003368:	bf08      	it	eq
 800336a:	3d01      	subeq	r5, #1
 800336c:	d0f7      	beq.n	800335e <__aeabi_dmul+0x1c6>
 800336e:	ea43 0306 	orr.w	r3, r3, r6
 8003372:	4770      	bx	lr
 8003374:	ea94 0f0c 	teq	r4, ip
 8003378:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800337c:	bf18      	it	ne
 800337e:	ea95 0f0c 	teqne	r5, ip
 8003382:	d00c      	beq.n	800339e <__aeabi_dmul+0x206>
 8003384:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003388:	bf18      	it	ne
 800338a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800338e:	d1d1      	bne.n	8003334 <__aeabi_dmul+0x19c>
 8003390:	ea81 0103 	eor.w	r1, r1, r3
 8003394:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003398:	f04f 0000 	mov.w	r0, #0
 800339c:	bd70      	pop	{r4, r5, r6, pc}
 800339e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80033a2:	bf06      	itte	eq
 80033a4:	4610      	moveq	r0, r2
 80033a6:	4619      	moveq	r1, r3
 80033a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80033ac:	d019      	beq.n	80033e2 <__aeabi_dmul+0x24a>
 80033ae:	ea94 0f0c 	teq	r4, ip
 80033b2:	d102      	bne.n	80033ba <__aeabi_dmul+0x222>
 80033b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80033b8:	d113      	bne.n	80033e2 <__aeabi_dmul+0x24a>
 80033ba:	ea95 0f0c 	teq	r5, ip
 80033be:	d105      	bne.n	80033cc <__aeabi_dmul+0x234>
 80033c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80033c4:	bf1c      	itt	ne
 80033c6:	4610      	movne	r0, r2
 80033c8:	4619      	movne	r1, r3
 80033ca:	d10a      	bne.n	80033e2 <__aeabi_dmul+0x24a>
 80033cc:	ea81 0103 	eor.w	r1, r1, r3
 80033d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80033d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80033d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80033dc:	f04f 0000 	mov.w	r0, #0
 80033e0:	bd70      	pop	{r4, r5, r6, pc}
 80033e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80033e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80033ea:	bd70      	pop	{r4, r5, r6, pc}

080033ec <__aeabi_ddiv>:
 80033ec:	b570      	push	{r4, r5, r6, lr}
 80033ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80033f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80033f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80033fa:	bf1d      	ittte	ne
 80033fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003400:	ea94 0f0c 	teqne	r4, ip
 8003404:	ea95 0f0c 	teqne	r5, ip
 8003408:	f000 f8a7 	bleq	800355a <__aeabi_ddiv+0x16e>
 800340c:	eba4 0405 	sub.w	r4, r4, r5
 8003410:	ea81 0e03 	eor.w	lr, r1, r3
 8003414:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800341c:	f000 8088 	beq.w	8003530 <__aeabi_ddiv+0x144>
 8003420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003424:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8003428:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800342c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8003430:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003434:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8003438:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800343c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8003440:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8003444:	429d      	cmp	r5, r3
 8003446:	bf08      	it	eq
 8003448:	4296      	cmpeq	r6, r2
 800344a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800344e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8003452:	d202      	bcs.n	800345a <__aeabi_ddiv+0x6e>
 8003454:	085b      	lsrs	r3, r3, #1
 8003456:	ea4f 0232 	mov.w	r2, r2, rrx
 800345a:	1ab6      	subs	r6, r6, r2
 800345c:	eb65 0503 	sbc.w	r5, r5, r3
 8003460:	085b      	lsrs	r3, r3, #1
 8003462:	ea4f 0232 	mov.w	r2, r2, rrx
 8003466:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800346a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800346e:	ebb6 0e02 	subs.w	lr, r6, r2
 8003472:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003476:	bf22      	ittt	cs
 8003478:	1ab6      	subcs	r6, r6, r2
 800347a:	4675      	movcs	r5, lr
 800347c:	ea40 000c 	orrcs.w	r0, r0, ip
 8003480:	085b      	lsrs	r3, r3, #1
 8003482:	ea4f 0232 	mov.w	r2, r2, rrx
 8003486:	ebb6 0e02 	subs.w	lr, r6, r2
 800348a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800348e:	bf22      	ittt	cs
 8003490:	1ab6      	subcs	r6, r6, r2
 8003492:	4675      	movcs	r5, lr
 8003494:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8003498:	085b      	lsrs	r3, r3, #1
 800349a:	ea4f 0232 	mov.w	r2, r2, rrx
 800349e:	ebb6 0e02 	subs.w	lr, r6, r2
 80034a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80034a6:	bf22      	ittt	cs
 80034a8:	1ab6      	subcs	r6, r6, r2
 80034aa:	4675      	movcs	r5, lr
 80034ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80034b0:	085b      	lsrs	r3, r3, #1
 80034b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80034b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80034ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80034be:	bf22      	ittt	cs
 80034c0:	1ab6      	subcs	r6, r6, r2
 80034c2:	4675      	movcs	r5, lr
 80034c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80034c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80034cc:	d018      	beq.n	8003500 <__aeabi_ddiv+0x114>
 80034ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80034d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80034d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80034da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80034de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80034e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80034e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80034ea:	d1c0      	bne.n	800346e <__aeabi_ddiv+0x82>
 80034ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80034f0:	d10b      	bne.n	800350a <__aeabi_ddiv+0x11e>
 80034f2:	ea41 0100 	orr.w	r1, r1, r0
 80034f6:	f04f 0000 	mov.w	r0, #0
 80034fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80034fe:	e7b6      	b.n	800346e <__aeabi_ddiv+0x82>
 8003500:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003504:	bf04      	itt	eq
 8003506:	4301      	orreq	r1, r0
 8003508:	2000      	moveq	r0, #0
 800350a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800350e:	bf88      	it	hi
 8003510:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8003514:	f63f aeaf 	bhi.w	8003276 <__aeabi_dmul+0xde>
 8003518:	ebb5 0c03 	subs.w	ip, r5, r3
 800351c:	bf04      	itt	eq
 800351e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8003522:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8003526:	f150 0000 	adcs.w	r0, r0, #0
 800352a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800352e:	bd70      	pop	{r4, r5, r6, pc}
 8003530:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8003534:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8003538:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800353c:	bfc2      	ittt	gt
 800353e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003542:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8003546:	bd70      	popgt	{r4, r5, r6, pc}
 8003548:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800354c:	f04f 0e00 	mov.w	lr, #0
 8003550:	3c01      	subs	r4, #1
 8003552:	e690      	b.n	8003276 <__aeabi_dmul+0xde>
 8003554:	ea45 0e06 	orr.w	lr, r5, r6
 8003558:	e68d      	b.n	8003276 <__aeabi_dmul+0xde>
 800355a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800355e:	ea94 0f0c 	teq	r4, ip
 8003562:	bf08      	it	eq
 8003564:	ea95 0f0c 	teqeq	r5, ip
 8003568:	f43f af3b 	beq.w	80033e2 <__aeabi_dmul+0x24a>
 800356c:	ea94 0f0c 	teq	r4, ip
 8003570:	d10a      	bne.n	8003588 <__aeabi_ddiv+0x19c>
 8003572:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003576:	f47f af34 	bne.w	80033e2 <__aeabi_dmul+0x24a>
 800357a:	ea95 0f0c 	teq	r5, ip
 800357e:	f47f af25 	bne.w	80033cc <__aeabi_dmul+0x234>
 8003582:	4610      	mov	r0, r2
 8003584:	4619      	mov	r1, r3
 8003586:	e72c      	b.n	80033e2 <__aeabi_dmul+0x24a>
 8003588:	ea95 0f0c 	teq	r5, ip
 800358c:	d106      	bne.n	800359c <__aeabi_ddiv+0x1b0>
 800358e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003592:	f43f aefd 	beq.w	8003390 <__aeabi_dmul+0x1f8>
 8003596:	4610      	mov	r0, r2
 8003598:	4619      	mov	r1, r3
 800359a:	e722      	b.n	80033e2 <__aeabi_dmul+0x24a>
 800359c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80035a0:	bf18      	it	ne
 80035a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80035a6:	f47f aec5 	bne.w	8003334 <__aeabi_dmul+0x19c>
 80035aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80035ae:	f47f af0d 	bne.w	80033cc <__aeabi_dmul+0x234>
 80035b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80035b6:	f47f aeeb 	bne.w	8003390 <__aeabi_dmul+0x1f8>
 80035ba:	e712      	b.n	80033e2 <__aeabi_dmul+0x24a>

080035bc <__gedf2>:
 80035bc:	f04f 3cff 	mov.w	ip, #4294967295
 80035c0:	e006      	b.n	80035d0 <__cmpdf2+0x4>
 80035c2:	bf00      	nop

080035c4 <__ledf2>:
 80035c4:	f04f 0c01 	mov.w	ip, #1
 80035c8:	e002      	b.n	80035d0 <__cmpdf2+0x4>
 80035ca:	bf00      	nop

080035cc <__cmpdf2>:
 80035cc:	f04f 0c01 	mov.w	ip, #1
 80035d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80035d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80035d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80035dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80035e0:	bf18      	it	ne
 80035e2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80035e6:	d01b      	beq.n	8003620 <__cmpdf2+0x54>
 80035e8:	b001      	add	sp, #4
 80035ea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80035ee:	bf0c      	ite	eq
 80035f0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80035f4:	ea91 0f03 	teqne	r1, r3
 80035f8:	bf02      	ittt	eq
 80035fa:	ea90 0f02 	teqeq	r0, r2
 80035fe:	2000      	moveq	r0, #0
 8003600:	4770      	bxeq	lr
 8003602:	f110 0f00 	cmn.w	r0, #0
 8003606:	ea91 0f03 	teq	r1, r3
 800360a:	bf58      	it	pl
 800360c:	4299      	cmppl	r1, r3
 800360e:	bf08      	it	eq
 8003610:	4290      	cmpeq	r0, r2
 8003612:	bf2c      	ite	cs
 8003614:	17d8      	asrcs	r0, r3, #31
 8003616:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800361a:	f040 0001 	orr.w	r0, r0, #1
 800361e:	4770      	bx	lr
 8003620:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8003624:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003628:	d102      	bne.n	8003630 <__cmpdf2+0x64>
 800362a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800362e:	d107      	bne.n	8003640 <__cmpdf2+0x74>
 8003630:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8003634:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003638:	d1d6      	bne.n	80035e8 <__cmpdf2+0x1c>
 800363a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800363e:	d0d3      	beq.n	80035e8 <__cmpdf2+0x1c>
 8003640:	f85d 0b04 	ldr.w	r0, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop

08003648 <__aeabi_cdrcmple>:
 8003648:	4684      	mov	ip, r0
 800364a:	4610      	mov	r0, r2
 800364c:	4662      	mov	r2, ip
 800364e:	468c      	mov	ip, r1
 8003650:	4619      	mov	r1, r3
 8003652:	4663      	mov	r3, ip
 8003654:	e000      	b.n	8003658 <__aeabi_cdcmpeq>
 8003656:	bf00      	nop

08003658 <__aeabi_cdcmpeq>:
 8003658:	b501      	push	{r0, lr}
 800365a:	f7ff ffb7 	bl	80035cc <__cmpdf2>
 800365e:	2800      	cmp	r0, #0
 8003660:	bf48      	it	mi
 8003662:	f110 0f00 	cmnmi.w	r0, #0
 8003666:	bd01      	pop	{r0, pc}

08003668 <__aeabi_dcmpeq>:
 8003668:	f84d ed08 	str.w	lr, [sp, #-8]!
 800366c:	f7ff fff4 	bl	8003658 <__aeabi_cdcmpeq>
 8003670:	bf0c      	ite	eq
 8003672:	2001      	moveq	r0, #1
 8003674:	2000      	movne	r0, #0
 8003676:	f85d fb08 	ldr.w	pc, [sp], #8
 800367a:	bf00      	nop

0800367c <__aeabi_dcmplt>:
 800367c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003680:	f7ff ffea 	bl	8003658 <__aeabi_cdcmpeq>
 8003684:	bf34      	ite	cc
 8003686:	2001      	movcc	r0, #1
 8003688:	2000      	movcs	r0, #0
 800368a:	f85d fb08 	ldr.w	pc, [sp], #8
 800368e:	bf00      	nop

08003690 <__aeabi_dcmple>:
 8003690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003694:	f7ff ffe0 	bl	8003658 <__aeabi_cdcmpeq>
 8003698:	bf94      	ite	ls
 800369a:	2001      	movls	r0, #1
 800369c:	2000      	movhi	r0, #0
 800369e:	f85d fb08 	ldr.w	pc, [sp], #8
 80036a2:	bf00      	nop

080036a4 <__aeabi_dcmpge>:
 80036a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80036a8:	f7ff ffce 	bl	8003648 <__aeabi_cdrcmple>
 80036ac:	bf94      	ite	ls
 80036ae:	2001      	movls	r0, #1
 80036b0:	2000      	movhi	r0, #0
 80036b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80036b6:	bf00      	nop

080036b8 <__aeabi_dcmpgt>:
 80036b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80036bc:	f7ff ffc4 	bl	8003648 <__aeabi_cdrcmple>
 80036c0:	bf34      	ite	cc
 80036c2:	2001      	movcc	r0, #1
 80036c4:	2000      	movcs	r0, #0
 80036c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80036ca:	bf00      	nop

080036cc <__aeabi_dcmpun>:
 80036cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80036d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80036d4:	d102      	bne.n	80036dc <__aeabi_dcmpun+0x10>
 80036d6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80036da:	d10a      	bne.n	80036f2 <__aeabi_dcmpun+0x26>
 80036dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80036e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80036e4:	d102      	bne.n	80036ec <__aeabi_dcmpun+0x20>
 80036e6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80036ea:	d102      	bne.n	80036f2 <__aeabi_dcmpun+0x26>
 80036ec:	f04f 0000 	mov.w	r0, #0
 80036f0:	4770      	bx	lr
 80036f2:	f04f 0001 	mov.w	r0, #1
 80036f6:	4770      	bx	lr

080036f8 <__aeabi_d2iz>:
 80036f8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80036fc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8003700:	d215      	bcs.n	800372e <__aeabi_d2iz+0x36>
 8003702:	d511      	bpl.n	8003728 <__aeabi_d2iz+0x30>
 8003704:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8003708:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800370c:	d912      	bls.n	8003734 <__aeabi_d2iz+0x3c>
 800370e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8003712:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003716:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800371a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800371e:	fa23 f002 	lsr.w	r0, r3, r2
 8003722:	bf18      	it	ne
 8003724:	4240      	negne	r0, r0
 8003726:	4770      	bx	lr
 8003728:	f04f 0000 	mov.w	r0, #0
 800372c:	4770      	bx	lr
 800372e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8003732:	d105      	bne.n	8003740 <__aeabi_d2iz+0x48>
 8003734:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8003738:	bf08      	it	eq
 800373a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800373e:	4770      	bx	lr
 8003740:	f04f 0000 	mov.w	r0, #0
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop

08003748 <__aeabi_d2f>:
 8003748:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800374c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8003750:	bf24      	itt	cs
 8003752:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8003756:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800375a:	d90d      	bls.n	8003778 <__aeabi_d2f+0x30>
 800375c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8003760:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8003764:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8003768:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800376c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8003770:	bf08      	it	eq
 8003772:	f020 0001 	biceq.w	r0, r0, #1
 8003776:	4770      	bx	lr
 8003778:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800377c:	d121      	bne.n	80037c2 <__aeabi_d2f+0x7a>
 800377e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8003782:	bfbc      	itt	lt
 8003784:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8003788:	4770      	bxlt	lr
 800378a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800378e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8003792:	f1c2 0218 	rsb	r2, r2, #24
 8003796:	f1c2 0c20 	rsb	ip, r2, #32
 800379a:	fa10 f30c 	lsls.w	r3, r0, ip
 800379e:	fa20 f002 	lsr.w	r0, r0, r2
 80037a2:	bf18      	it	ne
 80037a4:	f040 0001 	orrne.w	r0, r0, #1
 80037a8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80037ac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80037b0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80037b4:	ea40 000c 	orr.w	r0, r0, ip
 80037b8:	fa23 f302 	lsr.w	r3, r3, r2
 80037bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80037c0:	e7cc      	b.n	800375c <__aeabi_d2f+0x14>
 80037c2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80037c6:	d107      	bne.n	80037d8 <__aeabi_d2f+0x90>
 80037c8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80037cc:	bf1e      	ittt	ne
 80037ce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80037d2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80037d6:	4770      	bxne	lr
 80037d8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80037dc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80037e0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop

080037e8 <__aeabi_frsub>:
 80037e8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80037ec:	e002      	b.n	80037f4 <__addsf3>
 80037ee:	bf00      	nop

080037f0 <__aeabi_fsub>:
 80037f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080037f4 <__addsf3>:
 80037f4:	0042      	lsls	r2, r0, #1
 80037f6:	bf1f      	itttt	ne
 80037f8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80037fc:	ea92 0f03 	teqne	r2, r3
 8003800:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8003804:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8003808:	d06a      	beq.n	80038e0 <__addsf3+0xec>
 800380a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800380e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8003812:	bfc1      	itttt	gt
 8003814:	18d2      	addgt	r2, r2, r3
 8003816:	4041      	eorgt	r1, r0
 8003818:	4048      	eorgt	r0, r1
 800381a:	4041      	eorgt	r1, r0
 800381c:	bfb8      	it	lt
 800381e:	425b      	neglt	r3, r3
 8003820:	2b19      	cmp	r3, #25
 8003822:	bf88      	it	hi
 8003824:	4770      	bxhi	lr
 8003826:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800382a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800382e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003832:	bf18      	it	ne
 8003834:	4240      	negne	r0, r0
 8003836:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800383a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800383e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8003842:	bf18      	it	ne
 8003844:	4249      	negne	r1, r1
 8003846:	ea92 0f03 	teq	r2, r3
 800384a:	d03f      	beq.n	80038cc <__addsf3+0xd8>
 800384c:	f1a2 0201 	sub.w	r2, r2, #1
 8003850:	fa41 fc03 	asr.w	ip, r1, r3
 8003854:	eb10 000c 	adds.w	r0, r0, ip
 8003858:	f1c3 0320 	rsb	r3, r3, #32
 800385c:	fa01 f103 	lsl.w	r1, r1, r3
 8003860:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8003864:	d502      	bpl.n	800386c <__addsf3+0x78>
 8003866:	4249      	negs	r1, r1
 8003868:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800386c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8003870:	d313      	bcc.n	800389a <__addsf3+0xa6>
 8003872:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8003876:	d306      	bcc.n	8003886 <__addsf3+0x92>
 8003878:	0840      	lsrs	r0, r0, #1
 800387a:	ea4f 0131 	mov.w	r1, r1, rrx
 800387e:	f102 0201 	add.w	r2, r2, #1
 8003882:	2afe      	cmp	r2, #254	; 0xfe
 8003884:	d251      	bcs.n	800392a <__addsf3+0x136>
 8003886:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800388a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800388e:	bf08      	it	eq
 8003890:	f020 0001 	biceq.w	r0, r0, #1
 8003894:	ea40 0003 	orr.w	r0, r0, r3
 8003898:	4770      	bx	lr
 800389a:	0049      	lsls	r1, r1, #1
 800389c:	eb40 0000 	adc.w	r0, r0, r0
 80038a0:	3a01      	subs	r2, #1
 80038a2:	bf28      	it	cs
 80038a4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80038a8:	d2ed      	bcs.n	8003886 <__addsf3+0x92>
 80038aa:	fab0 fc80 	clz	ip, r0
 80038ae:	f1ac 0c08 	sub.w	ip, ip, #8
 80038b2:	ebb2 020c 	subs.w	r2, r2, ip
 80038b6:	fa00 f00c 	lsl.w	r0, r0, ip
 80038ba:	bfaa      	itet	ge
 80038bc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80038c0:	4252      	neglt	r2, r2
 80038c2:	4318      	orrge	r0, r3
 80038c4:	bfbc      	itt	lt
 80038c6:	40d0      	lsrlt	r0, r2
 80038c8:	4318      	orrlt	r0, r3
 80038ca:	4770      	bx	lr
 80038cc:	f092 0f00 	teq	r2, #0
 80038d0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80038d4:	bf06      	itte	eq
 80038d6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80038da:	3201      	addeq	r2, #1
 80038dc:	3b01      	subne	r3, #1
 80038de:	e7b5      	b.n	800384c <__addsf3+0x58>
 80038e0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80038e4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80038e8:	bf18      	it	ne
 80038ea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80038ee:	d021      	beq.n	8003934 <__addsf3+0x140>
 80038f0:	ea92 0f03 	teq	r2, r3
 80038f4:	d004      	beq.n	8003900 <__addsf3+0x10c>
 80038f6:	f092 0f00 	teq	r2, #0
 80038fa:	bf08      	it	eq
 80038fc:	4608      	moveq	r0, r1
 80038fe:	4770      	bx	lr
 8003900:	ea90 0f01 	teq	r0, r1
 8003904:	bf1c      	itt	ne
 8003906:	2000      	movne	r0, #0
 8003908:	4770      	bxne	lr
 800390a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800390e:	d104      	bne.n	800391a <__addsf3+0x126>
 8003910:	0040      	lsls	r0, r0, #1
 8003912:	bf28      	it	cs
 8003914:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8003918:	4770      	bx	lr
 800391a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800391e:	bf3c      	itt	cc
 8003920:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8003924:	4770      	bxcc	lr
 8003926:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800392a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800392e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003932:	4770      	bx	lr
 8003934:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8003938:	bf16      	itet	ne
 800393a:	4608      	movne	r0, r1
 800393c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8003940:	4601      	movne	r1, r0
 8003942:	0242      	lsls	r2, r0, #9
 8003944:	bf06      	itte	eq
 8003946:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800394a:	ea90 0f01 	teqeq	r0, r1
 800394e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8003952:	4770      	bx	lr

08003954 <__aeabi_ui2f>:
 8003954:	f04f 0300 	mov.w	r3, #0
 8003958:	e004      	b.n	8003964 <__aeabi_i2f+0x8>
 800395a:	bf00      	nop

0800395c <__aeabi_i2f>:
 800395c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8003960:	bf48      	it	mi
 8003962:	4240      	negmi	r0, r0
 8003964:	ea5f 0c00 	movs.w	ip, r0
 8003968:	bf08      	it	eq
 800396a:	4770      	bxeq	lr
 800396c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8003970:	4601      	mov	r1, r0
 8003972:	f04f 0000 	mov.w	r0, #0
 8003976:	e01c      	b.n	80039b2 <__aeabi_l2f+0x2a>

08003978 <__aeabi_ul2f>:
 8003978:	ea50 0201 	orrs.w	r2, r0, r1
 800397c:	bf08      	it	eq
 800397e:	4770      	bxeq	lr
 8003980:	f04f 0300 	mov.w	r3, #0
 8003984:	e00a      	b.n	800399c <__aeabi_l2f+0x14>
 8003986:	bf00      	nop

08003988 <__aeabi_l2f>:
 8003988:	ea50 0201 	orrs.w	r2, r0, r1
 800398c:	bf08      	it	eq
 800398e:	4770      	bxeq	lr
 8003990:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8003994:	d502      	bpl.n	800399c <__aeabi_l2f+0x14>
 8003996:	4240      	negs	r0, r0
 8003998:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800399c:	ea5f 0c01 	movs.w	ip, r1
 80039a0:	bf02      	ittt	eq
 80039a2:	4684      	moveq	ip, r0
 80039a4:	4601      	moveq	r1, r0
 80039a6:	2000      	moveq	r0, #0
 80039a8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80039ac:	bf08      	it	eq
 80039ae:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80039b2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80039b6:	fabc f28c 	clz	r2, ip
 80039ba:	3a08      	subs	r2, #8
 80039bc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80039c0:	db10      	blt.n	80039e4 <__aeabi_l2f+0x5c>
 80039c2:	fa01 fc02 	lsl.w	ip, r1, r2
 80039c6:	4463      	add	r3, ip
 80039c8:	fa00 fc02 	lsl.w	ip, r0, r2
 80039cc:	f1c2 0220 	rsb	r2, r2, #32
 80039d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80039d4:	fa20 f202 	lsr.w	r2, r0, r2
 80039d8:	eb43 0002 	adc.w	r0, r3, r2
 80039dc:	bf08      	it	eq
 80039de:	f020 0001 	biceq.w	r0, r0, #1
 80039e2:	4770      	bx	lr
 80039e4:	f102 0220 	add.w	r2, r2, #32
 80039e8:	fa01 fc02 	lsl.w	ip, r1, r2
 80039ec:	f1c2 0220 	rsb	r2, r2, #32
 80039f0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80039f4:	fa21 f202 	lsr.w	r2, r1, r2
 80039f8:	eb43 0002 	adc.w	r0, r3, r2
 80039fc:	bf08      	it	eq
 80039fe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8003a02:	4770      	bx	lr

08003a04 <__aeabi_ldivmod>:
 8003a04:	b97b      	cbnz	r3, 8003a26 <__aeabi_ldivmod+0x22>
 8003a06:	b972      	cbnz	r2, 8003a26 <__aeabi_ldivmod+0x22>
 8003a08:	2900      	cmp	r1, #0
 8003a0a:	bfbe      	ittt	lt
 8003a0c:	2000      	movlt	r0, #0
 8003a0e:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8003a12:	e006      	blt.n	8003a22 <__aeabi_ldivmod+0x1e>
 8003a14:	bf08      	it	eq
 8003a16:	2800      	cmpeq	r0, #0
 8003a18:	bf1c      	itt	ne
 8003a1a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8003a1e:	f04f 30ff 	movne.w	r0, #4294967295
 8003a22:	f000 b9ed 	b.w	8003e00 <__aeabi_idiv0>
 8003a26:	f1ad 0c08 	sub.w	ip, sp, #8
 8003a2a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8003a2e:	2900      	cmp	r1, #0
 8003a30:	db09      	blt.n	8003a46 <__aeabi_ldivmod+0x42>
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	db1a      	blt.n	8003a6c <__aeabi_ldivmod+0x68>
 8003a36:	f000 f881 	bl	8003b3c <__udivmoddi4>
 8003a3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003a3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a42:	b004      	add	sp, #16
 8003a44:	4770      	bx	lr
 8003a46:	4240      	negs	r0, r0
 8003a48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	db1b      	blt.n	8003a88 <__aeabi_ldivmod+0x84>
 8003a50:	f000 f874 	bl	8003b3c <__udivmoddi4>
 8003a54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003a58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a5c:	b004      	add	sp, #16
 8003a5e:	4240      	negs	r0, r0
 8003a60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003a64:	4252      	negs	r2, r2
 8003a66:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8003a6a:	4770      	bx	lr
 8003a6c:	4252      	negs	r2, r2
 8003a6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8003a72:	f000 f863 	bl	8003b3c <__udivmoddi4>
 8003a76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003a7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a7e:	b004      	add	sp, #16
 8003a80:	4240      	negs	r0, r0
 8003a82:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003a86:	4770      	bx	lr
 8003a88:	4252      	negs	r2, r2
 8003a8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8003a8e:	f000 f855 	bl	8003b3c <__udivmoddi4>
 8003a92:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003a96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a9a:	b004      	add	sp, #16
 8003a9c:	4252      	negs	r2, r2
 8003a9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8003aa2:	4770      	bx	lr

08003aa4 <__aeabi_uldivmod>:
 8003aa4:	b953      	cbnz	r3, 8003abc <__aeabi_uldivmod+0x18>
 8003aa6:	b94a      	cbnz	r2, 8003abc <__aeabi_uldivmod+0x18>
 8003aa8:	2900      	cmp	r1, #0
 8003aaa:	bf08      	it	eq
 8003aac:	2800      	cmpeq	r0, #0
 8003aae:	bf1c      	itt	ne
 8003ab0:	f04f 31ff 	movne.w	r1, #4294967295
 8003ab4:	f04f 30ff 	movne.w	r0, #4294967295
 8003ab8:	f000 b9a2 	b.w	8003e00 <__aeabi_idiv0>
 8003abc:	f1ad 0c08 	sub.w	ip, sp, #8
 8003ac0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8003ac4:	f000 f83a 	bl	8003b3c <__udivmoddi4>
 8003ac8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003acc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003ad0:	b004      	add	sp, #16
 8003ad2:	4770      	bx	lr

08003ad4 <__aeabi_f2lz>:
 8003ad4:	ee07 0a90 	vmov	s15, r0
 8003ad8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ae0:	d401      	bmi.n	8003ae6 <__aeabi_f2lz+0x12>
 8003ae2:	f000 b80b 	b.w	8003afc <__aeabi_f2ulz>
 8003ae6:	eef1 7a67 	vneg.f32	s15, s15
 8003aea:	b508      	push	{r3, lr}
 8003aec:	ee17 0a90 	vmov	r0, s15
 8003af0:	f000 f804 	bl	8003afc <__aeabi_f2ulz>
 8003af4:	4240      	negs	r0, r0
 8003af6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003afa:	bd08      	pop	{r3, pc}

08003afc <__aeabi_f2ulz>:
 8003afc:	b5d0      	push	{r4, r6, r7, lr}
 8003afe:	f7ff faf3 	bl	80030e8 <__aeabi_f2d>
 8003b02:	4b0c      	ldr	r3, [pc, #48]	; (8003b34 <__aeabi_f2ulz+0x38>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	4606      	mov	r6, r0
 8003b08:	460f      	mov	r7, r1
 8003b0a:	f7ff fb45 	bl	8003198 <__aeabi_dmul>
 8003b0e:	f000 f979 	bl	8003e04 <__aeabi_d2uiz>
 8003b12:	4604      	mov	r4, r0
 8003b14:	f7ff fac6 	bl	80030a4 <__aeabi_ui2d>
 8003b18:	4b07      	ldr	r3, [pc, #28]	; (8003b38 <__aeabi_f2ulz+0x3c>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f7ff fb3c 	bl	8003198 <__aeabi_dmul>
 8003b20:	4602      	mov	r2, r0
 8003b22:	460b      	mov	r3, r1
 8003b24:	4630      	mov	r0, r6
 8003b26:	4639      	mov	r1, r7
 8003b28:	f7ff f97e 	bl	8002e28 <__aeabi_dsub>
 8003b2c:	f000 f96a 	bl	8003e04 <__aeabi_d2uiz>
 8003b30:	4621      	mov	r1, r4
 8003b32:	bdd0      	pop	{r4, r6, r7, pc}
 8003b34:	3df00000 	.word	0x3df00000
 8003b38:	41f00000 	.word	0x41f00000

08003b3c <__udivmoddi4>:
 8003b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b40:	9d08      	ldr	r5, [sp, #32]
 8003b42:	4604      	mov	r4, r0
 8003b44:	468c      	mov	ip, r1
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	f040 8083 	bne.w	8003c52 <__udivmoddi4+0x116>
 8003b4c:	428a      	cmp	r2, r1
 8003b4e:	4617      	mov	r7, r2
 8003b50:	d947      	bls.n	8003be2 <__udivmoddi4+0xa6>
 8003b52:	fab2 f282 	clz	r2, r2
 8003b56:	b142      	cbz	r2, 8003b6a <__udivmoddi4+0x2e>
 8003b58:	f1c2 0020 	rsb	r0, r2, #32
 8003b5c:	fa24 f000 	lsr.w	r0, r4, r0
 8003b60:	4091      	lsls	r1, r2
 8003b62:	4097      	lsls	r7, r2
 8003b64:	ea40 0c01 	orr.w	ip, r0, r1
 8003b68:	4094      	lsls	r4, r2
 8003b6a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8003b6e:	0c23      	lsrs	r3, r4, #16
 8003b70:	fbbc f6f8 	udiv	r6, ip, r8
 8003b74:	fa1f fe87 	uxth.w	lr, r7
 8003b78:	fb08 c116 	mls	r1, r8, r6, ip
 8003b7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8003b80:	fb06 f10e 	mul.w	r1, r6, lr
 8003b84:	4299      	cmp	r1, r3
 8003b86:	d909      	bls.n	8003b9c <__udivmoddi4+0x60>
 8003b88:	18fb      	adds	r3, r7, r3
 8003b8a:	f106 30ff 	add.w	r0, r6, #4294967295
 8003b8e:	f080 8119 	bcs.w	8003dc4 <__udivmoddi4+0x288>
 8003b92:	4299      	cmp	r1, r3
 8003b94:	f240 8116 	bls.w	8003dc4 <__udivmoddi4+0x288>
 8003b98:	3e02      	subs	r6, #2
 8003b9a:	443b      	add	r3, r7
 8003b9c:	1a5b      	subs	r3, r3, r1
 8003b9e:	b2a4      	uxth	r4, r4
 8003ba0:	fbb3 f0f8 	udiv	r0, r3, r8
 8003ba4:	fb08 3310 	mls	r3, r8, r0, r3
 8003ba8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8003bac:	fb00 fe0e 	mul.w	lr, r0, lr
 8003bb0:	45a6      	cmp	lr, r4
 8003bb2:	d909      	bls.n	8003bc8 <__udivmoddi4+0x8c>
 8003bb4:	193c      	adds	r4, r7, r4
 8003bb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8003bba:	f080 8105 	bcs.w	8003dc8 <__udivmoddi4+0x28c>
 8003bbe:	45a6      	cmp	lr, r4
 8003bc0:	f240 8102 	bls.w	8003dc8 <__udivmoddi4+0x28c>
 8003bc4:	3802      	subs	r0, #2
 8003bc6:	443c      	add	r4, r7
 8003bc8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8003bcc:	eba4 040e 	sub.w	r4, r4, lr
 8003bd0:	2600      	movs	r6, #0
 8003bd2:	b11d      	cbz	r5, 8003bdc <__udivmoddi4+0xa0>
 8003bd4:	40d4      	lsrs	r4, r2
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	e9c5 4300 	strd	r4, r3, [r5]
 8003bdc:	4631      	mov	r1, r6
 8003bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003be2:	b902      	cbnz	r2, 8003be6 <__udivmoddi4+0xaa>
 8003be4:	deff      	udf	#255	; 0xff
 8003be6:	fab2 f282 	clz	r2, r2
 8003bea:	2a00      	cmp	r2, #0
 8003bec:	d150      	bne.n	8003c90 <__udivmoddi4+0x154>
 8003bee:	1bcb      	subs	r3, r1, r7
 8003bf0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8003bf4:	fa1f f887 	uxth.w	r8, r7
 8003bf8:	2601      	movs	r6, #1
 8003bfa:	fbb3 fcfe 	udiv	ip, r3, lr
 8003bfe:	0c21      	lsrs	r1, r4, #16
 8003c00:	fb0e 331c 	mls	r3, lr, ip, r3
 8003c04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8003c08:	fb08 f30c 	mul.w	r3, r8, ip
 8003c0c:	428b      	cmp	r3, r1
 8003c0e:	d907      	bls.n	8003c20 <__udivmoddi4+0xe4>
 8003c10:	1879      	adds	r1, r7, r1
 8003c12:	f10c 30ff 	add.w	r0, ip, #4294967295
 8003c16:	d202      	bcs.n	8003c1e <__udivmoddi4+0xe2>
 8003c18:	428b      	cmp	r3, r1
 8003c1a:	f200 80e9 	bhi.w	8003df0 <__udivmoddi4+0x2b4>
 8003c1e:	4684      	mov	ip, r0
 8003c20:	1ac9      	subs	r1, r1, r3
 8003c22:	b2a3      	uxth	r3, r4
 8003c24:	fbb1 f0fe 	udiv	r0, r1, lr
 8003c28:	fb0e 1110 	mls	r1, lr, r0, r1
 8003c2c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8003c30:	fb08 f800 	mul.w	r8, r8, r0
 8003c34:	45a0      	cmp	r8, r4
 8003c36:	d907      	bls.n	8003c48 <__udivmoddi4+0x10c>
 8003c38:	193c      	adds	r4, r7, r4
 8003c3a:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c3e:	d202      	bcs.n	8003c46 <__udivmoddi4+0x10a>
 8003c40:	45a0      	cmp	r8, r4
 8003c42:	f200 80d9 	bhi.w	8003df8 <__udivmoddi4+0x2bc>
 8003c46:	4618      	mov	r0, r3
 8003c48:	eba4 0408 	sub.w	r4, r4, r8
 8003c4c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8003c50:	e7bf      	b.n	8003bd2 <__udivmoddi4+0x96>
 8003c52:	428b      	cmp	r3, r1
 8003c54:	d909      	bls.n	8003c6a <__udivmoddi4+0x12e>
 8003c56:	2d00      	cmp	r5, #0
 8003c58:	f000 80b1 	beq.w	8003dbe <__udivmoddi4+0x282>
 8003c5c:	2600      	movs	r6, #0
 8003c5e:	e9c5 0100 	strd	r0, r1, [r5]
 8003c62:	4630      	mov	r0, r6
 8003c64:	4631      	mov	r1, r6
 8003c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c6a:	fab3 f683 	clz	r6, r3
 8003c6e:	2e00      	cmp	r6, #0
 8003c70:	d14a      	bne.n	8003d08 <__udivmoddi4+0x1cc>
 8003c72:	428b      	cmp	r3, r1
 8003c74:	d302      	bcc.n	8003c7c <__udivmoddi4+0x140>
 8003c76:	4282      	cmp	r2, r0
 8003c78:	f200 80b8 	bhi.w	8003dec <__udivmoddi4+0x2b0>
 8003c7c:	1a84      	subs	r4, r0, r2
 8003c7e:	eb61 0103 	sbc.w	r1, r1, r3
 8003c82:	2001      	movs	r0, #1
 8003c84:	468c      	mov	ip, r1
 8003c86:	2d00      	cmp	r5, #0
 8003c88:	d0a8      	beq.n	8003bdc <__udivmoddi4+0xa0>
 8003c8a:	e9c5 4c00 	strd	r4, ip, [r5]
 8003c8e:	e7a5      	b.n	8003bdc <__udivmoddi4+0xa0>
 8003c90:	f1c2 0320 	rsb	r3, r2, #32
 8003c94:	fa20 f603 	lsr.w	r6, r0, r3
 8003c98:	4097      	lsls	r7, r2
 8003c9a:	fa01 f002 	lsl.w	r0, r1, r2
 8003c9e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8003ca2:	40d9      	lsrs	r1, r3
 8003ca4:	4330      	orrs	r0, r6
 8003ca6:	0c03      	lsrs	r3, r0, #16
 8003ca8:	fbb1 f6fe 	udiv	r6, r1, lr
 8003cac:	fa1f f887 	uxth.w	r8, r7
 8003cb0:	fb0e 1116 	mls	r1, lr, r6, r1
 8003cb4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8003cb8:	fb06 f108 	mul.w	r1, r6, r8
 8003cbc:	4299      	cmp	r1, r3
 8003cbe:	fa04 f402 	lsl.w	r4, r4, r2
 8003cc2:	d909      	bls.n	8003cd8 <__udivmoddi4+0x19c>
 8003cc4:	18fb      	adds	r3, r7, r3
 8003cc6:	f106 3cff 	add.w	ip, r6, #4294967295
 8003cca:	f080 808d 	bcs.w	8003de8 <__udivmoddi4+0x2ac>
 8003cce:	4299      	cmp	r1, r3
 8003cd0:	f240 808a 	bls.w	8003de8 <__udivmoddi4+0x2ac>
 8003cd4:	3e02      	subs	r6, #2
 8003cd6:	443b      	add	r3, r7
 8003cd8:	1a5b      	subs	r3, r3, r1
 8003cda:	b281      	uxth	r1, r0
 8003cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8003ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8003ce4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8003ce8:	fb00 f308 	mul.w	r3, r0, r8
 8003cec:	428b      	cmp	r3, r1
 8003cee:	d907      	bls.n	8003d00 <__udivmoddi4+0x1c4>
 8003cf0:	1879      	adds	r1, r7, r1
 8003cf2:	f100 3cff 	add.w	ip, r0, #4294967295
 8003cf6:	d273      	bcs.n	8003de0 <__udivmoddi4+0x2a4>
 8003cf8:	428b      	cmp	r3, r1
 8003cfa:	d971      	bls.n	8003de0 <__udivmoddi4+0x2a4>
 8003cfc:	3802      	subs	r0, #2
 8003cfe:	4439      	add	r1, r7
 8003d00:	1acb      	subs	r3, r1, r3
 8003d02:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8003d06:	e778      	b.n	8003bfa <__udivmoddi4+0xbe>
 8003d08:	f1c6 0c20 	rsb	ip, r6, #32
 8003d0c:	fa03 f406 	lsl.w	r4, r3, r6
 8003d10:	fa22 f30c 	lsr.w	r3, r2, ip
 8003d14:	431c      	orrs	r4, r3
 8003d16:	fa20 f70c 	lsr.w	r7, r0, ip
 8003d1a:	fa01 f306 	lsl.w	r3, r1, r6
 8003d1e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8003d22:	fa21 f10c 	lsr.w	r1, r1, ip
 8003d26:	431f      	orrs	r7, r3
 8003d28:	0c3b      	lsrs	r3, r7, #16
 8003d2a:	fbb1 f9fe 	udiv	r9, r1, lr
 8003d2e:	fa1f f884 	uxth.w	r8, r4
 8003d32:	fb0e 1119 	mls	r1, lr, r9, r1
 8003d36:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8003d3a:	fb09 fa08 	mul.w	sl, r9, r8
 8003d3e:	458a      	cmp	sl, r1
 8003d40:	fa02 f206 	lsl.w	r2, r2, r6
 8003d44:	fa00 f306 	lsl.w	r3, r0, r6
 8003d48:	d908      	bls.n	8003d5c <__udivmoddi4+0x220>
 8003d4a:	1861      	adds	r1, r4, r1
 8003d4c:	f109 30ff 	add.w	r0, r9, #4294967295
 8003d50:	d248      	bcs.n	8003de4 <__udivmoddi4+0x2a8>
 8003d52:	458a      	cmp	sl, r1
 8003d54:	d946      	bls.n	8003de4 <__udivmoddi4+0x2a8>
 8003d56:	f1a9 0902 	sub.w	r9, r9, #2
 8003d5a:	4421      	add	r1, r4
 8003d5c:	eba1 010a 	sub.w	r1, r1, sl
 8003d60:	b2bf      	uxth	r7, r7
 8003d62:	fbb1 f0fe 	udiv	r0, r1, lr
 8003d66:	fb0e 1110 	mls	r1, lr, r0, r1
 8003d6a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8003d6e:	fb00 f808 	mul.w	r8, r0, r8
 8003d72:	45b8      	cmp	r8, r7
 8003d74:	d907      	bls.n	8003d86 <__udivmoddi4+0x24a>
 8003d76:	19e7      	adds	r7, r4, r7
 8003d78:	f100 31ff 	add.w	r1, r0, #4294967295
 8003d7c:	d22e      	bcs.n	8003ddc <__udivmoddi4+0x2a0>
 8003d7e:	45b8      	cmp	r8, r7
 8003d80:	d92c      	bls.n	8003ddc <__udivmoddi4+0x2a0>
 8003d82:	3802      	subs	r0, #2
 8003d84:	4427      	add	r7, r4
 8003d86:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8003d8a:	eba7 0708 	sub.w	r7, r7, r8
 8003d8e:	fba0 8902 	umull	r8, r9, r0, r2
 8003d92:	454f      	cmp	r7, r9
 8003d94:	46c6      	mov	lr, r8
 8003d96:	4649      	mov	r1, r9
 8003d98:	d31a      	bcc.n	8003dd0 <__udivmoddi4+0x294>
 8003d9a:	d017      	beq.n	8003dcc <__udivmoddi4+0x290>
 8003d9c:	b15d      	cbz	r5, 8003db6 <__udivmoddi4+0x27a>
 8003d9e:	ebb3 020e 	subs.w	r2, r3, lr
 8003da2:	eb67 0701 	sbc.w	r7, r7, r1
 8003da6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8003daa:	40f2      	lsrs	r2, r6
 8003dac:	ea4c 0202 	orr.w	r2, ip, r2
 8003db0:	40f7      	lsrs	r7, r6
 8003db2:	e9c5 2700 	strd	r2, r7, [r5]
 8003db6:	2600      	movs	r6, #0
 8003db8:	4631      	mov	r1, r6
 8003dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dbe:	462e      	mov	r6, r5
 8003dc0:	4628      	mov	r0, r5
 8003dc2:	e70b      	b.n	8003bdc <__udivmoddi4+0xa0>
 8003dc4:	4606      	mov	r6, r0
 8003dc6:	e6e9      	b.n	8003b9c <__udivmoddi4+0x60>
 8003dc8:	4618      	mov	r0, r3
 8003dca:	e6fd      	b.n	8003bc8 <__udivmoddi4+0x8c>
 8003dcc:	4543      	cmp	r3, r8
 8003dce:	d2e5      	bcs.n	8003d9c <__udivmoddi4+0x260>
 8003dd0:	ebb8 0e02 	subs.w	lr, r8, r2
 8003dd4:	eb69 0104 	sbc.w	r1, r9, r4
 8003dd8:	3801      	subs	r0, #1
 8003dda:	e7df      	b.n	8003d9c <__udivmoddi4+0x260>
 8003ddc:	4608      	mov	r0, r1
 8003dde:	e7d2      	b.n	8003d86 <__udivmoddi4+0x24a>
 8003de0:	4660      	mov	r0, ip
 8003de2:	e78d      	b.n	8003d00 <__udivmoddi4+0x1c4>
 8003de4:	4681      	mov	r9, r0
 8003de6:	e7b9      	b.n	8003d5c <__udivmoddi4+0x220>
 8003de8:	4666      	mov	r6, ip
 8003dea:	e775      	b.n	8003cd8 <__udivmoddi4+0x19c>
 8003dec:	4630      	mov	r0, r6
 8003dee:	e74a      	b.n	8003c86 <__udivmoddi4+0x14a>
 8003df0:	f1ac 0c02 	sub.w	ip, ip, #2
 8003df4:	4439      	add	r1, r7
 8003df6:	e713      	b.n	8003c20 <__udivmoddi4+0xe4>
 8003df8:	3802      	subs	r0, #2
 8003dfa:	443c      	add	r4, r7
 8003dfc:	e724      	b.n	8003c48 <__udivmoddi4+0x10c>
 8003dfe:	bf00      	nop

08003e00 <__aeabi_idiv0>:
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop

08003e04 <__aeabi_d2uiz>:
 8003e04:	004a      	lsls	r2, r1, #1
 8003e06:	d211      	bcs.n	8003e2c <__aeabi_d2uiz+0x28>
 8003e08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8003e0c:	d211      	bcs.n	8003e32 <__aeabi_d2uiz+0x2e>
 8003e0e:	d50d      	bpl.n	8003e2c <__aeabi_d2uiz+0x28>
 8003e10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8003e14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8003e18:	d40e      	bmi.n	8003e38 <__aeabi_d2uiz+0x34>
 8003e1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8003e1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003e22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8003e26:	fa23 f002 	lsr.w	r0, r3, r2
 8003e2a:	4770      	bx	lr
 8003e2c:	f04f 0000 	mov.w	r0, #0
 8003e30:	4770      	bx	lr
 8003e32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8003e36:	d102      	bne.n	8003e3e <__aeabi_d2uiz+0x3a>
 8003e38:	f04f 30ff 	mov.w	r0, #4294967295
 8003e3c:	4770      	bx	lr
 8003e3e:	f04f 0000 	mov.w	r0, #0
 8003e42:	4770      	bx	lr

08003e44 <checkMPUI2C>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void checkMPUI2C(void){
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b086      	sub	sp, #24
 8003e48:	af04      	add	r7, sp, #16
    uint8_t whoami = 0;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef status = HAL_OK;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	71fb      	strb	r3, [r7, #7]

    status = HAL_I2C_Mem_Read(&I2C_DEV, MPU6050ADDR, WHOAMIADDR, I2C_ADDSIZE, &whoami, 1, I2C_TIMEOUT);
 8003e52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e56:	9302      	str	r3, [sp, #8]
 8003e58:	2301      	movs	r3, #1
 8003e5a:	9301      	str	r3, [sp, #4]
 8003e5c:	1dbb      	adds	r3, r7, #6
 8003e5e:	9300      	str	r3, [sp, #0]
 8003e60:	2301      	movs	r3, #1
 8003e62:	2275      	movs	r2, #117	; 0x75
 8003e64:	21d0      	movs	r1, #208	; 0xd0
 8003e66:	481f      	ldr	r0, [pc, #124]	; (8003ee4 <checkMPUI2C+0xa0>)
 8003e68:	f001 fce4 	bl	8005834 <HAL_I2C_Mem_Read>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	71fb      	strb	r3, [r7, #7]

    switch(status){
 8003e70:	79fb      	ldrb	r3, [r7, #7]
 8003e72:	2b03      	cmp	r3, #3
 8003e74:	d82b      	bhi.n	8003ece <checkMPUI2C+0x8a>
 8003e76:	a201      	add	r2, pc, #4	; (adr r2, 8003e7c <checkMPUI2C+0x38>)
 8003e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e7c:	08003e8d 	.word	0x08003e8d
 8003e80:	08003eab 	.word	0x08003eab
 8003e84:	08003eb7 	.word	0x08003eb7
 8003e88:	08003ec3 	.word	0x08003ec3
        case HAL_OK:
            if(whoami == MPU6050ID)
 8003e8c:	79bb      	ldrb	r3, [r7, #6]
 8003e8e:	2b68      	cmp	r3, #104	; 0x68
 8003e90:	d105      	bne.n	8003e9e <checkMPUI2C+0x5a>
                MPL_LOGI("DEVICE OK");
 8003e92:	4a15      	ldr	r2, [pc, #84]	; (8003ee8 <checkMPUI2C+0xa4>)
 8003e94:	2100      	movs	r1, #0
 8003e96:	2004      	movs	r0, #4
 8003e98:	f006 fe8e 	bl	800abb8 <_MLPrintLog>
            else
                MPL_LOGI("ERR: DEVICE");
            break;
 8003e9c:	e01d      	b.n	8003eda <checkMPUI2C+0x96>
                MPL_LOGI("ERR: DEVICE");
 8003e9e:	4a13      	ldr	r2, [pc, #76]	; (8003eec <checkMPUI2C+0xa8>)
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	2004      	movs	r0, #4
 8003ea4:	f006 fe88 	bl	800abb8 <_MLPrintLog>
            break;
 8003ea8:	e017      	b.n	8003eda <checkMPUI2C+0x96>
        case HAL_ERROR:
            MPL_LOGI("ERR: STATUS");
 8003eaa:	4a11      	ldr	r2, [pc, #68]	; (8003ef0 <checkMPUI2C+0xac>)
 8003eac:	2100      	movs	r1, #0
 8003eae:	2004      	movs	r0, #4
 8003eb0:	f006 fe82 	bl	800abb8 <_MLPrintLog>
            break;
 8003eb4:	e011      	b.n	8003eda <checkMPUI2C+0x96>
        case HAL_BUSY:
            MPL_LOGI("ERR: BUSY");
 8003eb6:	4a0f      	ldr	r2, [pc, #60]	; (8003ef4 <checkMPUI2C+0xb0>)
 8003eb8:	2100      	movs	r1, #0
 8003eba:	2004      	movs	r0, #4
 8003ebc:	f006 fe7c 	bl	800abb8 <_MLPrintLog>
            break;
 8003ec0:	e00b      	b.n	8003eda <checkMPUI2C+0x96>
        case HAL_TIMEOUT:
            MPL_LOGI("ERR: TIMEOUT");
 8003ec2:	4a0d      	ldr	r2, [pc, #52]	; (8003ef8 <checkMPUI2C+0xb4>)
 8003ec4:	2100      	movs	r1, #0
 8003ec6:	2004      	movs	r0, #4
 8003ec8:	f006 fe76 	bl	800abb8 <_MLPrintLog>
            break;
 8003ecc:	e005      	b.n	8003eda <checkMPUI2C+0x96>
        default:
            MPL_LOGI("ERR: UNKNOWN");
 8003ece:	4a0b      	ldr	r2, [pc, #44]	; (8003efc <checkMPUI2C+0xb8>)
 8003ed0:	2100      	movs	r1, #0
 8003ed2:	2004      	movs	r0, #4
 8003ed4:	f006 fe70 	bl	800abb8 <_MLPrintLog>
            break;
 8003ed8:	bf00      	nop
    }

    return;
 8003eda:	bf00      	nop
}
 8003edc:	3708      	adds	r7, #8
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	20000b20 	.word	0x20000b20
 8003ee8:	08012504 	.word	0x08012504
 8003eec:	08012510 	.word	0x08012510
 8003ef0:	0801251c 	.word	0x0801251c
 8003ef4:	08012528 	.word	0x08012528
 8003ef8:	08012534 	.word	0x08012534
 8003efc:	08012544 	.word	0x08012544

08003f00 <initMPU>:

void initMPU(void){
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0
    unsigned char accel_fsr;
    unsigned short gyro_rate, gyro_fsr;

    if(mpu_init() == 0)
 8003f06:	f003 fe65 	bl	8007bd4 <mpu_init>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d105      	bne.n	8003f1c <initMPU+0x1c>
        MPL_LOGI("MPU INIT OK");
 8003f10:	4a61      	ldr	r2, [pc, #388]	; (8004098 <initMPU+0x198>)
 8003f12:	2100      	movs	r1, #0
 8003f14:	2004      	movs	r0, #4
 8003f16:	f006 fe4f 	bl	800abb8 <_MLPrintLog>
 8003f1a:	e004      	b.n	8003f26 <initMPU+0x26>
    else
        MPL_LOGI("ERR: MPU INIT");
 8003f1c:	4a5f      	ldr	r2, [pc, #380]	; (800409c <initMPU+0x19c>)
 8003f1e:	2100      	movs	r1, #0
 8003f20:	2004      	movs	r0, #4
 8003f22:	f006 fe49 	bl	800abb8 <_MLPrintLog>

    if(inv_init_mpl() == 0)
 8003f26:	f008 fba3 	bl	800c670 <inv_init_mpl>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d105      	bne.n	8003f3c <initMPU+0x3c>
        MPL_LOGI("MPU INV INIT OK");
 8003f30:	4a5b      	ldr	r2, [pc, #364]	; (80040a0 <initMPU+0x1a0>)
 8003f32:	2100      	movs	r1, #0
 8003f34:	2004      	movs	r0, #4
 8003f36:	f006 fe3f 	bl	800abb8 <_MLPrintLog>
 8003f3a:	e004      	b.n	8003f46 <initMPU+0x46>
    else
        MPL_LOGI("ERR: MPU INV INIT");
 8003f3c:	4a59      	ldr	r2, [pc, #356]	; (80040a4 <initMPU+0x1a4>)
 8003f3e:	2100      	movs	r1, #0
 8003f40:	2004      	movs	r0, #4
 8003f42:	f006 fe39 	bl	800abb8 <_MLPrintLog>

    inv_enable_quaternion();
 8003f46:	f7fe fef3 	bl	8002d30 <inv_enable_quaternion>
    inv_enable_9x_sensor_fusion();
 8003f4a:	f7fd fba7 	bl	800169c <inv_enable_9x_sensor_fusion>
    inv_enable_fast_nomot();
 8003f4e:	f7fc fff1 	bl	8000f34 <inv_enable_fast_nomot>
    inv_enable_gyro_tc();
 8003f52:	f7fd fe55 	bl	8001c00 <inv_enable_gyro_tc>
    inv_enable_eMPL_outputs();
 8003f56:	f007 f815 	bl	800af84 <inv_enable_eMPL_outputs>

    if(inv_start_mpl() == 0)
 8003f5a:	f008 fbc5 	bl	800c6e8 <inv_start_mpl>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d105      	bne.n	8003f70 <initMPU+0x70>
        MPL_LOGI("START MPL OK");
 8003f64:	4a50      	ldr	r2, [pc, #320]	; (80040a8 <initMPU+0x1a8>)
 8003f66:	2100      	movs	r1, #0
 8003f68:	2004      	movs	r0, #4
 8003f6a:	f006 fe25 	bl	800abb8 <_MLPrintLog>
 8003f6e:	e00f      	b.n	8003f90 <initMPU+0x90>
    else if(inv_start_mpl() == INV_ERROR_NOT_AUTHORIZED)
 8003f70:	f008 fbba 	bl	800c6e8 <inv_start_mpl>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b32      	cmp	r3, #50	; 0x32
 8003f78:	d105      	bne.n	8003f86 <initMPU+0x86>
        MPL_LOGI("ERR: START MPL: NOAUTH");
 8003f7a:	4a4c      	ldr	r2, [pc, #304]	; (80040ac <initMPU+0x1ac>)
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	2004      	movs	r0, #4
 8003f80:	f006 fe1a 	bl	800abb8 <_MLPrintLog>
 8003f84:	e004      	b.n	8003f90 <initMPU+0x90>
    else
        MPL_LOGI("ERR: START MPL");
 8003f86:	4a4a      	ldr	r2, [pc, #296]	; (80040b0 <initMPU+0x1b0>)
 8003f88:	2100      	movs	r1, #0
 8003f8a:	2004      	movs	r0, #4
 8003f8c:	f006 fe14 	bl	800abb8 <_MLPrintLog>

    mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8003f90:	2078      	movs	r0, #120	; 0x78
 8003f92:	f004 fc3d 	bl	8008810 <mpu_set_sensors>
    mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8003f96:	2078      	movs	r0, #120	; 0x78
 8003f98:	f004 fbe8 	bl	800876c <mpu_configure_fifo>

    mpu_set_sample_rate(DEFAULT_MPU_HZ);
 8003f9c:	2014      	movs	r0, #20
 8003f9e:	f004 faeb 	bl	8008578 <mpu_set_sample_rate>
    mpu_get_sample_rate(&gyro_rate);
 8003fa2:	1d3b      	adds	r3, r7, #4
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f004 facd 	bl	8008544 <mpu_get_sample_rate>

    mpu_get_gyro_fsr(&gyro_fsr);
 8003faa:	1cbb      	adds	r3, r7, #2
 8003fac:	4618      	mov	r0, r3
 8003fae:	f004 f8eb 	bl	8008188 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8003fb2:	1dfb      	adds	r3, r7, #7
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f004 f97d 	bl	80082b4 <mpu_get_accel_fsr>

    inv_set_gyro_sample_rate(1000000L / gyro_rate);
 8003fba:	88bb      	ldrh	r3, [r7, #4]
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	4b3d      	ldr	r3, [pc, #244]	; (80040b4 <initMPU+0x1b4>)
 8003fc0:	fb93 f3f2 	sdiv	r3, r3, r2
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f007 f873 	bl	800b0b0 <inv_set_gyro_sample_rate>
    inv_set_accel_sample_rate(1000000L / gyro_rate);
 8003fca:	88bb      	ldrh	r3, [r7, #4]
 8003fcc:	461a      	mov	r2, r3
 8003fce:	4b39      	ldr	r3, [pc, #228]	; (80040b4 <initMPU+0x1b4>)
 8003fd0:	fb93 f3f2 	sdiv	r3, r3, r2
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f007 f891 	bl	800b0fc <inv_set_accel_sample_rate>

    inv_set_gyro_orientation_and_scale(inv_orientation_matrix_to_scalar(gyro_pdata.orientation),
 8003fda:	4837      	ldr	r0, [pc, #220]	; (80040b8 <initMPU+0x1b8>)
 8003fdc:	f008 faa8 	bl	800c530 <inv_orientation_matrix_to_scalar>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	461a      	mov	r2, r3
                                       (long)gyro_fsr<<15);
 8003fe4:	887b      	ldrh	r3, [r7, #2]
    inv_set_gyro_orientation_and_scale(inv_orientation_matrix_to_scalar(gyro_pdata.orientation),
 8003fe6:	03db      	lsls	r3, r3, #15
 8003fe8:	4619      	mov	r1, r3
 8003fea:	4610      	mov	r0, r2
 8003fec:	f007 f850 	bl	800b090 <inv_set_gyro_orientation_and_scale>
    inv_set_accel_orientation_and_scale(inv_orientation_matrix_to_scalar(gyro_pdata.orientation),
 8003ff0:	4831      	ldr	r0, [pc, #196]	; (80040b8 <initMPU+0x1b8>)
 8003ff2:	f008 fa9d 	bl	800c530 <inv_orientation_matrix_to_scalar>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	461a      	mov	r2, r3
                                        (long)accel_fsr<<15);
 8003ffa:	79fb      	ldrb	r3, [r7, #7]
    inv_set_accel_orientation_and_scale(inv_orientation_matrix_to_scalar(gyro_pdata.orientation),
 8003ffc:	03db      	lsls	r3, r3, #15
 8003ffe:	4619      	mov	r1, r3
 8004000:	4610      	mov	r0, r2
 8004002:	f007 f923 	bl	800b24c <inv_set_accel_orientation_and_scale>

    hal.sensors = ACCEL_ON | GYRO_ON;
 8004006:	4b2d      	ldr	r3, [pc, #180]	; (80040bc <initMPU+0x1bc>)
 8004008:	2203      	movs	r2, #3
 800400a:	705a      	strb	r2, [r3, #1]
    hal.dmp_on = 0;
 800400c:	4b2b      	ldr	r3, [pc, #172]	; (80040bc <initMPU+0x1bc>)
 800400e:	2200      	movs	r2, #0
 8004010:	709a      	strb	r2, [r3, #2]
    hal.report = 0;
 8004012:	4b2a      	ldr	r3, [pc, #168]	; (80040bc <initMPU+0x1bc>)
 8004014:	2200      	movs	r2, #0
 8004016:	619a      	str	r2, [r3, #24]
    hal.rx.cmd = 0;
 8004018:	4b28      	ldr	r3, [pc, #160]	; (80040bc <initMPU+0x1bc>)
 800401a:	2200      	movs	r2, #0
 800401c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hal.next_pedo_ms = 0;
 8004020:	4b26      	ldr	r3, [pc, #152]	; (80040bc <initMPU+0x1bc>)
 8004022:	2200      	movs	r2, #0
 8004024:	60da      	str	r2, [r3, #12]
    hal.next_compass_ms = 0;
 8004026:	4b25      	ldr	r3, [pc, #148]	; (80040bc <initMPU+0x1bc>)
 8004028:	2200      	movs	r2, #0
 800402a:	615a      	str	r2, [r3, #20]
    hal.next_temp_ms = 0;
 800402c:	4b23      	ldr	r3, [pc, #140]	; (80040bc <initMPU+0x1bc>)
 800402e:	2200      	movs	r2, #0
 8004030:	611a      	str	r2, [r3, #16]

    if(dmp_load_motion_driver_firmware() == 0)
 8004032:	f005 fed1 	bl	8009dd8 <dmp_load_motion_driver_firmware>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d105      	bne.n	8004048 <initMPU+0x148>
        MPL_LOGI("FIRMWARE OK");
 800403c:	4a20      	ldr	r2, [pc, #128]	; (80040c0 <initMPU+0x1c0>)
 800403e:	2100      	movs	r1, #0
 8004040:	2004      	movs	r0, #4
 8004042:	f006 fdb9 	bl	800abb8 <_MLPrintLog>
 8004046:	e004      	b.n	8004052 <initMPU+0x152>
    else
        MPL_LOGI("ERR: FIRMWARE");
 8004048:	4a1e      	ldr	r2, [pc, #120]	; (80040c4 <initMPU+0x1c4>)
 800404a:	2100      	movs	r1, #0
 800404c:	2004      	movs	r0, #4
 800404e:	f006 fdb3 	bl	800abb8 <_MLPrintLog>

    dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_pdata.orientation));
 8004052:	4819      	ldr	r0, [pc, #100]	; (80040b8 <initMPU+0x1b8>)
 8004054:	f008 fa6c 	bl	800c530 <inv_orientation_matrix_to_scalar>
 8004058:	4603      	mov	r3, r0
 800405a:	4618      	mov	r0, r3
 800405c:	f005 fecc 	bl	8009df8 <dmp_set_orientation>

    hal.dmp_features = DMP_FEATURE_6X_LP_QUAT     |
 8004060:	4b16      	ldr	r3, [pc, #88]	; (80040bc <initMPU+0x1bc>)
 8004062:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8004066:	839a      	strh	r2, [r3, #28]
                       DMP_FEATURE_SEND_RAW_ACCEL |
                       DMP_FEATURE_SEND_CAL_GYRO  |
                       DMP_FEATURE_GYRO_CAL;

    hal.report ^= PRINT_EULER;
 8004068:	4b14      	ldr	r3, [pc, #80]	; (80040bc <initMPU+0x1bc>)
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	f083 0310 	eor.w	r3, r3, #16
 8004070:	4a12      	ldr	r2, [pc, #72]	; (80040bc <initMPU+0x1bc>)
 8004072:	6193      	str	r3, [r2, #24]

    dmp_enable_feature(hal.dmp_features);
 8004074:	4b11      	ldr	r3, [pc, #68]	; (80040bc <initMPU+0x1bc>)
 8004076:	8b9b      	ldrh	r3, [r3, #28]
 8004078:	4618      	mov	r0, r3
 800407a:	f006 fa39 	bl	800a4f0 <dmp_enable_feature>
    dmp_set_fifo_rate(DEFAULT_MPU_HZ);
 800407e:	2014      	movs	r0, #20
 8004080:	f005 ffac 	bl	8009fdc <dmp_set_fifo_rate>
    mpu_set_dmp_state(1);
 8004084:	2001      	movs	r0, #1
 8004086:	f005 fe3d 	bl	8009d04 <mpu_set_dmp_state>
    hal.dmp_on = 1;
 800408a:	4b0c      	ldr	r3, [pc, #48]	; (80040bc <initMPU+0x1bc>)
 800408c:	2201      	movs	r2, #1
 800408e:	709a      	strb	r2, [r3, #2]

    return;
 8004090:	bf00      	nop
}
 8004092:	3708      	adds	r7, #8
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	08012554 	.word	0x08012554
 800409c:	08012560 	.word	0x08012560
 80040a0:	08012570 	.word	0x08012570
 80040a4:	08012580 	.word	0x08012580
 80040a8:	08012594 	.word	0x08012594
 80040ac:	080125a4 	.word	0x080125a4
 80040b0:	080125bc 	.word	0x080125bc
 80040b4:	000f4240 	.word	0x000f4240
 80040b8:	20000000 	.word	0x20000000
 80040bc:	20000568 	.word	0x20000568
 80040c0:	080125cc 	.word	0x080125cc
 80040c4:	080125d8 	.word	0x080125d8

080040c8 <run_self_test>:
static inline void run_self_test(void)
{
 80040c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80040cc:	b090      	sub	sp, #64	; 0x40
 80040ce:	af06      	add	r7, sp, #24
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 80040d0:	f107 020c 	add.w	r2, r7, #12
 80040d4:	f107 0318 	add.w	r3, r7, #24
 80040d8:	4611      	mov	r1, r2
 80040da:	4618      	mov	r0, r3
 80040dc:	f005 fbde 	bl	800989c <mpu_run_self_test>
 80040e0:	6278      	str	r0, [r7, #36]	; 0x24

    if (result == 0x7) {
 80040e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e4:	2b07      	cmp	r3, #7
 80040e6:	f040 80c4 	bne.w	8004272 <run_self_test+0x1aa>
        MPL_LOGI("Passed!");
 80040ea:	4a73      	ldr	r2, [pc, #460]	; (80042b8 <run_self_test+0x1f0>)
 80040ec:	2100      	movs	r1, #0
 80040ee:	2004      	movs	r0, #4
 80040f0:	f006 fd62 	bl	800abb8 <_MLPrintLog>
        MPL_LOGI("accel: %7.4f %7.4f %7.4f\n",
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	ee07 3a90 	vmov	s15, r3
 80040fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040fe:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 80042bc <run_self_test+0x1f4>
 8004102:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004106:	ee16 0a90 	vmov	r0, s13
 800410a:	f7fe ffed 	bl	80030e8 <__aeabi_f2d>
 800410e:	4604      	mov	r4, r0
 8004110:	460d      	mov	r5, r1
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	ee07 3a90 	vmov	s15, r3
 8004118:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800411c:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80042bc <run_self_test+0x1f4>
 8004120:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004124:	ee16 0a90 	vmov	r0, s13
 8004128:	f7fe ffde 	bl	80030e8 <__aeabi_f2d>
 800412c:	4680      	mov	r8, r0
 800412e:	4689      	mov	r9, r1
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	ee07 3a90 	vmov	s15, r3
 8004136:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800413a:	ed9f 7a60 	vldr	s14, [pc, #384]	; 80042bc <run_self_test+0x1f4>
 800413e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004142:	ee16 0a90 	vmov	r0, s13
 8004146:	f7fe ffcf 	bl	80030e8 <__aeabi_f2d>
 800414a:	4602      	mov	r2, r0
 800414c:	460b      	mov	r3, r1
 800414e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004152:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8004156:	e9cd 4500 	strd	r4, r5, [sp]
 800415a:	4a59      	ldr	r2, [pc, #356]	; (80042c0 <run_self_test+0x1f8>)
 800415c:	2100      	movs	r1, #0
 800415e:	2004      	movs	r0, #4
 8004160:	f006 fd2a 	bl	800abb8 <_MLPrintLog>
                    accel[0]/65536.f,
                    accel[1]/65536.f,
                    accel[2]/65536.f);
        MPL_LOGI("gyro: %7.4f %7.4f %7.4f\n",
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	ee07 3a90 	vmov	s15, r3
 800416a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800416e:	ed9f 7a53 	vldr	s14, [pc, #332]	; 80042bc <run_self_test+0x1f4>
 8004172:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004176:	ee16 0a90 	vmov	r0, s13
 800417a:	f7fe ffb5 	bl	80030e8 <__aeabi_f2d>
 800417e:	4604      	mov	r4, r0
 8004180:	460d      	mov	r5, r1
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	ee07 3a90 	vmov	s15, r3
 8004188:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800418c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80042bc <run_self_test+0x1f4>
 8004190:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004194:	ee16 0a90 	vmov	r0, s13
 8004198:	f7fe ffa6 	bl	80030e8 <__aeabi_f2d>
 800419c:	4680      	mov	r8, r0
 800419e:	4689      	mov	r9, r1
 80041a0:	6a3b      	ldr	r3, [r7, #32]
 80041a2:	ee07 3a90 	vmov	s15, r3
 80041a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041aa:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80042bc <run_self_test+0x1f4>
 80041ae:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80041b2:	ee16 0a90 	vmov	r0, s13
 80041b6:	f7fe ff97 	bl	80030e8 <__aeabi_f2d>
 80041ba:	4602      	mov	r2, r0
 80041bc:	460b      	mov	r3, r1
 80041be:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80041c2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80041c6:	e9cd 4500 	strd	r4, r5, [sp]
 80041ca:	4a3e      	ldr	r2, [pc, #248]	; (80042c4 <run_self_test+0x1fc>)
 80041cc:	2100      	movs	r1, #0
 80041ce:	2004      	movs	r0, #4
 80041d0:	f006 fcf2 	bl	800abb8 <_MLPrintLog>
                    gyro[2]/65536.f);

        unsigned short accel_sens;
        float gyro_sens;

        mpu_get_accel_sens(&accel_sens);
 80041d4:	f107 030a 	add.w	r3, r7, #10
 80041d8:	4618      	mov	r0, r3
 80041da:	f004 fa77 	bl	80086cc <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	897a      	ldrh	r2, [r7, #10]
 80041e2:	fb02 f303 	mul.w	r3, r2, r3
 80041e6:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	897a      	ldrh	r2, [r7, #10]
 80041ec:	fb02 f303 	mul.w	r3, r2, r3
 80041f0:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	897a      	ldrh	r2, [r7, #10]
 80041f6:	fb02 f303 	mul.w	r3, r2, r3
 80041fa:	617b      	str	r3, [r7, #20]
        inv_set_accel_bias(accel, 3);
 80041fc:	f107 030c 	add.w	r3, r7, #12
 8004200:	2103      	movs	r1, #3
 8004202:	4618      	mov	r0, r3
 8004204:	f007 f88c 	bl	800b320 <inv_set_accel_bias>
        mpu_get_gyro_sens(&gyro_sens);
 8004208:	1d3b      	adds	r3, r7, #4
 800420a:	4618      	mov	r0, r3
 800420c:	f004 fa26 	bl	800865c <mpu_get_gyro_sens>
        gyro[0] = (long) (gyro[0] * gyro_sens);
 8004210:	69bb      	ldr	r3, [r7, #24]
 8004212:	ee07 3a90 	vmov	s15, r3
 8004216:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800421a:	edd7 7a01 	vldr	s15, [r7, #4]
 800421e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004222:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004226:	ee17 3a90 	vmov	r3, s15
 800422a:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long) (gyro[1] * gyro_sens);
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	ee07 3a90 	vmov	s15, r3
 8004232:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004236:	edd7 7a01 	vldr	s15, [r7, #4]
 800423a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800423e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004242:	ee17 3a90 	vmov	r3, s15
 8004246:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long) (gyro[2] * gyro_sens);
 8004248:	6a3b      	ldr	r3, [r7, #32]
 800424a:	ee07 3a90 	vmov	s15, r3
 800424e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004252:	edd7 7a01 	vldr	s15, [r7, #4]
 8004256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800425a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800425e:	ee17 3a90 	vmov	r3, s15
 8004262:	623b      	str	r3, [r7, #32]
        inv_set_gyro_bias(gyro, 3);
 8004264:	f107 0318 	add.w	r3, r7, #24
 8004268:	2103      	movs	r1, #3
 800426a:	4618      	mov	r0, r3
 800426c:	f007 f88a 	bl	800b384 <inv_set_gyro_bias>
                MPL_LOGE("Accel failed.\n");
            if (!(result & 0x4))
                MPL_LOGE("Compass failed.\n");
     }

}
 8004270:	e01d      	b.n	80042ae <run_self_test+0x1e6>
            if (!(result & 0x1))
 8004272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004274:	f003 0301 	and.w	r3, r3, #1
 8004278:	2b00      	cmp	r3, #0
 800427a:	d104      	bne.n	8004286 <run_self_test+0x1be>
                MPL_LOGE("Gyro failed.\n");
 800427c:	4a12      	ldr	r2, [pc, #72]	; (80042c8 <run_self_test+0x200>)
 800427e:	2100      	movs	r1, #0
 8004280:	2006      	movs	r0, #6
 8004282:	f006 fc99 	bl	800abb8 <_MLPrintLog>
            if (!(result & 0x2))
 8004286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004288:	f003 0302 	and.w	r3, r3, #2
 800428c:	2b00      	cmp	r3, #0
 800428e:	d104      	bne.n	800429a <run_self_test+0x1d2>
                MPL_LOGE("Accel failed.\n");
 8004290:	4a0e      	ldr	r2, [pc, #56]	; (80042cc <run_self_test+0x204>)
 8004292:	2100      	movs	r1, #0
 8004294:	2006      	movs	r0, #6
 8004296:	f006 fc8f 	bl	800abb8 <_MLPrintLog>
            if (!(result & 0x4))
 800429a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429c:	f003 0304 	and.w	r3, r3, #4
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d104      	bne.n	80042ae <run_self_test+0x1e6>
                MPL_LOGE("Compass failed.\n");
 80042a4:	4a0a      	ldr	r2, [pc, #40]	; (80042d0 <run_self_test+0x208>)
 80042a6:	2100      	movs	r1, #0
 80042a8:	2006      	movs	r0, #6
 80042aa:	f006 fc85 	bl	800abb8 <_MLPrintLog>
}
 80042ae:	bf00      	nop
 80042b0:	3728      	adds	r7, #40	; 0x28
 80042b2:	46bd      	mov	sp, r7
 80042b4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80042b8:	080125e8 	.word	0x080125e8
 80042bc:	47800000 	.word	0x47800000
 80042c0:	080125f0 	.word	0x080125f0
 80042c4:	0801260c 	.word	0x0801260c
 80042c8:	08012628 	.word	0x08012628
 80042cc:	08012638 	.word	0x08012638
 80042d0:	08012648 	.word	0x08012648
 80042d4:	00000000 	.word	0x00000000

080042d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80042d8:	b5b0      	push	{r4, r5, r7, lr}
 80042da:	ed2d 8b02 	vpush	{d8}
 80042de:	b0a0      	sub	sp, #128	; 0x80
 80042e0:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */
    unsigned long sensor_timestamp;
    short gyro[3], accel[3], sensors;
    unsigned char more;
    long quat[4];
    double convFact = 1073741824.0;
 80042e2:	f04f 0200 	mov.w	r2, #0
 80042e6:	4bd4      	ldr	r3, [pc, #848]	; (8004638 <main+0x360>)
 80042e8:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    double q0 = 0.0;
 80042ec:	f04f 0200 	mov.w	r2, #0
 80042f0:	f04f 0300 	mov.w	r3, #0
 80042f4:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    double q1 = 0.0;
 80042f8:	f04f 0200 	mov.w	r2, #0
 80042fc:	f04f 0300 	mov.w	r3, #0
 8004300:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    double q2 = 0.0;
 8004304:	f04f 0200 	mov.w	r2, #0
 8004308:	f04f 0300 	mov.w	r3, #0
 800430c:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double q3 = 0.0;
 8004310:	f04f 0200 	mov.w	r2, #0
 8004314:	f04f 0300 	mov.w	r3, #0
 8004318:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    double psi = 0.0;
 800431c:	f04f 0200 	mov.w	r2, #0
 8004320:	f04f 0300 	mov.w	r3, #0
 8004324:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double theta = 0.0;
 8004328:	f04f 0200 	mov.w	r2, #0
 800432c:	f04f 0300 	mov.w	r3, #0
 8004330:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    double phi = 0.0;
 8004334:	f04f 0200 	mov.w	r2, #0
 8004338:	f04f 0300 	mov.w	r3, #0
 800433c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004340:	f000 fc7c 	bl	8004c3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004344:	f000 f992 	bl	800466c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004348:	f000 fa54 	bl	80047f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800434c:	f000 fa28 	bl	80047a0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8004350:	f000 f9f8 	bl	8004744 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  checkMPUI2C();
 8004354:	f7ff fd76 	bl	8003e44 <checkMPUI2C>

  initMPU();
 8004358:	f7ff fdd2 	bl	8003f00 <initMPU>

  run_self_test();
 800435c:	f7ff feb4 	bl	80040c8 <run_self_test>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors, &more);
 8004360:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8004364:	463a      	mov	r2, r7
 8004366:	f107 0114 	add.w	r1, r7, #20
 800436a:	f107 001c 	add.w	r0, r7, #28
 800436e:	f107 0311 	add.w	r3, r7, #17
 8004372:	9301      	str	r3, [sp, #4]
 8004374:	f107 0312 	add.w	r3, r7, #18
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	4623      	mov	r3, r4
 800437c:	f006 faa2 	bl	800a8c4 <dmp_read_fifo>
      if (sensors & INV_WXYZ_QUAT) {
 8004380:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004384:	b29b      	uxth	r3, r3
 8004386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800438a:	2b00      	cmp	r3, #0
 800438c:	f000 8167 	beq.w	800465e <main+0x386>
          inv_build_quat(quat, 0, sensor_timestamp);
 8004390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004392:	463b      	mov	r3, r7
 8004394:	2100      	movs	r1, #0
 8004396:	4618      	mov	r0, r3
 8004398:	f007 f870 	bl	800b47c <inv_build_quat>

          eMPL_send_quat(quat);
 800439c:	463b      	mov	r3, r7
 800439e:	4618      	mov	r0, r3
 80043a0:	f006 fca6 	bl	800acf0 <eMPL_send_quat>

          q0 = (((double)quat[0])/convFact);
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	4618      	mov	r0, r3
 80043a8:	f7fe fe8c 	bl	80030c4 <__aeabi_i2d>
 80043ac:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80043b0:	f7ff f81c 	bl	80033ec <__aeabi_ddiv>
 80043b4:	4602      	mov	r2, r0
 80043b6:	460b      	mov	r3, r1
 80043b8:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
          q1 = (((double)quat[1])/convFact);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4618      	mov	r0, r3
 80043c0:	f7fe fe80 	bl	80030c4 <__aeabi_i2d>
 80043c4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80043c8:	f7ff f810 	bl	80033ec <__aeabi_ddiv>
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
          q2 = (((double)quat[2])/convFact);
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7fe fe74 	bl	80030c4 <__aeabi_i2d>
 80043dc:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80043e0:	f7ff f804 	bl	80033ec <__aeabi_ddiv>
 80043e4:	4602      	mov	r2, r0
 80043e6:	460b      	mov	r3, r1
 80043e8:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
          q3 = (((double)quat[3])/convFact);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	4618      	mov	r0, r3
 80043f0:	f7fe fe68 	bl	80030c4 <__aeabi_i2d>
 80043f4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80043f8:	f7fe fff8 	bl	80033ec <__aeabi_ddiv>
 80043fc:	4602      	mov	r2, r0
 80043fe:	460b      	mov	r3, r1
 8004400:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

          phi = atan2(2*((q0*q1)+(q2*q3)),1-(2*(pow(q1,2)+pow(q2,2))))*M_1_PI*180;
 8004404:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004408:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800440c:	f7fe fec4 	bl	8003198 <__aeabi_dmul>
 8004410:	4602      	mov	r2, r0
 8004412:	460b      	mov	r3, r1
 8004414:	4614      	mov	r4, r2
 8004416:	461d      	mov	r5, r3
 8004418:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800441c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004420:	f7fe feba 	bl	8003198 <__aeabi_dmul>
 8004424:	4602      	mov	r2, r0
 8004426:	460b      	mov	r3, r1
 8004428:	4620      	mov	r0, r4
 800442a:	4629      	mov	r1, r5
 800442c:	f7fe fcfe 	bl	8002e2c <__adddf3>
 8004430:	4602      	mov	r2, r0
 8004432:	460b      	mov	r3, r1
 8004434:	4610      	mov	r0, r2
 8004436:	4619      	mov	r1, r3
 8004438:	4602      	mov	r2, r0
 800443a:	460b      	mov	r3, r1
 800443c:	f7fe fcf6 	bl	8002e2c <__adddf3>
 8004440:	4602      	mov	r2, r0
 8004442:	460b      	mov	r3, r1
 8004444:	ec43 2b18 	vmov	d8, r2, r3
 8004448:	ed9f 1b77 	vldr	d1, [pc, #476]	; 8004628 <main+0x350>
 800444c:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
 8004450:	f00b fdbe 	bl	800ffd0 <pow>
 8004454:	ec55 4b10 	vmov	r4, r5, d0
 8004458:	ed9f 1b73 	vldr	d1, [pc, #460]	; 8004628 <main+0x350>
 800445c:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 8004460:	f00b fdb6 	bl	800ffd0 <pow>
 8004464:	ec53 2b10 	vmov	r2, r3, d0
 8004468:	4620      	mov	r0, r4
 800446a:	4629      	mov	r1, r5
 800446c:	f7fe fcde 	bl	8002e2c <__adddf3>
 8004470:	4602      	mov	r2, r0
 8004472:	460b      	mov	r3, r1
 8004474:	4610      	mov	r0, r2
 8004476:	4619      	mov	r1, r3
 8004478:	4602      	mov	r2, r0
 800447a:	460b      	mov	r3, r1
 800447c:	f7fe fcd6 	bl	8002e2c <__adddf3>
 8004480:	4602      	mov	r2, r0
 8004482:	460b      	mov	r3, r1
 8004484:	f04f 0000 	mov.w	r0, #0
 8004488:	496c      	ldr	r1, [pc, #432]	; (800463c <main+0x364>)
 800448a:	f7fe fccd 	bl	8002e28 <__aeabi_dsub>
 800448e:	4602      	mov	r2, r0
 8004490:	460b      	mov	r3, r1
 8004492:	ec43 2b17 	vmov	d7, r2, r3
 8004496:	eeb0 1a47 	vmov.f32	s2, s14
 800449a:	eef0 1a67 	vmov.f32	s3, s15
 800449e:	eeb0 0a48 	vmov.f32	s0, s16
 80044a2:	eef0 0a68 	vmov.f32	s1, s17
 80044a6:	f00b fd91 	bl	800ffcc <atan2>
 80044aa:	ec51 0b10 	vmov	r0, r1, d0
 80044ae:	a360      	add	r3, pc, #384	; (adr r3, 8004630 <main+0x358>)
 80044b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b4:	f7fe fe70 	bl	8003198 <__aeabi_dmul>
 80044b8:	4602      	mov	r2, r0
 80044ba:	460b      	mov	r3, r1
 80044bc:	4610      	mov	r0, r2
 80044be:	4619      	mov	r1, r3
 80044c0:	f04f 0200 	mov.w	r2, #0
 80044c4:	4b5e      	ldr	r3, [pc, #376]	; (8004640 <main+0x368>)
 80044c6:	f7fe fe67 	bl	8003198 <__aeabi_dmul>
 80044ca:	4602      	mov	r2, r0
 80044cc:	460b      	mov	r3, r1
 80044ce:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
          theta = asin(2*((q0*q2)-(q3*q1)))*M_1_PI*180;
 80044d2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80044d6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80044da:	f7fe fe5d 	bl	8003198 <__aeabi_dmul>
 80044de:	4602      	mov	r2, r0
 80044e0:	460b      	mov	r3, r1
 80044e2:	4614      	mov	r4, r2
 80044e4:	461d      	mov	r5, r3
 80044e6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80044ea:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80044ee:	f7fe fe53 	bl	8003198 <__aeabi_dmul>
 80044f2:	4602      	mov	r2, r0
 80044f4:	460b      	mov	r3, r1
 80044f6:	4620      	mov	r0, r4
 80044f8:	4629      	mov	r1, r5
 80044fa:	f7fe fc95 	bl	8002e28 <__aeabi_dsub>
 80044fe:	4602      	mov	r2, r0
 8004500:	460b      	mov	r3, r1
 8004502:	4610      	mov	r0, r2
 8004504:	4619      	mov	r1, r3
 8004506:	4602      	mov	r2, r0
 8004508:	460b      	mov	r3, r1
 800450a:	f7fe fc8f 	bl	8002e2c <__adddf3>
 800450e:	4602      	mov	r2, r0
 8004510:	460b      	mov	r3, r1
 8004512:	ec43 2b17 	vmov	d7, r2, r3
 8004516:	eeb0 0a47 	vmov.f32	s0, s14
 800451a:	eef0 0a67 	vmov.f32	s1, s15
 800451e:	f00b fd1b 	bl	800ff58 <asin>
 8004522:	ec51 0b10 	vmov	r0, r1, d0
 8004526:	a342      	add	r3, pc, #264	; (adr r3, 8004630 <main+0x358>)
 8004528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800452c:	f7fe fe34 	bl	8003198 <__aeabi_dmul>
 8004530:	4602      	mov	r2, r0
 8004532:	460b      	mov	r3, r1
 8004534:	4610      	mov	r0, r2
 8004536:	4619      	mov	r1, r3
 8004538:	f04f 0200 	mov.w	r2, #0
 800453c:	4b40      	ldr	r3, [pc, #256]	; (8004640 <main+0x368>)
 800453e:	f7fe fe2b 	bl	8003198 <__aeabi_dmul>
 8004542:	4602      	mov	r2, r0
 8004544:	460b      	mov	r3, r1
 8004546:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
          psi = atan2(2*((q0*q3)+(q1*q2)),1-(2*(pow(q2,2)+pow(q3,2))))*M_1_PI*180;
 800454a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800454e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004552:	f7fe fe21 	bl	8003198 <__aeabi_dmul>
 8004556:	4602      	mov	r2, r0
 8004558:	460b      	mov	r3, r1
 800455a:	4614      	mov	r4, r2
 800455c:	461d      	mov	r5, r3
 800455e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004562:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004566:	f7fe fe17 	bl	8003198 <__aeabi_dmul>
 800456a:	4602      	mov	r2, r0
 800456c:	460b      	mov	r3, r1
 800456e:	4620      	mov	r0, r4
 8004570:	4629      	mov	r1, r5
 8004572:	f7fe fc5b 	bl	8002e2c <__adddf3>
 8004576:	4602      	mov	r2, r0
 8004578:	460b      	mov	r3, r1
 800457a:	4610      	mov	r0, r2
 800457c:	4619      	mov	r1, r3
 800457e:	4602      	mov	r2, r0
 8004580:	460b      	mov	r3, r1
 8004582:	f7fe fc53 	bl	8002e2c <__adddf3>
 8004586:	4602      	mov	r2, r0
 8004588:	460b      	mov	r3, r1
 800458a:	ec43 2b18 	vmov	d8, r2, r3
 800458e:	ed9f 1b26 	vldr	d1, [pc, #152]	; 8004628 <main+0x350>
 8004592:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 8004596:	f00b fd1b 	bl	800ffd0 <pow>
 800459a:	ec55 4b10 	vmov	r4, r5, d0
 800459e:	ed9f 1b22 	vldr	d1, [pc, #136]	; 8004628 <main+0x350>
 80045a2:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 80045a6:	f00b fd13 	bl	800ffd0 <pow>
 80045aa:	ec53 2b10 	vmov	r2, r3, d0
 80045ae:	4620      	mov	r0, r4
 80045b0:	4629      	mov	r1, r5
 80045b2:	f7fe fc3b 	bl	8002e2c <__adddf3>
 80045b6:	4602      	mov	r2, r0
 80045b8:	460b      	mov	r3, r1
 80045ba:	4610      	mov	r0, r2
 80045bc:	4619      	mov	r1, r3
 80045be:	4602      	mov	r2, r0
 80045c0:	460b      	mov	r3, r1
 80045c2:	f7fe fc33 	bl	8002e2c <__adddf3>
 80045c6:	4602      	mov	r2, r0
 80045c8:	460b      	mov	r3, r1
 80045ca:	f04f 0000 	mov.w	r0, #0
 80045ce:	491b      	ldr	r1, [pc, #108]	; (800463c <main+0x364>)
 80045d0:	f7fe fc2a 	bl	8002e28 <__aeabi_dsub>
 80045d4:	4602      	mov	r2, r0
 80045d6:	460b      	mov	r3, r1
 80045d8:	ec43 2b17 	vmov	d7, r2, r3
 80045dc:	eeb0 1a47 	vmov.f32	s2, s14
 80045e0:	eef0 1a67 	vmov.f32	s3, s15
 80045e4:	eeb0 0a48 	vmov.f32	s0, s16
 80045e8:	eef0 0a68 	vmov.f32	s1, s17
 80045ec:	f00b fcee 	bl	800ffcc <atan2>
 80045f0:	ec51 0b10 	vmov	r0, r1, d0
 80045f4:	a30e      	add	r3, pc, #56	; (adr r3, 8004630 <main+0x358>)
 80045f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045fa:	f7fe fdcd 	bl	8003198 <__aeabi_dmul>
 80045fe:	4602      	mov	r2, r0
 8004600:	460b      	mov	r3, r1
 8004602:	4610      	mov	r0, r2
 8004604:	4619      	mov	r1, r3
 8004606:	f04f 0200 	mov.w	r2, #0
 800460a:	4b0d      	ldr	r3, [pc, #52]	; (8004640 <main+0x368>)
 800460c:	f7fe fdc4 	bl	8003198 <__aeabi_dmul>
 8004610:	4602      	mov	r2, r0
 8004612:	460b      	mov	r3, r1
 8004614:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

          MPL_LOGI("%.3f,%.3f,%.3f\r\n",psi,theta,phi);
 8004618:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800461c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004620:	e010      	b.n	8004644 <main+0x36c>
 8004622:	bf00      	nop
 8004624:	f3af 8000 	nop.w
 8004628:	00000000 	.word	0x00000000
 800462c:	40000000 	.word	0x40000000
 8004630:	6dc9c883 	.word	0x6dc9c883
 8004634:	3fd45f30 	.word	0x3fd45f30
 8004638:	41d00000 	.word	0x41d00000
 800463c:	3ff00000 	.word	0x3ff00000
 8004640:	40668000 	.word	0x40668000
 8004644:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004648:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800464c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004650:	e9cd 2300 	strd	r2, r3, [sp]
 8004654:	4a04      	ldr	r2, [pc, #16]	; (8004668 <main+0x390>)
 8004656:	2100      	movs	r1, #0
 8004658:	2004      	movs	r0, #4
 800465a:	f006 faad 	bl	800abb8 <_MLPrintLog>
//          MPL_LOGI("%.3f,%.3f,%.3f,%.3f\r\n",q0,q1,q2,q3);
      }

      HAL_Delay(1);
 800465e:	2001      	movs	r0, #1
 8004660:	f000 fb5e 	bl	8004d20 <HAL_Delay>
      dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors, &more);
 8004664:	e67c      	b.n	8004360 <main+0x88>
 8004666:	bf00      	nop
 8004668:	0801265c 	.word	0x0801265c

0800466c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b094      	sub	sp, #80	; 0x50
 8004670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004672:	f107 0320 	add.w	r3, r7, #32
 8004676:	2230      	movs	r2, #48	; 0x30
 8004678:	2100      	movs	r1, #0
 800467a:	4618      	mov	r0, r3
 800467c:	f008 fbc8 	bl	800ce10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004680:	f107 030c 	add.w	r3, r7, #12
 8004684:	2200      	movs	r2, #0
 8004686:	601a      	str	r2, [r3, #0]
 8004688:	605a      	str	r2, [r3, #4]
 800468a:	609a      	str	r2, [r3, #8]
 800468c:	60da      	str	r2, [r3, #12]
 800468e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004690:	2300      	movs	r3, #0
 8004692:	60bb      	str	r3, [r7, #8]
 8004694:	4b29      	ldr	r3, [pc, #164]	; (800473c <SystemClock_Config+0xd0>)
 8004696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004698:	4a28      	ldr	r2, [pc, #160]	; (800473c <SystemClock_Config+0xd0>)
 800469a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800469e:	6413      	str	r3, [r2, #64]	; 0x40
 80046a0:	4b26      	ldr	r3, [pc, #152]	; (800473c <SystemClock_Config+0xd0>)
 80046a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046a8:	60bb      	str	r3, [r7, #8]
 80046aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80046ac:	2300      	movs	r3, #0
 80046ae:	607b      	str	r3, [r7, #4]
 80046b0:	4b23      	ldr	r3, [pc, #140]	; (8004740 <SystemClock_Config+0xd4>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80046b8:	4a21      	ldr	r2, [pc, #132]	; (8004740 <SystemClock_Config+0xd4>)
 80046ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046be:	6013      	str	r3, [r2, #0]
 80046c0:	4b1f      	ldr	r3, [pc, #124]	; (8004740 <SystemClock_Config+0xd4>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80046c8:	607b      	str	r3, [r7, #4]
 80046ca:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80046cc:	2302      	movs	r3, #2
 80046ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80046d0:	2301      	movs	r3, #1
 80046d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80046d4:	2310      	movs	r3, #16
 80046d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80046d8:	2302      	movs	r3, #2
 80046da:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80046dc:	2300      	movs	r3, #0
 80046de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80046e0:	2310      	movs	r3, #16
 80046e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80046e4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80046e8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80046ea:	2304      	movs	r3, #4
 80046ec:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80046ee:	2307      	movs	r3, #7
 80046f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80046f2:	f107 0320 	add.w	r3, r7, #32
 80046f6:	4618      	mov	r0, r3
 80046f8:	f001 fe1e 	bl	8006338 <HAL_RCC_OscConfig>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8004702:	f000 f89f 	bl	8004844 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004706:	230f      	movs	r3, #15
 8004708:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800470a:	2302      	movs	r3, #2
 800470c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800470e:	2300      	movs	r3, #0
 8004710:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004712:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004716:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004718:	2300      	movs	r3, #0
 800471a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800471c:	f107 030c 	add.w	r3, r7, #12
 8004720:	2102      	movs	r1, #2
 8004722:	4618      	mov	r0, r3
 8004724:	f002 f880 	bl	8006828 <HAL_RCC_ClockConfig>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d001      	beq.n	8004732 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800472e:	f000 f889 	bl	8004844 <Error_Handler>
  }
}
 8004732:	bf00      	nop
 8004734:	3750      	adds	r7, #80	; 0x50
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	40023800 	.word	0x40023800
 8004740:	40007000 	.word	0x40007000

08004744 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004748:	4b12      	ldr	r3, [pc, #72]	; (8004794 <MX_I2C1_Init+0x50>)
 800474a:	4a13      	ldr	r2, [pc, #76]	; (8004798 <MX_I2C1_Init+0x54>)
 800474c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800474e:	4b11      	ldr	r3, [pc, #68]	; (8004794 <MX_I2C1_Init+0x50>)
 8004750:	4a12      	ldr	r2, [pc, #72]	; (800479c <MX_I2C1_Init+0x58>)
 8004752:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004754:	4b0f      	ldr	r3, [pc, #60]	; (8004794 <MX_I2C1_Init+0x50>)
 8004756:	2200      	movs	r2, #0
 8004758:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800475a:	4b0e      	ldr	r3, [pc, #56]	; (8004794 <MX_I2C1_Init+0x50>)
 800475c:	2200      	movs	r2, #0
 800475e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004760:	4b0c      	ldr	r3, [pc, #48]	; (8004794 <MX_I2C1_Init+0x50>)
 8004762:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004766:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004768:	4b0a      	ldr	r3, [pc, #40]	; (8004794 <MX_I2C1_Init+0x50>)
 800476a:	2200      	movs	r2, #0
 800476c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800476e:	4b09      	ldr	r3, [pc, #36]	; (8004794 <MX_I2C1_Init+0x50>)
 8004770:	2200      	movs	r2, #0
 8004772:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004774:	4b07      	ldr	r3, [pc, #28]	; (8004794 <MX_I2C1_Init+0x50>)
 8004776:	2200      	movs	r2, #0
 8004778:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800477a:	4b06      	ldr	r3, [pc, #24]	; (8004794 <MX_I2C1_Init+0x50>)
 800477c:	2200      	movs	r2, #0
 800477e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004780:	4804      	ldr	r0, [pc, #16]	; (8004794 <MX_I2C1_Init+0x50>)
 8004782:	f000 fe19 	bl	80053b8 <HAL_I2C_Init>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d001      	beq.n	8004790 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800478c:	f000 f85a 	bl	8004844 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004790:	bf00      	nop
 8004792:	bd80      	pop	{r7, pc}
 8004794:	20000b20 	.word	0x20000b20
 8004798:	40005400 	.word	0x40005400
 800479c:	00061a80 	.word	0x00061a80

080047a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80047a4:	4b11      	ldr	r3, [pc, #68]	; (80047ec <MX_USART2_UART_Init+0x4c>)
 80047a6:	4a12      	ldr	r2, [pc, #72]	; (80047f0 <MX_USART2_UART_Init+0x50>)
 80047a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80047aa:	4b10      	ldr	r3, [pc, #64]	; (80047ec <MX_USART2_UART_Init+0x4c>)
 80047ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80047b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80047b2:	4b0e      	ldr	r3, [pc, #56]	; (80047ec <MX_USART2_UART_Init+0x4c>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80047b8:	4b0c      	ldr	r3, [pc, #48]	; (80047ec <MX_USART2_UART_Init+0x4c>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80047be:	4b0b      	ldr	r3, [pc, #44]	; (80047ec <MX_USART2_UART_Init+0x4c>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80047c4:	4b09      	ldr	r3, [pc, #36]	; (80047ec <MX_USART2_UART_Init+0x4c>)
 80047c6:	220c      	movs	r2, #12
 80047c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80047ca:	4b08      	ldr	r3, [pc, #32]	; (80047ec <MX_USART2_UART_Init+0x4c>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80047d0:	4b06      	ldr	r3, [pc, #24]	; (80047ec <MX_USART2_UART_Init+0x4c>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80047d6:	4805      	ldr	r0, [pc, #20]	; (80047ec <MX_USART2_UART_Init+0x4c>)
 80047d8:	f002 fa22 	bl	8006c20 <HAL_UART_Init>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d001      	beq.n	80047e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80047e2:	f000 f82f 	bl	8004844 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80047e6:	bf00      	nop
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	20000b74 	.word	0x20000b74
 80047f0:	40004400 	.word	0x40004400

080047f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80047fa:	2300      	movs	r3, #0
 80047fc:	607b      	str	r3, [r7, #4]
 80047fe:	4b10      	ldr	r3, [pc, #64]	; (8004840 <MX_GPIO_Init+0x4c>)
 8004800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004802:	4a0f      	ldr	r2, [pc, #60]	; (8004840 <MX_GPIO_Init+0x4c>)
 8004804:	f043 0301 	orr.w	r3, r3, #1
 8004808:	6313      	str	r3, [r2, #48]	; 0x30
 800480a:	4b0d      	ldr	r3, [pc, #52]	; (8004840 <MX_GPIO_Init+0x4c>)
 800480c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	607b      	str	r3, [r7, #4]
 8004814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004816:	2300      	movs	r3, #0
 8004818:	603b      	str	r3, [r7, #0]
 800481a:	4b09      	ldr	r3, [pc, #36]	; (8004840 <MX_GPIO_Init+0x4c>)
 800481c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800481e:	4a08      	ldr	r2, [pc, #32]	; (8004840 <MX_GPIO_Init+0x4c>)
 8004820:	f043 0302 	orr.w	r3, r3, #2
 8004824:	6313      	str	r3, [r2, #48]	; 0x30
 8004826:	4b06      	ldr	r3, [pc, #24]	; (8004840 <MX_GPIO_Init+0x4c>)
 8004828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	603b      	str	r3, [r7, #0]
 8004830:	683b      	ldr	r3, [r7, #0]

}
 8004832:	bf00      	nop
 8004834:	370c      	adds	r7, #12
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	40023800 	.word	0x40023800

08004844 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004844:	b480      	push	{r7}
 8004846:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004848:	b672      	cpsid	i
}
 800484a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800484c:	e7fe      	b.n	800484c <Error_Handler+0x8>
	...

08004850 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b082      	sub	sp, #8
 8004854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004856:	2300      	movs	r3, #0
 8004858:	607b      	str	r3, [r7, #4]
 800485a:	4b10      	ldr	r3, [pc, #64]	; (800489c <HAL_MspInit+0x4c>)
 800485c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800485e:	4a0f      	ldr	r2, [pc, #60]	; (800489c <HAL_MspInit+0x4c>)
 8004860:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004864:	6453      	str	r3, [r2, #68]	; 0x44
 8004866:	4b0d      	ldr	r3, [pc, #52]	; (800489c <HAL_MspInit+0x4c>)
 8004868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800486a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800486e:	607b      	str	r3, [r7, #4]
 8004870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004872:	2300      	movs	r3, #0
 8004874:	603b      	str	r3, [r7, #0]
 8004876:	4b09      	ldr	r3, [pc, #36]	; (800489c <HAL_MspInit+0x4c>)
 8004878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487a:	4a08      	ldr	r2, [pc, #32]	; (800489c <HAL_MspInit+0x4c>)
 800487c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004880:	6413      	str	r3, [r2, #64]	; 0x40
 8004882:	4b06      	ldr	r3, [pc, #24]	; (800489c <HAL_MspInit+0x4c>)
 8004884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800488a:	603b      	str	r3, [r7, #0]
 800488c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800488e:	2007      	movs	r0, #7
 8004890:	f000 fb3a 	bl	8004f08 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004894:	bf00      	nop
 8004896:	3708      	adds	r7, #8
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}
 800489c:	40023800 	.word	0x40023800

080048a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b08a      	sub	sp, #40	; 0x28
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048a8:	f107 0314 	add.w	r3, r7, #20
 80048ac:	2200      	movs	r2, #0
 80048ae:	601a      	str	r2, [r3, #0]
 80048b0:	605a      	str	r2, [r3, #4]
 80048b2:	609a      	str	r2, [r3, #8]
 80048b4:	60da      	str	r2, [r3, #12]
 80048b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a19      	ldr	r2, [pc, #100]	; (8004924 <HAL_I2C_MspInit+0x84>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d12c      	bne.n	800491c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048c2:	2300      	movs	r3, #0
 80048c4:	613b      	str	r3, [r7, #16]
 80048c6:	4b18      	ldr	r3, [pc, #96]	; (8004928 <HAL_I2C_MspInit+0x88>)
 80048c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ca:	4a17      	ldr	r2, [pc, #92]	; (8004928 <HAL_I2C_MspInit+0x88>)
 80048cc:	f043 0302 	orr.w	r3, r3, #2
 80048d0:	6313      	str	r3, [r2, #48]	; 0x30
 80048d2:	4b15      	ldr	r3, [pc, #84]	; (8004928 <HAL_I2C_MspInit+0x88>)
 80048d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d6:	f003 0302 	and.w	r3, r3, #2
 80048da:	613b      	str	r3, [r7, #16]
 80048dc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80048de:	f44f 7340 	mov.w	r3, #768	; 0x300
 80048e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80048e4:	2312      	movs	r3, #18
 80048e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048e8:	2300      	movs	r3, #0
 80048ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048ec:	2303      	movs	r3, #3
 80048ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80048f0:	2304      	movs	r3, #4
 80048f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048f4:	f107 0314 	add.w	r3, r7, #20
 80048f8:	4619      	mov	r1, r3
 80048fa:	480c      	ldr	r0, [pc, #48]	; (800492c <HAL_I2C_MspInit+0x8c>)
 80048fc:	f000 fbd8 	bl	80050b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004900:	2300      	movs	r3, #0
 8004902:	60fb      	str	r3, [r7, #12]
 8004904:	4b08      	ldr	r3, [pc, #32]	; (8004928 <HAL_I2C_MspInit+0x88>)
 8004906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004908:	4a07      	ldr	r2, [pc, #28]	; (8004928 <HAL_I2C_MspInit+0x88>)
 800490a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800490e:	6413      	str	r3, [r2, #64]	; 0x40
 8004910:	4b05      	ldr	r3, [pc, #20]	; (8004928 <HAL_I2C_MspInit+0x88>)
 8004912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004914:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004918:	60fb      	str	r3, [r7, #12]
 800491a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800491c:	bf00      	nop
 800491e:	3728      	adds	r7, #40	; 0x28
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}
 8004924:	40005400 	.word	0x40005400
 8004928:	40023800 	.word	0x40023800
 800492c:	40020400 	.word	0x40020400

08004930 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b08a      	sub	sp, #40	; 0x28
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004938:	f107 0314 	add.w	r3, r7, #20
 800493c:	2200      	movs	r2, #0
 800493e:	601a      	str	r2, [r3, #0]
 8004940:	605a      	str	r2, [r3, #4]
 8004942:	609a      	str	r2, [r3, #8]
 8004944:	60da      	str	r2, [r3, #12]
 8004946:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a1d      	ldr	r2, [pc, #116]	; (80049c4 <HAL_UART_MspInit+0x94>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d133      	bne.n	80049ba <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004952:	2300      	movs	r3, #0
 8004954:	613b      	str	r3, [r7, #16]
 8004956:	4b1c      	ldr	r3, [pc, #112]	; (80049c8 <HAL_UART_MspInit+0x98>)
 8004958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495a:	4a1b      	ldr	r2, [pc, #108]	; (80049c8 <HAL_UART_MspInit+0x98>)
 800495c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004960:	6413      	str	r3, [r2, #64]	; 0x40
 8004962:	4b19      	ldr	r3, [pc, #100]	; (80049c8 <HAL_UART_MspInit+0x98>)
 8004964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800496a:	613b      	str	r3, [r7, #16]
 800496c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800496e:	2300      	movs	r3, #0
 8004970:	60fb      	str	r3, [r7, #12]
 8004972:	4b15      	ldr	r3, [pc, #84]	; (80049c8 <HAL_UART_MspInit+0x98>)
 8004974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004976:	4a14      	ldr	r2, [pc, #80]	; (80049c8 <HAL_UART_MspInit+0x98>)
 8004978:	f043 0301 	orr.w	r3, r3, #1
 800497c:	6313      	str	r3, [r2, #48]	; 0x30
 800497e:	4b12      	ldr	r3, [pc, #72]	; (80049c8 <HAL_UART_MspInit+0x98>)
 8004980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004982:	f003 0301 	and.w	r3, r3, #1
 8004986:	60fb      	str	r3, [r7, #12]
 8004988:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800498a:	230c      	movs	r3, #12
 800498c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800498e:	2302      	movs	r3, #2
 8004990:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004992:	2300      	movs	r3, #0
 8004994:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004996:	2303      	movs	r3, #3
 8004998:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800499a:	2307      	movs	r3, #7
 800499c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800499e:	f107 0314 	add.w	r3, r7, #20
 80049a2:	4619      	mov	r1, r3
 80049a4:	4809      	ldr	r0, [pc, #36]	; (80049cc <HAL_UART_MspInit+0x9c>)
 80049a6:	f000 fb83 	bl	80050b0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80049aa:	2200      	movs	r2, #0
 80049ac:	2100      	movs	r1, #0
 80049ae:	2026      	movs	r0, #38	; 0x26
 80049b0:	f000 fab5 	bl	8004f1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80049b4:	2026      	movs	r0, #38	; 0x26
 80049b6:	f000 face 	bl	8004f56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80049ba:	bf00      	nop
 80049bc:	3728      	adds	r7, #40	; 0x28
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	40004400 	.word	0x40004400
 80049c8:	40023800 	.word	0x40023800
 80049cc:	40020000 	.word	0x40020000

080049d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80049d0:	b480      	push	{r7}
 80049d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80049d4:	e7fe      	b.n	80049d4 <NMI_Handler+0x4>

080049d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80049d6:	b480      	push	{r7}
 80049d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80049da:	e7fe      	b.n	80049da <HardFault_Handler+0x4>

080049dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80049dc:	b480      	push	{r7}
 80049de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80049e0:	e7fe      	b.n	80049e0 <MemManage_Handler+0x4>

080049e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80049e2:	b480      	push	{r7}
 80049e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80049e6:	e7fe      	b.n	80049e6 <BusFault_Handler+0x4>

080049e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80049e8:	b480      	push	{r7}
 80049ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80049ec:	e7fe      	b.n	80049ec <UsageFault_Handler+0x4>

080049ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80049ee:	b480      	push	{r7}
 80049f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80049f2:	bf00      	nop
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80049fc:	b480      	push	{r7}
 80049fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004a00:	bf00      	nop
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr

08004a0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004a0e:	bf00      	nop
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004a1c:	f000 f960 	bl	8004ce0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004a20:	bf00      	nop
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004a28:	4802      	ldr	r0, [pc, #8]	; (8004a34 <USART2_IRQHandler+0x10>)
 8004a2a:	f002 f9d9 	bl	8006de0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004a2e:	bf00      	nop
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	20000b74 	.word	0x20000b74

08004a38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	af00      	add	r7, sp, #0
	return 1;
 8004a3c:	2301      	movs	r3, #1
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <_kill>:

int _kill(int pid, int sig)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b082      	sub	sp, #8
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004a52:	f008 f97d 	bl	800cd50 <__errno>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2216      	movs	r2, #22
 8004a5a:	601a      	str	r2, [r3, #0]
	return -1;
 8004a5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3708      	adds	r7, #8
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <_exit>:

void _exit (int status)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004a70:	f04f 31ff 	mov.w	r1, #4294967295
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f7ff ffe7 	bl	8004a48 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004a7a:	e7fe      	b.n	8004a7a <_exit+0x12>

08004a7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b086      	sub	sp, #24
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	60b9      	str	r1, [r7, #8]
 8004a86:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a88:	2300      	movs	r3, #0
 8004a8a:	617b      	str	r3, [r7, #20]
 8004a8c:	e00a      	b.n	8004aa4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004a8e:	f3af 8000 	nop.w
 8004a92:	4601      	mov	r1, r0
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	1c5a      	adds	r2, r3, #1
 8004a98:	60ba      	str	r2, [r7, #8]
 8004a9a:	b2ca      	uxtb	r2, r1
 8004a9c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	3301      	adds	r3, #1
 8004aa2:	617b      	str	r3, [r7, #20]
 8004aa4:	697a      	ldr	r2, [r7, #20]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	dbf0      	blt.n	8004a8e <_read+0x12>
	}

return len;
 8004aac:	687b      	ldr	r3, [r7, #4]
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3718      	adds	r7, #24
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}

08004ab6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004ab6:	b580      	push	{r7, lr}
 8004ab8:	b086      	sub	sp, #24
 8004aba:	af00      	add	r7, sp, #0
 8004abc:	60f8      	str	r0, [r7, #12]
 8004abe:	60b9      	str	r1, [r7, #8]
 8004ac0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	617b      	str	r3, [r7, #20]
 8004ac6:	e009      	b.n	8004adc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	1c5a      	adds	r2, r3, #1
 8004acc:	60ba      	str	r2, [r7, #8]
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	3301      	adds	r3, #1
 8004ada:	617b      	str	r3, [r7, #20]
 8004adc:	697a      	ldr	r2, [r7, #20]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	dbf1      	blt.n	8004ac8 <_write+0x12>
	}
	return len;
 8004ae4:	687b      	ldr	r3, [r7, #4]
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3718      	adds	r7, #24
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}

08004aee <_close>:

int _close(int file)
{
 8004aee:	b480      	push	{r7}
 8004af0:	b083      	sub	sp, #12
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
	return -1;
 8004af6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	370c      	adds	r7, #12
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr

08004b06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b083      	sub	sp, #12
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
 8004b0e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004b16:	605a      	str	r2, [r3, #4]
	return 0;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	370c      	adds	r7, #12
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr

08004b26 <_isatty>:

int _isatty(int file)
{
 8004b26:	b480      	push	{r7}
 8004b28:	b083      	sub	sp, #12
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]
	return 1;
 8004b2e:	2301      	movs	r3, #1
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr

08004b3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b085      	sub	sp, #20
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	60b9      	str	r1, [r7, #8]
 8004b46:	607a      	str	r2, [r7, #4]
	return 0;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3714      	adds	r7, #20
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
	...

08004b58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b60:	4a14      	ldr	r2, [pc, #80]	; (8004bb4 <_sbrk+0x5c>)
 8004b62:	4b15      	ldr	r3, [pc, #84]	; (8004bb8 <_sbrk+0x60>)
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b6c:	4b13      	ldr	r3, [pc, #76]	; (8004bbc <_sbrk+0x64>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d102      	bne.n	8004b7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b74:	4b11      	ldr	r3, [pc, #68]	; (8004bbc <_sbrk+0x64>)
 8004b76:	4a12      	ldr	r2, [pc, #72]	; (8004bc0 <_sbrk+0x68>)
 8004b78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b7a:	4b10      	ldr	r3, [pc, #64]	; (8004bbc <_sbrk+0x64>)
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4413      	add	r3, r2
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d207      	bcs.n	8004b98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b88:	f008 f8e2 	bl	800cd50 <__errno>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	220c      	movs	r2, #12
 8004b90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004b92:	f04f 33ff 	mov.w	r3, #4294967295
 8004b96:	e009      	b.n	8004bac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b98:	4b08      	ldr	r3, [pc, #32]	; (8004bbc <_sbrk+0x64>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b9e:	4b07      	ldr	r3, [pc, #28]	; (8004bbc <_sbrk+0x64>)
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4413      	add	r3, r2
 8004ba6:	4a05      	ldr	r2, [pc, #20]	; (8004bbc <_sbrk+0x64>)
 8004ba8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004baa:	68fb      	ldr	r3, [r7, #12]
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	3718      	adds	r7, #24
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	20018000 	.word	0x20018000
 8004bb8:	00000400 	.word	0x00000400
 8004bbc:	2000058c 	.word	0x2000058c
 8004bc0:	20000f68 	.word	0x20000f68

08004bc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004bc8:	4b06      	ldr	r3, [pc, #24]	; (8004be4 <SystemInit+0x20>)
 8004bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bce:	4a05      	ldr	r2, [pc, #20]	; (8004be4 <SystemInit+0x20>)
 8004bd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004bd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004bd8:	bf00      	nop
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	e000ed00 	.word	0xe000ed00

08004be8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004be8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004c20 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004bec:	480d      	ldr	r0, [pc, #52]	; (8004c24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004bee:	490e      	ldr	r1, [pc, #56]	; (8004c28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004bf0:	4a0e      	ldr	r2, [pc, #56]	; (8004c2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004bf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004bf4:	e002      	b.n	8004bfc <LoopCopyDataInit>

08004bf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004bf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004bf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004bfa:	3304      	adds	r3, #4

08004bfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004bfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004bfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004c00:	d3f9      	bcc.n	8004bf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004c02:	4a0b      	ldr	r2, [pc, #44]	; (8004c30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004c04:	4c0b      	ldr	r4, [pc, #44]	; (8004c34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004c06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004c08:	e001      	b.n	8004c0e <LoopFillZerobss>

08004c0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004c0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004c0c:	3204      	adds	r2, #4

08004c0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004c0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004c10:	d3fb      	bcc.n	8004c0a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004c12:	f7ff ffd7 	bl	8004bc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004c16:	f008 f8a1 	bl	800cd5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004c1a:	f7ff fb5d 	bl	80042d8 <main>
  bx  lr    
 8004c1e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004c20:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8004c24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004c28:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 8004c2c:	08013c80 	.word	0x08013c80
  ldr r2, =_sbss
 8004c30:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8004c34:	20000f68 	.word	0x20000f68

08004c38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004c38:	e7fe      	b.n	8004c38 <ADC_IRQHandler>
	...

08004c3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004c40:	4b0e      	ldr	r3, [pc, #56]	; (8004c7c <HAL_Init+0x40>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a0d      	ldr	r2, [pc, #52]	; (8004c7c <HAL_Init+0x40>)
 8004c46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004c4c:	4b0b      	ldr	r3, [pc, #44]	; (8004c7c <HAL_Init+0x40>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a0a      	ldr	r2, [pc, #40]	; (8004c7c <HAL_Init+0x40>)
 8004c52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c58:	4b08      	ldr	r3, [pc, #32]	; (8004c7c <HAL_Init+0x40>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a07      	ldr	r2, [pc, #28]	; (8004c7c <HAL_Init+0x40>)
 8004c5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c64:	2003      	movs	r0, #3
 8004c66:	f000 f94f 	bl	8004f08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c6a:	2000      	movs	r0, #0
 8004c6c:	f000 f808 	bl	8004c80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004c70:	f7ff fdee 	bl	8004850 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	bf00      	nop
 8004c7c:	40023c00 	.word	0x40023c00

08004c80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b082      	sub	sp, #8
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004c88:	4b12      	ldr	r3, [pc, #72]	; (8004cd4 <HAL_InitTick+0x54>)
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	4b12      	ldr	r3, [pc, #72]	; (8004cd8 <HAL_InitTick+0x58>)
 8004c8e:	781b      	ldrb	r3, [r3, #0]
 8004c90:	4619      	mov	r1, r3
 8004c92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c96:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f000 f967 	bl	8004f72 <HAL_SYSTICK_Config>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d001      	beq.n	8004cae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e00e      	b.n	8004ccc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2b0f      	cmp	r3, #15
 8004cb2:	d80a      	bhi.n	8004cca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	6879      	ldr	r1, [r7, #4]
 8004cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8004cbc:	f000 f92f 	bl	8004f1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004cc0:	4a06      	ldr	r2, [pc, #24]	; (8004cdc <HAL_InitTick+0x5c>)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	e000      	b.n	8004ccc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3708      	adds	r7, #8
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	20000010 	.word	0x20000010
 8004cd8:	20000018 	.word	0x20000018
 8004cdc:	20000014 	.word	0x20000014

08004ce0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ce4:	4b06      	ldr	r3, [pc, #24]	; (8004d00 <HAL_IncTick+0x20>)
 8004ce6:	781b      	ldrb	r3, [r3, #0]
 8004ce8:	461a      	mov	r2, r3
 8004cea:	4b06      	ldr	r3, [pc, #24]	; (8004d04 <HAL_IncTick+0x24>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4413      	add	r3, r2
 8004cf0:	4a04      	ldr	r2, [pc, #16]	; (8004d04 <HAL_IncTick+0x24>)
 8004cf2:	6013      	str	r3, [r2, #0]
}
 8004cf4:	bf00      	nop
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	20000018 	.word	0x20000018
 8004d04:	20000bb8 	.word	0x20000bb8

08004d08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	af00      	add	r7, sp, #0
  return uwTick;
 8004d0c:	4b03      	ldr	r3, [pc, #12]	; (8004d1c <HAL_GetTick+0x14>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr
 8004d1a:	bf00      	nop
 8004d1c:	20000bb8 	.word	0x20000bb8

08004d20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004d28:	f7ff ffee 	bl	8004d08 <HAL_GetTick>
 8004d2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d38:	d005      	beq.n	8004d46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004d3a:	4b0a      	ldr	r3, [pc, #40]	; (8004d64 <HAL_Delay+0x44>)
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	461a      	mov	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	4413      	add	r3, r2
 8004d44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004d46:	bf00      	nop
 8004d48:	f7ff ffde 	bl	8004d08 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d8f7      	bhi.n	8004d48 <HAL_Delay+0x28>
  {
  }
}
 8004d58:	bf00      	nop
 8004d5a:	bf00      	nop
 8004d5c:	3710      	adds	r7, #16
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	20000018 	.word	0x20000018

08004d68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b085      	sub	sp, #20
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f003 0307 	and.w	r3, r3, #7
 8004d76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d78:	4b0c      	ldr	r3, [pc, #48]	; (8004dac <__NVIC_SetPriorityGrouping+0x44>)
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d7e:	68ba      	ldr	r2, [r7, #8]
 8004d80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004d84:	4013      	ands	r3, r2
 8004d86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004d94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d9a:	4a04      	ldr	r2, [pc, #16]	; (8004dac <__NVIC_SetPriorityGrouping+0x44>)
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	60d3      	str	r3, [r2, #12]
}
 8004da0:	bf00      	nop
 8004da2:	3714      	adds	r7, #20
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr
 8004dac:	e000ed00 	.word	0xe000ed00

08004db0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004db0:	b480      	push	{r7}
 8004db2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004db4:	4b04      	ldr	r3, [pc, #16]	; (8004dc8 <__NVIC_GetPriorityGrouping+0x18>)
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	0a1b      	lsrs	r3, r3, #8
 8004dba:	f003 0307 	and.w	r3, r3, #7
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr
 8004dc8:	e000ed00 	.word	0xe000ed00

08004dcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	db0b      	blt.n	8004df6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004dde:	79fb      	ldrb	r3, [r7, #7]
 8004de0:	f003 021f 	and.w	r2, r3, #31
 8004de4:	4907      	ldr	r1, [pc, #28]	; (8004e04 <__NVIC_EnableIRQ+0x38>)
 8004de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dea:	095b      	lsrs	r3, r3, #5
 8004dec:	2001      	movs	r0, #1
 8004dee:	fa00 f202 	lsl.w	r2, r0, r2
 8004df2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004df6:	bf00      	nop
 8004df8:	370c      	adds	r7, #12
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	e000e100 	.word	0xe000e100

08004e08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	4603      	mov	r3, r0
 8004e10:	6039      	str	r1, [r7, #0]
 8004e12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	db0a      	blt.n	8004e32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	b2da      	uxtb	r2, r3
 8004e20:	490c      	ldr	r1, [pc, #48]	; (8004e54 <__NVIC_SetPriority+0x4c>)
 8004e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e26:	0112      	lsls	r2, r2, #4
 8004e28:	b2d2      	uxtb	r2, r2
 8004e2a:	440b      	add	r3, r1
 8004e2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004e30:	e00a      	b.n	8004e48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	b2da      	uxtb	r2, r3
 8004e36:	4908      	ldr	r1, [pc, #32]	; (8004e58 <__NVIC_SetPriority+0x50>)
 8004e38:	79fb      	ldrb	r3, [r7, #7]
 8004e3a:	f003 030f 	and.w	r3, r3, #15
 8004e3e:	3b04      	subs	r3, #4
 8004e40:	0112      	lsls	r2, r2, #4
 8004e42:	b2d2      	uxtb	r2, r2
 8004e44:	440b      	add	r3, r1
 8004e46:	761a      	strb	r2, [r3, #24]
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr
 8004e54:	e000e100 	.word	0xe000e100
 8004e58:	e000ed00 	.word	0xe000ed00

08004e5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b089      	sub	sp, #36	; 0x24
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	60f8      	str	r0, [r7, #12]
 8004e64:	60b9      	str	r1, [r7, #8]
 8004e66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f003 0307 	and.w	r3, r3, #7
 8004e6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	f1c3 0307 	rsb	r3, r3, #7
 8004e76:	2b04      	cmp	r3, #4
 8004e78:	bf28      	it	cs
 8004e7a:	2304      	movcs	r3, #4
 8004e7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	3304      	adds	r3, #4
 8004e82:	2b06      	cmp	r3, #6
 8004e84:	d902      	bls.n	8004e8c <NVIC_EncodePriority+0x30>
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	3b03      	subs	r3, #3
 8004e8a:	e000      	b.n	8004e8e <NVIC_EncodePriority+0x32>
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e90:	f04f 32ff 	mov.w	r2, #4294967295
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9a:	43da      	mvns	r2, r3
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	401a      	ands	r2, r3
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ea4:	f04f 31ff 	mov.w	r1, #4294967295
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8004eae:	43d9      	mvns	r1, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004eb4:	4313      	orrs	r3, r2
         );
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3724      	adds	r7, #36	; 0x24
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
	...

08004ec4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ed4:	d301      	bcc.n	8004eda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e00f      	b.n	8004efa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004eda:	4a0a      	ldr	r2, [pc, #40]	; (8004f04 <SysTick_Config+0x40>)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004ee2:	210f      	movs	r1, #15
 8004ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ee8:	f7ff ff8e 	bl	8004e08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004eec:	4b05      	ldr	r3, [pc, #20]	; (8004f04 <SysTick_Config+0x40>)
 8004eee:	2200      	movs	r2, #0
 8004ef0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ef2:	4b04      	ldr	r3, [pc, #16]	; (8004f04 <SysTick_Config+0x40>)
 8004ef4:	2207      	movs	r2, #7
 8004ef6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3708      	adds	r7, #8
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	e000e010 	.word	0xe000e010

08004f08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f7ff ff29 	bl	8004d68 <__NVIC_SetPriorityGrouping>
}
 8004f16:	bf00      	nop
 8004f18:	3708      	adds	r7, #8
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}

08004f1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004f1e:	b580      	push	{r7, lr}
 8004f20:	b086      	sub	sp, #24
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	4603      	mov	r3, r0
 8004f26:	60b9      	str	r1, [r7, #8]
 8004f28:	607a      	str	r2, [r7, #4]
 8004f2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004f30:	f7ff ff3e 	bl	8004db0 <__NVIC_GetPriorityGrouping>
 8004f34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	68b9      	ldr	r1, [r7, #8]
 8004f3a:	6978      	ldr	r0, [r7, #20]
 8004f3c:	f7ff ff8e 	bl	8004e5c <NVIC_EncodePriority>
 8004f40:	4602      	mov	r2, r0
 8004f42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f46:	4611      	mov	r1, r2
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7ff ff5d 	bl	8004e08 <__NVIC_SetPriority>
}
 8004f4e:	bf00      	nop
 8004f50:	3718      	adds	r7, #24
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b082      	sub	sp, #8
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f64:	4618      	mov	r0, r3
 8004f66:	f7ff ff31 	bl	8004dcc <__NVIC_EnableIRQ>
}
 8004f6a:	bf00      	nop
 8004f6c:	3708      	adds	r7, #8
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}

08004f72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b082      	sub	sp, #8
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f7ff ffa2 	bl	8004ec4 <SysTick_Config>
 8004f80:	4603      	mov	r3, r0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3708      	adds	r7, #8
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b084      	sub	sp, #16
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f96:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004f98:	f7ff feb6 	bl	8004d08 <HAL_GetTick>
 8004f9c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d008      	beq.n	8004fbc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2280      	movs	r2, #128	; 0x80
 8004fae:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e052      	b.n	8005062 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 0216 	bic.w	r2, r2, #22
 8004fca:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	695a      	ldr	r2, [r3, #20]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004fda:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d103      	bne.n	8004fec <HAL_DMA_Abort+0x62>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d007      	beq.n	8004ffc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f022 0208 	bic.w	r2, r2, #8
 8004ffa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f022 0201 	bic.w	r2, r2, #1
 800500a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800500c:	e013      	b.n	8005036 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800500e:	f7ff fe7b 	bl	8004d08 <HAL_GetTick>
 8005012:	4602      	mov	r2, r0
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	2b05      	cmp	r3, #5
 800501a:	d90c      	bls.n	8005036 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2220      	movs	r2, #32
 8005020:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2203      	movs	r2, #3
 8005026:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e015      	b.n	8005062 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0301 	and.w	r3, r3, #1
 8005040:	2b00      	cmp	r3, #0
 8005042:	d1e4      	bne.n	800500e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005048:	223f      	movs	r2, #63	; 0x3f
 800504a:	409a      	lsls	r2, r3
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800506a:	b480      	push	{r7}
 800506c:	b083      	sub	sp, #12
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005078:	b2db      	uxtb	r3, r3
 800507a:	2b02      	cmp	r3, #2
 800507c:	d004      	beq.n	8005088 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2280      	movs	r2, #128	; 0x80
 8005082:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e00c      	b.n	80050a2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2205      	movs	r2, #5
 800508c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f022 0201 	bic.w	r2, r2, #1
 800509e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	370c      	adds	r7, #12
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
	...

080050b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b089      	sub	sp, #36	; 0x24
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80050ba:	2300      	movs	r3, #0
 80050bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80050be:	2300      	movs	r3, #0
 80050c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80050c2:	2300      	movs	r3, #0
 80050c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050c6:	2300      	movs	r3, #0
 80050c8:	61fb      	str	r3, [r7, #28]
 80050ca:	e159      	b.n	8005380 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80050cc:	2201      	movs	r2, #1
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	fa02 f303 	lsl.w	r3, r2, r3
 80050d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	697a      	ldr	r2, [r7, #20]
 80050dc:	4013      	ands	r3, r2
 80050de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	429a      	cmp	r2, r3
 80050e6:	f040 8148 	bne.w	800537a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	f003 0303 	and.w	r3, r3, #3
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d005      	beq.n	8005102 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80050fe:	2b02      	cmp	r3, #2
 8005100:	d130      	bne.n	8005164 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	2203      	movs	r2, #3
 800510e:	fa02 f303 	lsl.w	r3, r2, r3
 8005112:	43db      	mvns	r3, r3
 8005114:	69ba      	ldr	r2, [r7, #24]
 8005116:	4013      	ands	r3, r2
 8005118:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	68da      	ldr	r2, [r3, #12]
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	005b      	lsls	r3, r3, #1
 8005122:	fa02 f303 	lsl.w	r3, r2, r3
 8005126:	69ba      	ldr	r2, [r7, #24]
 8005128:	4313      	orrs	r3, r2
 800512a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	69ba      	ldr	r2, [r7, #24]
 8005130:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005138:	2201      	movs	r2, #1
 800513a:	69fb      	ldr	r3, [r7, #28]
 800513c:	fa02 f303 	lsl.w	r3, r2, r3
 8005140:	43db      	mvns	r3, r3
 8005142:	69ba      	ldr	r2, [r7, #24]
 8005144:	4013      	ands	r3, r2
 8005146:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	091b      	lsrs	r3, r3, #4
 800514e:	f003 0201 	and.w	r2, r3, #1
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	fa02 f303 	lsl.w	r3, r2, r3
 8005158:	69ba      	ldr	r2, [r7, #24]
 800515a:	4313      	orrs	r3, r2
 800515c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	69ba      	ldr	r2, [r7, #24]
 8005162:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	f003 0303 	and.w	r3, r3, #3
 800516c:	2b03      	cmp	r3, #3
 800516e:	d017      	beq.n	80051a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	005b      	lsls	r3, r3, #1
 800517a:	2203      	movs	r2, #3
 800517c:	fa02 f303 	lsl.w	r3, r2, r3
 8005180:	43db      	mvns	r3, r3
 8005182:	69ba      	ldr	r2, [r7, #24]
 8005184:	4013      	ands	r3, r2
 8005186:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	689a      	ldr	r2, [r3, #8]
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	005b      	lsls	r3, r3, #1
 8005190:	fa02 f303 	lsl.w	r3, r2, r3
 8005194:	69ba      	ldr	r2, [r7, #24]
 8005196:	4313      	orrs	r3, r2
 8005198:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	69ba      	ldr	r2, [r7, #24]
 800519e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	f003 0303 	and.w	r3, r3, #3
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d123      	bne.n	80051f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	08da      	lsrs	r2, r3, #3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	3208      	adds	r2, #8
 80051b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	f003 0307 	and.w	r3, r3, #7
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	220f      	movs	r2, #15
 80051c4:	fa02 f303 	lsl.w	r3, r2, r3
 80051c8:	43db      	mvns	r3, r3
 80051ca:	69ba      	ldr	r2, [r7, #24]
 80051cc:	4013      	ands	r3, r2
 80051ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	691a      	ldr	r2, [r3, #16]
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	f003 0307 	and.w	r3, r3, #7
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	fa02 f303 	lsl.w	r3, r2, r3
 80051e0:	69ba      	ldr	r2, [r7, #24]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	08da      	lsrs	r2, r3, #3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	3208      	adds	r2, #8
 80051ee:	69b9      	ldr	r1, [r7, #24]
 80051f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	005b      	lsls	r3, r3, #1
 80051fe:	2203      	movs	r2, #3
 8005200:	fa02 f303 	lsl.w	r3, r2, r3
 8005204:	43db      	mvns	r3, r3
 8005206:	69ba      	ldr	r2, [r7, #24]
 8005208:	4013      	ands	r3, r2
 800520a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f003 0203 	and.w	r2, r3, #3
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	005b      	lsls	r3, r3, #1
 8005218:	fa02 f303 	lsl.w	r3, r2, r3
 800521c:	69ba      	ldr	r2, [r7, #24]
 800521e:	4313      	orrs	r3, r2
 8005220:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	69ba      	ldr	r2, [r7, #24]
 8005226:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005230:	2b00      	cmp	r3, #0
 8005232:	f000 80a2 	beq.w	800537a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005236:	2300      	movs	r3, #0
 8005238:	60fb      	str	r3, [r7, #12]
 800523a:	4b57      	ldr	r3, [pc, #348]	; (8005398 <HAL_GPIO_Init+0x2e8>)
 800523c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800523e:	4a56      	ldr	r2, [pc, #344]	; (8005398 <HAL_GPIO_Init+0x2e8>)
 8005240:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005244:	6453      	str	r3, [r2, #68]	; 0x44
 8005246:	4b54      	ldr	r3, [pc, #336]	; (8005398 <HAL_GPIO_Init+0x2e8>)
 8005248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800524a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800524e:	60fb      	str	r3, [r7, #12]
 8005250:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005252:	4a52      	ldr	r2, [pc, #328]	; (800539c <HAL_GPIO_Init+0x2ec>)
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	089b      	lsrs	r3, r3, #2
 8005258:	3302      	adds	r3, #2
 800525a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800525e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	f003 0303 	and.w	r3, r3, #3
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	220f      	movs	r2, #15
 800526a:	fa02 f303 	lsl.w	r3, r2, r3
 800526e:	43db      	mvns	r3, r3
 8005270:	69ba      	ldr	r2, [r7, #24]
 8005272:	4013      	ands	r3, r2
 8005274:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a49      	ldr	r2, [pc, #292]	; (80053a0 <HAL_GPIO_Init+0x2f0>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d019      	beq.n	80052b2 <HAL_GPIO_Init+0x202>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a48      	ldr	r2, [pc, #288]	; (80053a4 <HAL_GPIO_Init+0x2f4>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d013      	beq.n	80052ae <HAL_GPIO_Init+0x1fe>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a47      	ldr	r2, [pc, #284]	; (80053a8 <HAL_GPIO_Init+0x2f8>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d00d      	beq.n	80052aa <HAL_GPIO_Init+0x1fa>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a46      	ldr	r2, [pc, #280]	; (80053ac <HAL_GPIO_Init+0x2fc>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d007      	beq.n	80052a6 <HAL_GPIO_Init+0x1f6>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	4a45      	ldr	r2, [pc, #276]	; (80053b0 <HAL_GPIO_Init+0x300>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d101      	bne.n	80052a2 <HAL_GPIO_Init+0x1f2>
 800529e:	2304      	movs	r3, #4
 80052a0:	e008      	b.n	80052b4 <HAL_GPIO_Init+0x204>
 80052a2:	2307      	movs	r3, #7
 80052a4:	e006      	b.n	80052b4 <HAL_GPIO_Init+0x204>
 80052a6:	2303      	movs	r3, #3
 80052a8:	e004      	b.n	80052b4 <HAL_GPIO_Init+0x204>
 80052aa:	2302      	movs	r3, #2
 80052ac:	e002      	b.n	80052b4 <HAL_GPIO_Init+0x204>
 80052ae:	2301      	movs	r3, #1
 80052b0:	e000      	b.n	80052b4 <HAL_GPIO_Init+0x204>
 80052b2:	2300      	movs	r3, #0
 80052b4:	69fa      	ldr	r2, [r7, #28]
 80052b6:	f002 0203 	and.w	r2, r2, #3
 80052ba:	0092      	lsls	r2, r2, #2
 80052bc:	4093      	lsls	r3, r2
 80052be:	69ba      	ldr	r2, [r7, #24]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80052c4:	4935      	ldr	r1, [pc, #212]	; (800539c <HAL_GPIO_Init+0x2ec>)
 80052c6:	69fb      	ldr	r3, [r7, #28]
 80052c8:	089b      	lsrs	r3, r3, #2
 80052ca:	3302      	adds	r3, #2
 80052cc:	69ba      	ldr	r2, [r7, #24]
 80052ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80052d2:	4b38      	ldr	r3, [pc, #224]	; (80053b4 <HAL_GPIO_Init+0x304>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	43db      	mvns	r3, r3
 80052dc:	69ba      	ldr	r2, [r7, #24]
 80052de:	4013      	ands	r3, r2
 80052e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d003      	beq.n	80052f6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80052ee:	69ba      	ldr	r2, [r7, #24]
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80052f6:	4a2f      	ldr	r2, [pc, #188]	; (80053b4 <HAL_GPIO_Init+0x304>)
 80052f8:	69bb      	ldr	r3, [r7, #24]
 80052fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80052fc:	4b2d      	ldr	r3, [pc, #180]	; (80053b4 <HAL_GPIO_Init+0x304>)
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	43db      	mvns	r3, r3
 8005306:	69ba      	ldr	r2, [r7, #24]
 8005308:	4013      	ands	r3, r2
 800530a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d003      	beq.n	8005320 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005318:	69ba      	ldr	r2, [r7, #24]
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	4313      	orrs	r3, r2
 800531e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005320:	4a24      	ldr	r2, [pc, #144]	; (80053b4 <HAL_GPIO_Init+0x304>)
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005326:	4b23      	ldr	r3, [pc, #140]	; (80053b4 <HAL_GPIO_Init+0x304>)
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	43db      	mvns	r3, r3
 8005330:	69ba      	ldr	r2, [r7, #24]
 8005332:	4013      	ands	r3, r2
 8005334:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d003      	beq.n	800534a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005342:	69ba      	ldr	r2, [r7, #24]
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	4313      	orrs	r3, r2
 8005348:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800534a:	4a1a      	ldr	r2, [pc, #104]	; (80053b4 <HAL_GPIO_Init+0x304>)
 800534c:	69bb      	ldr	r3, [r7, #24]
 800534e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005350:	4b18      	ldr	r3, [pc, #96]	; (80053b4 <HAL_GPIO_Init+0x304>)
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	43db      	mvns	r3, r3
 800535a:	69ba      	ldr	r2, [r7, #24]
 800535c:	4013      	ands	r3, r2
 800535e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d003      	beq.n	8005374 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800536c:	69ba      	ldr	r2, [r7, #24]
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	4313      	orrs	r3, r2
 8005372:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005374:	4a0f      	ldr	r2, [pc, #60]	; (80053b4 <HAL_GPIO_Init+0x304>)
 8005376:	69bb      	ldr	r3, [r7, #24]
 8005378:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	3301      	adds	r3, #1
 800537e:	61fb      	str	r3, [r7, #28]
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	2b0f      	cmp	r3, #15
 8005384:	f67f aea2 	bls.w	80050cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005388:	bf00      	nop
 800538a:	bf00      	nop
 800538c:	3724      	adds	r7, #36	; 0x24
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop
 8005398:	40023800 	.word	0x40023800
 800539c:	40013800 	.word	0x40013800
 80053a0:	40020000 	.word	0x40020000
 80053a4:	40020400 	.word	0x40020400
 80053a8:	40020800 	.word	0x40020800
 80053ac:	40020c00 	.word	0x40020c00
 80053b0:	40021000 	.word	0x40021000
 80053b4:	40013c00 	.word	0x40013c00

080053b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d101      	bne.n	80053ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e12b      	b.n	8005622 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d106      	bne.n	80053e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f7ff fa5e 	bl	80048a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2224      	movs	r2, #36	; 0x24
 80053e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f022 0201 	bic.w	r2, r2, #1
 80053fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800540a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800541a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800541c:	f001 fbd8 	bl	8006bd0 <HAL_RCC_GetPCLK1Freq>
 8005420:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	4a81      	ldr	r2, [pc, #516]	; (800562c <HAL_I2C_Init+0x274>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d807      	bhi.n	800543c <HAL_I2C_Init+0x84>
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	4a80      	ldr	r2, [pc, #512]	; (8005630 <HAL_I2C_Init+0x278>)
 8005430:	4293      	cmp	r3, r2
 8005432:	bf94      	ite	ls
 8005434:	2301      	movls	r3, #1
 8005436:	2300      	movhi	r3, #0
 8005438:	b2db      	uxtb	r3, r3
 800543a:	e006      	b.n	800544a <HAL_I2C_Init+0x92>
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	4a7d      	ldr	r2, [pc, #500]	; (8005634 <HAL_I2C_Init+0x27c>)
 8005440:	4293      	cmp	r3, r2
 8005442:	bf94      	ite	ls
 8005444:	2301      	movls	r3, #1
 8005446:	2300      	movhi	r3, #0
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2b00      	cmp	r3, #0
 800544c:	d001      	beq.n	8005452 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e0e7      	b.n	8005622 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	4a78      	ldr	r2, [pc, #480]	; (8005638 <HAL_I2C_Init+0x280>)
 8005456:	fba2 2303 	umull	r2, r3, r2, r3
 800545a:	0c9b      	lsrs	r3, r3, #18
 800545c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68ba      	ldr	r2, [r7, #8]
 800546e:	430a      	orrs	r2, r1
 8005470:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	6a1b      	ldr	r3, [r3, #32]
 8005478:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	4a6a      	ldr	r2, [pc, #424]	; (800562c <HAL_I2C_Init+0x274>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d802      	bhi.n	800548c <HAL_I2C_Init+0xd4>
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	3301      	adds	r3, #1
 800548a:	e009      	b.n	80054a0 <HAL_I2C_Init+0xe8>
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005492:	fb02 f303 	mul.w	r3, r2, r3
 8005496:	4a69      	ldr	r2, [pc, #420]	; (800563c <HAL_I2C_Init+0x284>)
 8005498:	fba2 2303 	umull	r2, r3, r2, r3
 800549c:	099b      	lsrs	r3, r3, #6
 800549e:	3301      	adds	r3, #1
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	6812      	ldr	r2, [r2, #0]
 80054a4:	430b      	orrs	r3, r1
 80054a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	69db      	ldr	r3, [r3, #28]
 80054ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80054b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	495c      	ldr	r1, [pc, #368]	; (800562c <HAL_I2C_Init+0x274>)
 80054bc:	428b      	cmp	r3, r1
 80054be:	d819      	bhi.n	80054f4 <HAL_I2C_Init+0x13c>
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	1e59      	subs	r1, r3, #1
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	005b      	lsls	r3, r3, #1
 80054ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80054ce:	1c59      	adds	r1, r3, #1
 80054d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80054d4:	400b      	ands	r3, r1
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d00a      	beq.n	80054f0 <HAL_I2C_Init+0x138>
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	1e59      	subs	r1, r3, #1
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	005b      	lsls	r3, r3, #1
 80054e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80054e8:	3301      	adds	r3, #1
 80054ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054ee:	e051      	b.n	8005594 <HAL_I2C_Init+0x1dc>
 80054f0:	2304      	movs	r3, #4
 80054f2:	e04f      	b.n	8005594 <HAL_I2C_Init+0x1dc>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d111      	bne.n	8005520 <HAL_I2C_Init+0x168>
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	1e58      	subs	r0, r3, #1
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6859      	ldr	r1, [r3, #4]
 8005504:	460b      	mov	r3, r1
 8005506:	005b      	lsls	r3, r3, #1
 8005508:	440b      	add	r3, r1
 800550a:	fbb0 f3f3 	udiv	r3, r0, r3
 800550e:	3301      	adds	r3, #1
 8005510:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005514:	2b00      	cmp	r3, #0
 8005516:	bf0c      	ite	eq
 8005518:	2301      	moveq	r3, #1
 800551a:	2300      	movne	r3, #0
 800551c:	b2db      	uxtb	r3, r3
 800551e:	e012      	b.n	8005546 <HAL_I2C_Init+0x18e>
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	1e58      	subs	r0, r3, #1
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6859      	ldr	r1, [r3, #4]
 8005528:	460b      	mov	r3, r1
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	440b      	add	r3, r1
 800552e:	0099      	lsls	r1, r3, #2
 8005530:	440b      	add	r3, r1
 8005532:	fbb0 f3f3 	udiv	r3, r0, r3
 8005536:	3301      	adds	r3, #1
 8005538:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800553c:	2b00      	cmp	r3, #0
 800553e:	bf0c      	ite	eq
 8005540:	2301      	moveq	r3, #1
 8005542:	2300      	movne	r3, #0
 8005544:	b2db      	uxtb	r3, r3
 8005546:	2b00      	cmp	r3, #0
 8005548:	d001      	beq.n	800554e <HAL_I2C_Init+0x196>
 800554a:	2301      	movs	r3, #1
 800554c:	e022      	b.n	8005594 <HAL_I2C_Init+0x1dc>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d10e      	bne.n	8005574 <HAL_I2C_Init+0x1bc>
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	1e58      	subs	r0, r3, #1
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6859      	ldr	r1, [r3, #4]
 800555e:	460b      	mov	r3, r1
 8005560:	005b      	lsls	r3, r3, #1
 8005562:	440b      	add	r3, r1
 8005564:	fbb0 f3f3 	udiv	r3, r0, r3
 8005568:	3301      	adds	r3, #1
 800556a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800556e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005572:	e00f      	b.n	8005594 <HAL_I2C_Init+0x1dc>
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	1e58      	subs	r0, r3, #1
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6859      	ldr	r1, [r3, #4]
 800557c:	460b      	mov	r3, r1
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	440b      	add	r3, r1
 8005582:	0099      	lsls	r1, r3, #2
 8005584:	440b      	add	r3, r1
 8005586:	fbb0 f3f3 	udiv	r3, r0, r3
 800558a:	3301      	adds	r3, #1
 800558c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005590:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005594:	6879      	ldr	r1, [r7, #4]
 8005596:	6809      	ldr	r1, [r1, #0]
 8005598:	4313      	orrs	r3, r2
 800559a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	69da      	ldr	r2, [r3, #28]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a1b      	ldr	r3, [r3, #32]
 80055ae:	431a      	orrs	r2, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	430a      	orrs	r2, r1
 80055b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80055c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80055c6:	687a      	ldr	r2, [r7, #4]
 80055c8:	6911      	ldr	r1, [r2, #16]
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	68d2      	ldr	r2, [r2, #12]
 80055ce:	4311      	orrs	r1, r2
 80055d0:	687a      	ldr	r2, [r7, #4]
 80055d2:	6812      	ldr	r2, [r2, #0]
 80055d4:	430b      	orrs	r3, r1
 80055d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	695a      	ldr	r2, [r3, #20]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	699b      	ldr	r3, [r3, #24]
 80055ea:	431a      	orrs	r2, r3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	430a      	orrs	r2, r1
 80055f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f042 0201 	orr.w	r2, r2, #1
 8005602:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2220      	movs	r2, #32
 800560e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3710      	adds	r7, #16
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	000186a0 	.word	0x000186a0
 8005630:	001e847f 	.word	0x001e847f
 8005634:	003d08ff 	.word	0x003d08ff
 8005638:	431bde83 	.word	0x431bde83
 800563c:	10624dd3 	.word	0x10624dd3

08005640 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b088      	sub	sp, #32
 8005644:	af02      	add	r7, sp, #8
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	4608      	mov	r0, r1
 800564a:	4611      	mov	r1, r2
 800564c:	461a      	mov	r2, r3
 800564e:	4603      	mov	r3, r0
 8005650:	817b      	strh	r3, [r7, #10]
 8005652:	460b      	mov	r3, r1
 8005654:	813b      	strh	r3, [r7, #8]
 8005656:	4613      	mov	r3, r2
 8005658:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800565a:	f7ff fb55 	bl	8004d08 <HAL_GetTick>
 800565e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005666:	b2db      	uxtb	r3, r3
 8005668:	2b20      	cmp	r3, #32
 800566a:	f040 80d9 	bne.w	8005820 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	9300      	str	r3, [sp, #0]
 8005672:	2319      	movs	r3, #25
 8005674:	2201      	movs	r2, #1
 8005676:	496d      	ldr	r1, [pc, #436]	; (800582c <HAL_I2C_Mem_Write+0x1ec>)
 8005678:	68f8      	ldr	r0, [r7, #12]
 800567a:	f000 fc7f 	bl	8005f7c <I2C_WaitOnFlagUntilTimeout>
 800567e:	4603      	mov	r3, r0
 8005680:	2b00      	cmp	r3, #0
 8005682:	d001      	beq.n	8005688 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005684:	2302      	movs	r3, #2
 8005686:	e0cc      	b.n	8005822 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800568e:	2b01      	cmp	r3, #1
 8005690:	d101      	bne.n	8005696 <HAL_I2C_Mem_Write+0x56>
 8005692:	2302      	movs	r3, #2
 8005694:	e0c5      	b.n	8005822 <HAL_I2C_Mem_Write+0x1e2>
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2201      	movs	r2, #1
 800569a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d007      	beq.n	80056bc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f042 0201 	orr.w	r2, r2, #1
 80056ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2221      	movs	r2, #33	; 0x21
 80056d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2240      	movs	r2, #64	; 0x40
 80056d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2200      	movs	r2, #0
 80056e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6a3a      	ldr	r2, [r7, #32]
 80056e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80056ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056f2:	b29a      	uxth	r2, r3
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	4a4d      	ldr	r2, [pc, #308]	; (8005830 <HAL_I2C_Mem_Write+0x1f0>)
 80056fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80056fe:	88f8      	ldrh	r0, [r7, #6]
 8005700:	893a      	ldrh	r2, [r7, #8]
 8005702:	8979      	ldrh	r1, [r7, #10]
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	9301      	str	r3, [sp, #4]
 8005708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800570a:	9300      	str	r3, [sp, #0]
 800570c:	4603      	mov	r3, r0
 800570e:	68f8      	ldr	r0, [r7, #12]
 8005710:	f000 fab6 	bl	8005c80 <I2C_RequestMemoryWrite>
 8005714:	4603      	mov	r3, r0
 8005716:	2b00      	cmp	r3, #0
 8005718:	d052      	beq.n	80057c0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e081      	b.n	8005822 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800571e:	697a      	ldr	r2, [r7, #20]
 8005720:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005722:	68f8      	ldr	r0, [r7, #12]
 8005724:	f000 fd00 	bl	8006128 <I2C_WaitOnTXEFlagUntilTimeout>
 8005728:	4603      	mov	r3, r0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d00d      	beq.n	800574a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005732:	2b04      	cmp	r3, #4
 8005734:	d107      	bne.n	8005746 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005744:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e06b      	b.n	8005822 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574e:	781a      	ldrb	r2, [r3, #0]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575a:	1c5a      	adds	r2, r3, #1
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005764:	3b01      	subs	r3, #1
 8005766:	b29a      	uxth	r2, r3
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005770:	b29b      	uxth	r3, r3
 8005772:	3b01      	subs	r3, #1
 8005774:	b29a      	uxth	r2, r3
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	695b      	ldr	r3, [r3, #20]
 8005780:	f003 0304 	and.w	r3, r3, #4
 8005784:	2b04      	cmp	r3, #4
 8005786:	d11b      	bne.n	80057c0 <HAL_I2C_Mem_Write+0x180>
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800578c:	2b00      	cmp	r3, #0
 800578e:	d017      	beq.n	80057c0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005794:	781a      	ldrb	r2, [r3, #0]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a0:	1c5a      	adds	r2, r3, #1
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057aa:	3b01      	subs	r3, #1
 80057ac:	b29a      	uxth	r2, r3
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	3b01      	subs	r3, #1
 80057ba:	b29a      	uxth	r2, r3
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1aa      	bne.n	800571e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057c8:	697a      	ldr	r2, [r7, #20]
 80057ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057cc:	68f8      	ldr	r0, [r7, #12]
 80057ce:	f000 fcec 	bl	80061aa <I2C_WaitOnBTFFlagUntilTimeout>
 80057d2:	4603      	mov	r3, r0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d00d      	beq.n	80057f4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057dc:	2b04      	cmp	r3, #4
 80057de:	d107      	bne.n	80057f0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057ee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	e016      	b.n	8005822 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005802:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2220      	movs	r2, #32
 8005808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2200      	movs	r2, #0
 8005810:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800581c:	2300      	movs	r3, #0
 800581e:	e000      	b.n	8005822 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005820:	2302      	movs	r3, #2
  }
}
 8005822:	4618      	mov	r0, r3
 8005824:	3718      	adds	r7, #24
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	00100002 	.word	0x00100002
 8005830:	ffff0000 	.word	0xffff0000

08005834 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b08c      	sub	sp, #48	; 0x30
 8005838:	af02      	add	r7, sp, #8
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	4608      	mov	r0, r1
 800583e:	4611      	mov	r1, r2
 8005840:	461a      	mov	r2, r3
 8005842:	4603      	mov	r3, r0
 8005844:	817b      	strh	r3, [r7, #10]
 8005846:	460b      	mov	r3, r1
 8005848:	813b      	strh	r3, [r7, #8]
 800584a:	4613      	mov	r3, r2
 800584c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800584e:	f7ff fa5b 	bl	8004d08 <HAL_GetTick>
 8005852:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800585a:	b2db      	uxtb	r3, r3
 800585c:	2b20      	cmp	r3, #32
 800585e:	f040 8208 	bne.w	8005c72 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005864:	9300      	str	r3, [sp, #0]
 8005866:	2319      	movs	r3, #25
 8005868:	2201      	movs	r2, #1
 800586a:	497b      	ldr	r1, [pc, #492]	; (8005a58 <HAL_I2C_Mem_Read+0x224>)
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 fb85 	bl	8005f7c <I2C_WaitOnFlagUntilTimeout>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d001      	beq.n	800587c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005878:	2302      	movs	r3, #2
 800587a:	e1fb      	b.n	8005c74 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005882:	2b01      	cmp	r3, #1
 8005884:	d101      	bne.n	800588a <HAL_I2C_Mem_Read+0x56>
 8005886:	2302      	movs	r3, #2
 8005888:	e1f4      	b.n	8005c74 <HAL_I2C_Mem_Read+0x440>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2201      	movs	r2, #1
 800588e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0301 	and.w	r3, r3, #1
 800589c:	2b01      	cmp	r3, #1
 800589e:	d007      	beq.n	80058b0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f042 0201 	orr.w	r2, r2, #1
 80058ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2222      	movs	r2, #34	; 0x22
 80058c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2240      	movs	r2, #64	; 0x40
 80058cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80058e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	4a5b      	ldr	r2, [pc, #364]	; (8005a5c <HAL_I2C_Mem_Read+0x228>)
 80058f0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80058f2:	88f8      	ldrh	r0, [r7, #6]
 80058f4:	893a      	ldrh	r2, [r7, #8]
 80058f6:	8979      	ldrh	r1, [r7, #10]
 80058f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fa:	9301      	str	r3, [sp, #4]
 80058fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058fe:	9300      	str	r3, [sp, #0]
 8005900:	4603      	mov	r3, r0
 8005902:	68f8      	ldr	r0, [r7, #12]
 8005904:	f000 fa52 	bl	8005dac <I2C_RequestMemoryRead>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d001      	beq.n	8005912 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e1b0      	b.n	8005c74 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005916:	2b00      	cmp	r3, #0
 8005918:	d113      	bne.n	8005942 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800591a:	2300      	movs	r3, #0
 800591c:	623b      	str	r3, [r7, #32]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	695b      	ldr	r3, [r3, #20]
 8005924:	623b      	str	r3, [r7, #32]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	699b      	ldr	r3, [r3, #24]
 800592c:	623b      	str	r3, [r7, #32]
 800592e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800593e:	601a      	str	r2, [r3, #0]
 8005940:	e184      	b.n	8005c4c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005946:	2b01      	cmp	r3, #1
 8005948:	d11b      	bne.n	8005982 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005958:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800595a:	2300      	movs	r3, #0
 800595c:	61fb      	str	r3, [r7, #28]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	695b      	ldr	r3, [r3, #20]
 8005964:	61fb      	str	r3, [r7, #28]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	699b      	ldr	r3, [r3, #24]
 800596c:	61fb      	str	r3, [r7, #28]
 800596e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800597e:	601a      	str	r2, [r3, #0]
 8005980:	e164      	b.n	8005c4c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005986:	2b02      	cmp	r3, #2
 8005988:	d11b      	bne.n	80059c2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005998:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059aa:	2300      	movs	r3, #0
 80059ac:	61bb      	str	r3, [r7, #24]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	695b      	ldr	r3, [r3, #20]
 80059b4:	61bb      	str	r3, [r7, #24]
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	699b      	ldr	r3, [r3, #24]
 80059bc:	61bb      	str	r3, [r7, #24]
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	e144      	b.n	8005c4c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059c2:	2300      	movs	r3, #0
 80059c4:	617b      	str	r3, [r7, #20]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	695b      	ldr	r3, [r3, #20]
 80059cc:	617b      	str	r3, [r7, #20]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	699b      	ldr	r3, [r3, #24]
 80059d4:	617b      	str	r3, [r7, #20]
 80059d6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80059d8:	e138      	b.n	8005c4c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059de:	2b03      	cmp	r3, #3
 80059e0:	f200 80f1 	bhi.w	8005bc6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d123      	bne.n	8005a34 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059ee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80059f0:	68f8      	ldr	r0, [r7, #12]
 80059f2:	f000 fc1b 	bl	800622c <I2C_WaitOnRXNEFlagUntilTimeout>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d001      	beq.n	8005a00 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	e139      	b.n	8005c74 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	691a      	ldr	r2, [r3, #16]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0a:	b2d2      	uxtb	r2, r2
 8005a0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a12:	1c5a      	adds	r2, r3, #1
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a1c:	3b01      	subs	r3, #1
 8005a1e:	b29a      	uxth	r2, r3
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	3b01      	subs	r3, #1
 8005a2c:	b29a      	uxth	r2, r3
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005a32:	e10b      	b.n	8005c4c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d14e      	bne.n	8005ada <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a3e:	9300      	str	r3, [sp, #0]
 8005a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a42:	2200      	movs	r2, #0
 8005a44:	4906      	ldr	r1, [pc, #24]	; (8005a60 <HAL_I2C_Mem_Read+0x22c>)
 8005a46:	68f8      	ldr	r0, [r7, #12]
 8005a48:	f000 fa98 	bl	8005f7c <I2C_WaitOnFlagUntilTimeout>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d008      	beq.n	8005a64 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	e10e      	b.n	8005c74 <HAL_I2C_Mem_Read+0x440>
 8005a56:	bf00      	nop
 8005a58:	00100002 	.word	0x00100002
 8005a5c:	ffff0000 	.word	0xffff0000
 8005a60:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a72:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	691a      	ldr	r2, [r3, #16]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7e:	b2d2      	uxtb	r2, r2
 8005a80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a86:	1c5a      	adds	r2, r3, #1
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a90:	3b01      	subs	r3, #1
 8005a92:	b29a      	uxth	r2, r3
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a9c:	b29b      	uxth	r3, r3
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	b29a      	uxth	r2, r3
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	691a      	ldr	r2, [r3, #16]
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab0:	b2d2      	uxtb	r2, r2
 8005ab2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab8:	1c5a      	adds	r2, r3, #1
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	b29a      	uxth	r2, r3
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	3b01      	subs	r3, #1
 8005ad2:	b29a      	uxth	r2, r3
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005ad8:	e0b8      	b.n	8005c4c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005adc:	9300      	str	r3, [sp, #0]
 8005ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	4966      	ldr	r1, [pc, #408]	; (8005c7c <HAL_I2C_Mem_Read+0x448>)
 8005ae4:	68f8      	ldr	r0, [r7, #12]
 8005ae6:	f000 fa49 	bl	8005f7c <I2C_WaitOnFlagUntilTimeout>
 8005aea:	4603      	mov	r3, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d001      	beq.n	8005af4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	e0bf      	b.n	8005c74 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	691a      	ldr	r2, [r3, #16]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0e:	b2d2      	uxtb	r2, r2
 8005b10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b16:	1c5a      	adds	r2, r3, #1
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b20:	3b01      	subs	r3, #1
 8005b22:	b29a      	uxth	r2, r3
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	3b01      	subs	r3, #1
 8005b30:	b29a      	uxth	r2, r3
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b38:	9300      	str	r3, [sp, #0]
 8005b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	494f      	ldr	r1, [pc, #316]	; (8005c7c <HAL_I2C_Mem_Read+0x448>)
 8005b40:	68f8      	ldr	r0, [r7, #12]
 8005b42:	f000 fa1b 	bl	8005f7c <I2C_WaitOnFlagUntilTimeout>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d001      	beq.n	8005b50 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	e091      	b.n	8005c74 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	691a      	ldr	r2, [r3, #16]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b6a:	b2d2      	uxtb	r2, r2
 8005b6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b72:	1c5a      	adds	r2, r3, #1
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b7c:	3b01      	subs	r3, #1
 8005b7e:	b29a      	uxth	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	3b01      	subs	r3, #1
 8005b8c:	b29a      	uxth	r2, r3
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	691a      	ldr	r2, [r3, #16]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9c:	b2d2      	uxtb	r2, r2
 8005b9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba4:	1c5a      	adds	r2, r3, #1
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bae:	3b01      	subs	r3, #1
 8005bb0:	b29a      	uxth	r2, r3
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	b29a      	uxth	r2, r3
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005bc4:	e042      	b.n	8005c4c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005bc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bc8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f000 fb2e 	bl	800622c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d001      	beq.n	8005bda <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e04c      	b.n	8005c74 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	691a      	ldr	r2, [r3, #16]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be4:	b2d2      	uxtb	r2, r2
 8005be6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bec:	1c5a      	adds	r2, r3, #1
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	b29a      	uxth	r2, r3
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	3b01      	subs	r3, #1
 8005c06:	b29a      	uxth	r2, r3
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	f003 0304 	and.w	r3, r3, #4
 8005c16:	2b04      	cmp	r3, #4
 8005c18:	d118      	bne.n	8005c4c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	691a      	ldr	r2, [r3, #16]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c24:	b2d2      	uxtb	r2, r2
 8005c26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2c:	1c5a      	adds	r2, r3, #1
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c36:	3b01      	subs	r3, #1
 8005c38:	b29a      	uxth	r2, r3
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	3b01      	subs	r3, #1
 8005c46:	b29a      	uxth	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	f47f aec2 	bne.w	80059da <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2220      	movs	r2, #32
 8005c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	e000      	b.n	8005c74 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005c72:	2302      	movs	r3, #2
  }
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3728      	adds	r7, #40	; 0x28
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	00010004 	.word	0x00010004

08005c80 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b088      	sub	sp, #32
 8005c84:	af02      	add	r7, sp, #8
 8005c86:	60f8      	str	r0, [r7, #12]
 8005c88:	4608      	mov	r0, r1
 8005c8a:	4611      	mov	r1, r2
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	4603      	mov	r3, r0
 8005c90:	817b      	strh	r3, [r7, #10]
 8005c92:	460b      	mov	r3, r1
 8005c94:	813b      	strh	r3, [r7, #8]
 8005c96:	4613      	mov	r3, r2
 8005c98:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ca8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cac:	9300      	str	r3, [sp, #0]
 8005cae:	6a3b      	ldr	r3, [r7, #32]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005cb6:	68f8      	ldr	r0, [r7, #12]
 8005cb8:	f000 f960 	bl	8005f7c <I2C_WaitOnFlagUntilTimeout>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d00d      	beq.n	8005cde <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ccc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cd0:	d103      	bne.n	8005cda <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cd8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e05f      	b.n	8005d9e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005cde:	897b      	ldrh	r3, [r7, #10]
 8005ce0:	b2db      	uxtb	r3, r3
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005cec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf0:	6a3a      	ldr	r2, [r7, #32]
 8005cf2:	492d      	ldr	r1, [pc, #180]	; (8005da8 <I2C_RequestMemoryWrite+0x128>)
 8005cf4:	68f8      	ldr	r0, [r7, #12]
 8005cf6:	f000 f998 	bl	800602a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d001      	beq.n	8005d04 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e04c      	b.n	8005d9e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d04:	2300      	movs	r3, #0
 8005d06:	617b      	str	r3, [r7, #20]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	695b      	ldr	r3, [r3, #20]
 8005d0e:	617b      	str	r3, [r7, #20]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	699b      	ldr	r3, [r3, #24]
 8005d16:	617b      	str	r3, [r7, #20]
 8005d18:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d1c:	6a39      	ldr	r1, [r7, #32]
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f000 fa02 	bl	8006128 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00d      	beq.n	8005d46 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2e:	2b04      	cmp	r3, #4
 8005d30:	d107      	bne.n	8005d42 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d40:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	e02b      	b.n	8005d9e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d46:	88fb      	ldrh	r3, [r7, #6]
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d105      	bne.n	8005d58 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d4c:	893b      	ldrh	r3, [r7, #8]
 8005d4e:	b2da      	uxtb	r2, r3
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	611a      	str	r2, [r3, #16]
 8005d56:	e021      	b.n	8005d9c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d58:	893b      	ldrh	r3, [r7, #8]
 8005d5a:	0a1b      	lsrs	r3, r3, #8
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	b2da      	uxtb	r2, r3
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d68:	6a39      	ldr	r1, [r7, #32]
 8005d6a:	68f8      	ldr	r0, [r7, #12]
 8005d6c:	f000 f9dc 	bl	8006128 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d00d      	beq.n	8005d92 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d7a:	2b04      	cmp	r3, #4
 8005d7c:	d107      	bne.n	8005d8e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d8c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e005      	b.n	8005d9e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d92:	893b      	ldrh	r3, [r7, #8]
 8005d94:	b2da      	uxtb	r2, r3
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005d9c:	2300      	movs	r3, #0
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3718      	adds	r7, #24
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	00010002 	.word	0x00010002

08005dac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b088      	sub	sp, #32
 8005db0:	af02      	add	r7, sp, #8
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	4608      	mov	r0, r1
 8005db6:	4611      	mov	r1, r2
 8005db8:	461a      	mov	r2, r3
 8005dba:	4603      	mov	r3, r0
 8005dbc:	817b      	strh	r3, [r7, #10]
 8005dbe:	460b      	mov	r3, r1
 8005dc0:	813b      	strh	r3, [r7, #8]
 8005dc2:	4613      	mov	r3, r2
 8005dc4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005dd4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005de4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de8:	9300      	str	r3, [sp, #0]
 8005dea:	6a3b      	ldr	r3, [r7, #32]
 8005dec:	2200      	movs	r2, #0
 8005dee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005df2:	68f8      	ldr	r0, [r7, #12]
 8005df4:	f000 f8c2 	bl	8005f7c <I2C_WaitOnFlagUntilTimeout>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d00d      	beq.n	8005e1a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e0c:	d103      	bne.n	8005e16 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e14:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e0aa      	b.n	8005f70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e1a:	897b      	ldrh	r3, [r7, #10]
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	461a      	mov	r2, r3
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005e28:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e2c:	6a3a      	ldr	r2, [r7, #32]
 8005e2e:	4952      	ldr	r1, [pc, #328]	; (8005f78 <I2C_RequestMemoryRead+0x1cc>)
 8005e30:	68f8      	ldr	r0, [r7, #12]
 8005e32:	f000 f8fa 	bl	800602a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e36:	4603      	mov	r3, r0
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d001      	beq.n	8005e40 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e097      	b.n	8005f70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e40:	2300      	movs	r3, #0
 8005e42:	617b      	str	r3, [r7, #20]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	695b      	ldr	r3, [r3, #20]
 8005e4a:	617b      	str	r3, [r7, #20]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	699b      	ldr	r3, [r3, #24]
 8005e52:	617b      	str	r3, [r7, #20]
 8005e54:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e58:	6a39      	ldr	r1, [r7, #32]
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f000 f964 	bl	8006128 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d00d      	beq.n	8005e82 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e6a:	2b04      	cmp	r3, #4
 8005e6c:	d107      	bne.n	8005e7e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e7c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e076      	b.n	8005f70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e82:	88fb      	ldrh	r3, [r7, #6]
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d105      	bne.n	8005e94 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e88:	893b      	ldrh	r3, [r7, #8]
 8005e8a:	b2da      	uxtb	r2, r3
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	611a      	str	r2, [r3, #16]
 8005e92:	e021      	b.n	8005ed8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e94:	893b      	ldrh	r3, [r7, #8]
 8005e96:	0a1b      	lsrs	r3, r3, #8
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	b2da      	uxtb	r2, r3
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ea2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ea4:	6a39      	ldr	r1, [r7, #32]
 8005ea6:	68f8      	ldr	r0, [r7, #12]
 8005ea8:	f000 f93e 	bl	8006128 <I2C_WaitOnTXEFlagUntilTimeout>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00d      	beq.n	8005ece <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb6:	2b04      	cmp	r3, #4
 8005eb8:	d107      	bne.n	8005eca <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ec8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e050      	b.n	8005f70 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ece:	893b      	ldrh	r3, [r7, #8]
 8005ed0:	b2da      	uxtb	r2, r3
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ed8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eda:	6a39      	ldr	r1, [r7, #32]
 8005edc:	68f8      	ldr	r0, [r7, #12]
 8005ede:	f000 f923 	bl	8006128 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d00d      	beq.n	8005f04 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eec:	2b04      	cmp	r3, #4
 8005eee:	d107      	bne.n	8005f00 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005efe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e035      	b.n	8005f70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f12:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f16:	9300      	str	r3, [sp, #0]
 8005f18:	6a3b      	ldr	r3, [r7, #32]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005f20:	68f8      	ldr	r0, [r7, #12]
 8005f22:	f000 f82b 	bl	8005f7c <I2C_WaitOnFlagUntilTimeout>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d00d      	beq.n	8005f48 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f3a:	d103      	bne.n	8005f44 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f42:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e013      	b.n	8005f70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005f48:	897b      	ldrh	r3, [r7, #10]
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	f043 0301 	orr.w	r3, r3, #1
 8005f50:	b2da      	uxtb	r2, r3
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5a:	6a3a      	ldr	r2, [r7, #32]
 8005f5c:	4906      	ldr	r1, [pc, #24]	; (8005f78 <I2C_RequestMemoryRead+0x1cc>)
 8005f5e:	68f8      	ldr	r0, [r7, #12]
 8005f60:	f000 f863 	bl	800602a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f64:	4603      	mov	r3, r0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d001      	beq.n	8005f6e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e000      	b.n	8005f70 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005f6e:	2300      	movs	r3, #0
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3718      	adds	r7, #24
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}
 8005f78:	00010002 	.word	0x00010002

08005f7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b084      	sub	sp, #16
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	60f8      	str	r0, [r7, #12]
 8005f84:	60b9      	str	r1, [r7, #8]
 8005f86:	603b      	str	r3, [r7, #0]
 8005f88:	4613      	mov	r3, r2
 8005f8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f8c:	e025      	b.n	8005fda <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f94:	d021      	beq.n	8005fda <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f96:	f7fe feb7 	bl	8004d08 <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	683a      	ldr	r2, [r7, #0]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d302      	bcc.n	8005fac <I2C_WaitOnFlagUntilTimeout+0x30>
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d116      	bne.n	8005fda <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2220      	movs	r2, #32
 8005fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc6:	f043 0220 	orr.w	r2, r3, #32
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e023      	b.n	8006022 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	0c1b      	lsrs	r3, r3, #16
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d10d      	bne.n	8006000 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	695b      	ldr	r3, [r3, #20]
 8005fea:	43da      	mvns	r2, r3
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	4013      	ands	r3, r2
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	bf0c      	ite	eq
 8005ff6:	2301      	moveq	r3, #1
 8005ff8:	2300      	movne	r3, #0
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	e00c      	b.n	800601a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	699b      	ldr	r3, [r3, #24]
 8006006:	43da      	mvns	r2, r3
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	4013      	ands	r3, r2
 800600c:	b29b      	uxth	r3, r3
 800600e:	2b00      	cmp	r3, #0
 8006010:	bf0c      	ite	eq
 8006012:	2301      	moveq	r3, #1
 8006014:	2300      	movne	r3, #0
 8006016:	b2db      	uxtb	r3, r3
 8006018:	461a      	mov	r2, r3
 800601a:	79fb      	ldrb	r3, [r7, #7]
 800601c:	429a      	cmp	r2, r3
 800601e:	d0b6      	beq.n	8005f8e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006020:	2300      	movs	r3, #0
}
 8006022:	4618      	mov	r0, r3
 8006024:	3710      	adds	r7, #16
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}

0800602a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800602a:	b580      	push	{r7, lr}
 800602c:	b084      	sub	sp, #16
 800602e:	af00      	add	r7, sp, #0
 8006030:	60f8      	str	r0, [r7, #12]
 8006032:	60b9      	str	r1, [r7, #8]
 8006034:	607a      	str	r2, [r7, #4]
 8006036:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006038:	e051      	b.n	80060de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	695b      	ldr	r3, [r3, #20]
 8006040:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006044:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006048:	d123      	bne.n	8006092 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006058:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006062:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2200      	movs	r2, #0
 8006068:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2220      	movs	r2, #32
 800606e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800607e:	f043 0204 	orr.w	r2, r3, #4
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2200      	movs	r2, #0
 800608a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	e046      	b.n	8006120 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006098:	d021      	beq.n	80060de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800609a:	f7fe fe35 	bl	8004d08 <HAL_GetTick>
 800609e:	4602      	mov	r2, r0
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	1ad3      	subs	r3, r2, r3
 80060a4:	687a      	ldr	r2, [r7, #4]
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d302      	bcc.n	80060b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d116      	bne.n	80060de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2220      	movs	r2, #32
 80060ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ca:	f043 0220 	orr.w	r2, r3, #32
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e020      	b.n	8006120 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	0c1b      	lsrs	r3, r3, #16
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d10c      	bne.n	8006102 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	695b      	ldr	r3, [r3, #20]
 80060ee:	43da      	mvns	r2, r3
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	4013      	ands	r3, r2
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	bf14      	ite	ne
 80060fa:	2301      	movne	r3, #1
 80060fc:	2300      	moveq	r3, #0
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	e00b      	b.n	800611a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	699b      	ldr	r3, [r3, #24]
 8006108:	43da      	mvns	r2, r3
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	4013      	ands	r3, r2
 800610e:	b29b      	uxth	r3, r3
 8006110:	2b00      	cmp	r3, #0
 8006112:	bf14      	ite	ne
 8006114:	2301      	movne	r3, #1
 8006116:	2300      	moveq	r3, #0
 8006118:	b2db      	uxtb	r3, r3
 800611a:	2b00      	cmp	r3, #0
 800611c:	d18d      	bne.n	800603a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800611e:	2300      	movs	r3, #0
}
 8006120:	4618      	mov	r0, r3
 8006122:	3710      	adds	r7, #16
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	60f8      	str	r0, [r7, #12]
 8006130:	60b9      	str	r1, [r7, #8]
 8006132:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006134:	e02d      	b.n	8006192 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006136:	68f8      	ldr	r0, [r7, #12]
 8006138:	f000 f8ce 	bl	80062d8 <I2C_IsAcknowledgeFailed>
 800613c:	4603      	mov	r3, r0
 800613e:	2b00      	cmp	r3, #0
 8006140:	d001      	beq.n	8006146 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e02d      	b.n	80061a2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800614c:	d021      	beq.n	8006192 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800614e:	f7fe fddb 	bl	8004d08 <HAL_GetTick>
 8006152:	4602      	mov	r2, r0
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	1ad3      	subs	r3, r2, r3
 8006158:	68ba      	ldr	r2, [r7, #8]
 800615a:	429a      	cmp	r2, r3
 800615c:	d302      	bcc.n	8006164 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d116      	bne.n	8006192 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2220      	movs	r2, #32
 800616e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617e:	f043 0220 	orr.w	r2, r3, #32
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2200      	movs	r2, #0
 800618a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e007      	b.n	80061a2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	695b      	ldr	r3, [r3, #20]
 8006198:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800619c:	2b80      	cmp	r3, #128	; 0x80
 800619e:	d1ca      	bne.n	8006136 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}

080061aa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061aa:	b580      	push	{r7, lr}
 80061ac:	b084      	sub	sp, #16
 80061ae:	af00      	add	r7, sp, #0
 80061b0:	60f8      	str	r0, [r7, #12]
 80061b2:	60b9      	str	r1, [r7, #8]
 80061b4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80061b6:	e02d      	b.n	8006214 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80061b8:	68f8      	ldr	r0, [r7, #12]
 80061ba:	f000 f88d 	bl	80062d8 <I2C_IsAcknowledgeFailed>
 80061be:	4603      	mov	r3, r0
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d001      	beq.n	80061c8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80061c4:	2301      	movs	r3, #1
 80061c6:	e02d      	b.n	8006224 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ce:	d021      	beq.n	8006214 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061d0:	f7fe fd9a 	bl	8004d08 <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d302      	bcc.n	80061e6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d116      	bne.n	8006214 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2200      	movs	r2, #0
 80061ea:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2220      	movs	r2, #32
 80061f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2200      	movs	r2, #0
 80061f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006200:	f043 0220 	orr.w	r2, r3, #32
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2200      	movs	r2, #0
 800620c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e007      	b.n	8006224 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	695b      	ldr	r3, [r3, #20]
 800621a:	f003 0304 	and.w	r3, r3, #4
 800621e:	2b04      	cmp	r3, #4
 8006220:	d1ca      	bne.n	80061b8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006222:	2300      	movs	r3, #0
}
 8006224:	4618      	mov	r0, r3
 8006226:	3710      	adds	r7, #16
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	60b9      	str	r1, [r7, #8]
 8006236:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006238:	e042      	b.n	80062c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	695b      	ldr	r3, [r3, #20]
 8006240:	f003 0310 	and.w	r3, r3, #16
 8006244:	2b10      	cmp	r3, #16
 8006246:	d119      	bne.n	800627c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f06f 0210 	mvn.w	r2, #16
 8006250:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2220      	movs	r2, #32
 800625c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2200      	movs	r2, #0
 8006264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e029      	b.n	80062d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800627c:	f7fe fd44 	bl	8004d08 <HAL_GetTick>
 8006280:	4602      	mov	r2, r0
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	1ad3      	subs	r3, r2, r3
 8006286:	68ba      	ldr	r2, [r7, #8]
 8006288:	429a      	cmp	r2, r3
 800628a:	d302      	bcc.n	8006292 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d116      	bne.n	80062c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2200      	movs	r2, #0
 8006296:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2220      	movs	r2, #32
 800629c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ac:	f043 0220 	orr.w	r2, r3, #32
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e007      	b.n	80062d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	695b      	ldr	r3, [r3, #20]
 80062c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ca:	2b40      	cmp	r3, #64	; 0x40
 80062cc:	d1b5      	bne.n	800623a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80062ce:	2300      	movs	r3, #0
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3710      	adds	r7, #16
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}

080062d8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	695b      	ldr	r3, [r3, #20]
 80062e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80062ee:	d11b      	bne.n	8006328 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80062f8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2220      	movs	r2, #32
 8006304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006314:	f043 0204 	orr.w	r2, r3, #4
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e000      	b.n	800632a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	370c      	adds	r7, #12
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr
	...

08006338 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b086      	sub	sp, #24
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d101      	bne.n	800634a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	e264      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0301 	and.w	r3, r3, #1
 8006352:	2b00      	cmp	r3, #0
 8006354:	d075      	beq.n	8006442 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006356:	4ba3      	ldr	r3, [pc, #652]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	f003 030c 	and.w	r3, r3, #12
 800635e:	2b04      	cmp	r3, #4
 8006360:	d00c      	beq.n	800637c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006362:	4ba0      	ldr	r3, [pc, #640]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800636a:	2b08      	cmp	r3, #8
 800636c:	d112      	bne.n	8006394 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800636e:	4b9d      	ldr	r3, [pc, #628]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006376:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800637a:	d10b      	bne.n	8006394 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800637c:	4b99      	ldr	r3, [pc, #612]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d05b      	beq.n	8006440 <HAL_RCC_OscConfig+0x108>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d157      	bne.n	8006440 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e23f      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800639c:	d106      	bne.n	80063ac <HAL_RCC_OscConfig+0x74>
 800639e:	4b91      	ldr	r3, [pc, #580]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a90      	ldr	r2, [pc, #576]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80063a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063a8:	6013      	str	r3, [r2, #0]
 80063aa:	e01d      	b.n	80063e8 <HAL_RCC_OscConfig+0xb0>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80063b4:	d10c      	bne.n	80063d0 <HAL_RCC_OscConfig+0x98>
 80063b6:	4b8b      	ldr	r3, [pc, #556]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a8a      	ldr	r2, [pc, #552]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80063bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063c0:	6013      	str	r3, [r2, #0]
 80063c2:	4b88      	ldr	r3, [pc, #544]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a87      	ldr	r2, [pc, #540]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80063c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063cc:	6013      	str	r3, [r2, #0]
 80063ce:	e00b      	b.n	80063e8 <HAL_RCC_OscConfig+0xb0>
 80063d0:	4b84      	ldr	r3, [pc, #528]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a83      	ldr	r2, [pc, #524]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80063d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063da:	6013      	str	r3, [r2, #0]
 80063dc:	4b81      	ldr	r3, [pc, #516]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a80      	ldr	r2, [pc, #512]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80063e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d013      	beq.n	8006418 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063f0:	f7fe fc8a 	bl	8004d08 <HAL_GetTick>
 80063f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063f6:	e008      	b.n	800640a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063f8:	f7fe fc86 	bl	8004d08 <HAL_GetTick>
 80063fc:	4602      	mov	r2, r0
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	1ad3      	subs	r3, r2, r3
 8006402:	2b64      	cmp	r3, #100	; 0x64
 8006404:	d901      	bls.n	800640a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006406:	2303      	movs	r3, #3
 8006408:	e204      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800640a:	4b76      	ldr	r3, [pc, #472]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006412:	2b00      	cmp	r3, #0
 8006414:	d0f0      	beq.n	80063f8 <HAL_RCC_OscConfig+0xc0>
 8006416:	e014      	b.n	8006442 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006418:	f7fe fc76 	bl	8004d08 <HAL_GetTick>
 800641c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800641e:	e008      	b.n	8006432 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006420:	f7fe fc72 	bl	8004d08 <HAL_GetTick>
 8006424:	4602      	mov	r2, r0
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	2b64      	cmp	r3, #100	; 0x64
 800642c:	d901      	bls.n	8006432 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	e1f0      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006432:	4b6c      	ldr	r3, [pc, #432]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800643a:	2b00      	cmp	r3, #0
 800643c:	d1f0      	bne.n	8006420 <HAL_RCC_OscConfig+0xe8>
 800643e:	e000      	b.n	8006442 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006440:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f003 0302 	and.w	r3, r3, #2
 800644a:	2b00      	cmp	r3, #0
 800644c:	d063      	beq.n	8006516 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800644e:	4b65      	ldr	r3, [pc, #404]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	f003 030c 	and.w	r3, r3, #12
 8006456:	2b00      	cmp	r3, #0
 8006458:	d00b      	beq.n	8006472 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800645a:	4b62      	ldr	r3, [pc, #392]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006462:	2b08      	cmp	r3, #8
 8006464:	d11c      	bne.n	80064a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006466:	4b5f      	ldr	r3, [pc, #380]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800646e:	2b00      	cmp	r3, #0
 8006470:	d116      	bne.n	80064a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006472:	4b5c      	ldr	r3, [pc, #368]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f003 0302 	and.w	r3, r3, #2
 800647a:	2b00      	cmp	r3, #0
 800647c:	d005      	beq.n	800648a <HAL_RCC_OscConfig+0x152>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	2b01      	cmp	r3, #1
 8006484:	d001      	beq.n	800648a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006486:	2301      	movs	r3, #1
 8006488:	e1c4      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800648a:	4b56      	ldr	r3, [pc, #344]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	00db      	lsls	r3, r3, #3
 8006498:	4952      	ldr	r1, [pc, #328]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 800649a:	4313      	orrs	r3, r2
 800649c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800649e:	e03a      	b.n	8006516 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d020      	beq.n	80064ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064a8:	4b4f      	ldr	r3, [pc, #316]	; (80065e8 <HAL_RCC_OscConfig+0x2b0>)
 80064aa:	2201      	movs	r2, #1
 80064ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064ae:	f7fe fc2b 	bl	8004d08 <HAL_GetTick>
 80064b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064b4:	e008      	b.n	80064c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064b6:	f7fe fc27 	bl	8004d08 <HAL_GetTick>
 80064ba:	4602      	mov	r2, r0
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	1ad3      	subs	r3, r2, r3
 80064c0:	2b02      	cmp	r3, #2
 80064c2:	d901      	bls.n	80064c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80064c4:	2303      	movs	r3, #3
 80064c6:	e1a5      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064c8:	4b46      	ldr	r3, [pc, #280]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f003 0302 	and.w	r3, r3, #2
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d0f0      	beq.n	80064b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064d4:	4b43      	ldr	r3, [pc, #268]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	691b      	ldr	r3, [r3, #16]
 80064e0:	00db      	lsls	r3, r3, #3
 80064e2:	4940      	ldr	r1, [pc, #256]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80064e4:	4313      	orrs	r3, r2
 80064e6:	600b      	str	r3, [r1, #0]
 80064e8:	e015      	b.n	8006516 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064ea:	4b3f      	ldr	r3, [pc, #252]	; (80065e8 <HAL_RCC_OscConfig+0x2b0>)
 80064ec:	2200      	movs	r2, #0
 80064ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064f0:	f7fe fc0a 	bl	8004d08 <HAL_GetTick>
 80064f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064f6:	e008      	b.n	800650a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064f8:	f7fe fc06 	bl	8004d08 <HAL_GetTick>
 80064fc:	4602      	mov	r2, r0
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	1ad3      	subs	r3, r2, r3
 8006502:	2b02      	cmp	r3, #2
 8006504:	d901      	bls.n	800650a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006506:	2303      	movs	r3, #3
 8006508:	e184      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800650a:	4b36      	ldr	r3, [pc, #216]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 0302 	and.w	r3, r3, #2
 8006512:	2b00      	cmp	r3, #0
 8006514:	d1f0      	bne.n	80064f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f003 0308 	and.w	r3, r3, #8
 800651e:	2b00      	cmp	r3, #0
 8006520:	d030      	beq.n	8006584 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	695b      	ldr	r3, [r3, #20]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d016      	beq.n	8006558 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800652a:	4b30      	ldr	r3, [pc, #192]	; (80065ec <HAL_RCC_OscConfig+0x2b4>)
 800652c:	2201      	movs	r2, #1
 800652e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006530:	f7fe fbea 	bl	8004d08 <HAL_GetTick>
 8006534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006536:	e008      	b.n	800654a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006538:	f7fe fbe6 	bl	8004d08 <HAL_GetTick>
 800653c:	4602      	mov	r2, r0
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	1ad3      	subs	r3, r2, r3
 8006542:	2b02      	cmp	r3, #2
 8006544:	d901      	bls.n	800654a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006546:	2303      	movs	r3, #3
 8006548:	e164      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800654a:	4b26      	ldr	r3, [pc, #152]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 800654c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800654e:	f003 0302 	and.w	r3, r3, #2
 8006552:	2b00      	cmp	r3, #0
 8006554:	d0f0      	beq.n	8006538 <HAL_RCC_OscConfig+0x200>
 8006556:	e015      	b.n	8006584 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006558:	4b24      	ldr	r3, [pc, #144]	; (80065ec <HAL_RCC_OscConfig+0x2b4>)
 800655a:	2200      	movs	r2, #0
 800655c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800655e:	f7fe fbd3 	bl	8004d08 <HAL_GetTick>
 8006562:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006564:	e008      	b.n	8006578 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006566:	f7fe fbcf 	bl	8004d08 <HAL_GetTick>
 800656a:	4602      	mov	r2, r0
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	2b02      	cmp	r3, #2
 8006572:	d901      	bls.n	8006578 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e14d      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006578:	4b1a      	ldr	r3, [pc, #104]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 800657a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800657c:	f003 0302 	and.w	r3, r3, #2
 8006580:	2b00      	cmp	r3, #0
 8006582:	d1f0      	bne.n	8006566 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f003 0304 	and.w	r3, r3, #4
 800658c:	2b00      	cmp	r3, #0
 800658e:	f000 80a0 	beq.w	80066d2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006592:	2300      	movs	r3, #0
 8006594:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006596:	4b13      	ldr	r3, [pc, #76]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 8006598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d10f      	bne.n	80065c2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065a2:	2300      	movs	r3, #0
 80065a4:	60bb      	str	r3, [r7, #8]
 80065a6:	4b0f      	ldr	r3, [pc, #60]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80065a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065aa:	4a0e      	ldr	r2, [pc, #56]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80065ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065b0:	6413      	str	r3, [r2, #64]	; 0x40
 80065b2:	4b0c      	ldr	r3, [pc, #48]	; (80065e4 <HAL_RCC_OscConfig+0x2ac>)
 80065b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065ba:	60bb      	str	r3, [r7, #8]
 80065bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065be:	2301      	movs	r3, #1
 80065c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065c2:	4b0b      	ldr	r3, [pc, #44]	; (80065f0 <HAL_RCC_OscConfig+0x2b8>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d121      	bne.n	8006612 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065ce:	4b08      	ldr	r3, [pc, #32]	; (80065f0 <HAL_RCC_OscConfig+0x2b8>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a07      	ldr	r2, [pc, #28]	; (80065f0 <HAL_RCC_OscConfig+0x2b8>)
 80065d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065da:	f7fe fb95 	bl	8004d08 <HAL_GetTick>
 80065de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065e0:	e011      	b.n	8006606 <HAL_RCC_OscConfig+0x2ce>
 80065e2:	bf00      	nop
 80065e4:	40023800 	.word	0x40023800
 80065e8:	42470000 	.word	0x42470000
 80065ec:	42470e80 	.word	0x42470e80
 80065f0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065f4:	f7fe fb88 	bl	8004d08 <HAL_GetTick>
 80065f8:	4602      	mov	r2, r0
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	1ad3      	subs	r3, r2, r3
 80065fe:	2b02      	cmp	r3, #2
 8006600:	d901      	bls.n	8006606 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006602:	2303      	movs	r3, #3
 8006604:	e106      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006606:	4b85      	ldr	r3, [pc, #532]	; (800681c <HAL_RCC_OscConfig+0x4e4>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800660e:	2b00      	cmp	r3, #0
 8006610:	d0f0      	beq.n	80065f4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	2b01      	cmp	r3, #1
 8006618:	d106      	bne.n	8006628 <HAL_RCC_OscConfig+0x2f0>
 800661a:	4b81      	ldr	r3, [pc, #516]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 800661c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800661e:	4a80      	ldr	r2, [pc, #512]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 8006620:	f043 0301 	orr.w	r3, r3, #1
 8006624:	6713      	str	r3, [r2, #112]	; 0x70
 8006626:	e01c      	b.n	8006662 <HAL_RCC_OscConfig+0x32a>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	2b05      	cmp	r3, #5
 800662e:	d10c      	bne.n	800664a <HAL_RCC_OscConfig+0x312>
 8006630:	4b7b      	ldr	r3, [pc, #492]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 8006632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006634:	4a7a      	ldr	r2, [pc, #488]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 8006636:	f043 0304 	orr.w	r3, r3, #4
 800663a:	6713      	str	r3, [r2, #112]	; 0x70
 800663c:	4b78      	ldr	r3, [pc, #480]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 800663e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006640:	4a77      	ldr	r2, [pc, #476]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 8006642:	f043 0301 	orr.w	r3, r3, #1
 8006646:	6713      	str	r3, [r2, #112]	; 0x70
 8006648:	e00b      	b.n	8006662 <HAL_RCC_OscConfig+0x32a>
 800664a:	4b75      	ldr	r3, [pc, #468]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 800664c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800664e:	4a74      	ldr	r2, [pc, #464]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 8006650:	f023 0301 	bic.w	r3, r3, #1
 8006654:	6713      	str	r3, [r2, #112]	; 0x70
 8006656:	4b72      	ldr	r3, [pc, #456]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 8006658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800665a:	4a71      	ldr	r2, [pc, #452]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 800665c:	f023 0304 	bic.w	r3, r3, #4
 8006660:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d015      	beq.n	8006696 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800666a:	f7fe fb4d 	bl	8004d08 <HAL_GetTick>
 800666e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006670:	e00a      	b.n	8006688 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006672:	f7fe fb49 	bl	8004d08 <HAL_GetTick>
 8006676:	4602      	mov	r2, r0
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	1ad3      	subs	r3, r2, r3
 800667c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006680:	4293      	cmp	r3, r2
 8006682:	d901      	bls.n	8006688 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006684:	2303      	movs	r3, #3
 8006686:	e0c5      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006688:	4b65      	ldr	r3, [pc, #404]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 800668a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800668c:	f003 0302 	and.w	r3, r3, #2
 8006690:	2b00      	cmp	r3, #0
 8006692:	d0ee      	beq.n	8006672 <HAL_RCC_OscConfig+0x33a>
 8006694:	e014      	b.n	80066c0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006696:	f7fe fb37 	bl	8004d08 <HAL_GetTick>
 800669a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800669c:	e00a      	b.n	80066b4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800669e:	f7fe fb33 	bl	8004d08 <HAL_GetTick>
 80066a2:	4602      	mov	r2, r0
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	1ad3      	subs	r3, r2, r3
 80066a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d901      	bls.n	80066b4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e0af      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066b4:	4b5a      	ldr	r3, [pc, #360]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 80066b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066b8:	f003 0302 	and.w	r3, r3, #2
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d1ee      	bne.n	800669e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80066c0:	7dfb      	ldrb	r3, [r7, #23]
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d105      	bne.n	80066d2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066c6:	4b56      	ldr	r3, [pc, #344]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 80066c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ca:	4a55      	ldr	r2, [pc, #340]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 80066cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066d0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	699b      	ldr	r3, [r3, #24]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	f000 809b 	beq.w	8006812 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80066dc:	4b50      	ldr	r3, [pc, #320]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	f003 030c 	and.w	r3, r3, #12
 80066e4:	2b08      	cmp	r3, #8
 80066e6:	d05c      	beq.n	80067a2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	699b      	ldr	r3, [r3, #24]
 80066ec:	2b02      	cmp	r3, #2
 80066ee:	d141      	bne.n	8006774 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066f0:	4b4c      	ldr	r3, [pc, #304]	; (8006824 <HAL_RCC_OscConfig+0x4ec>)
 80066f2:	2200      	movs	r2, #0
 80066f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066f6:	f7fe fb07 	bl	8004d08 <HAL_GetTick>
 80066fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066fc:	e008      	b.n	8006710 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066fe:	f7fe fb03 	bl	8004d08 <HAL_GetTick>
 8006702:	4602      	mov	r2, r0
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	1ad3      	subs	r3, r2, r3
 8006708:	2b02      	cmp	r3, #2
 800670a:	d901      	bls.n	8006710 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800670c:	2303      	movs	r3, #3
 800670e:	e081      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006710:	4b43      	ldr	r3, [pc, #268]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006718:	2b00      	cmp	r3, #0
 800671a:	d1f0      	bne.n	80066fe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	69da      	ldr	r2, [r3, #28]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6a1b      	ldr	r3, [r3, #32]
 8006724:	431a      	orrs	r2, r3
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672a:	019b      	lsls	r3, r3, #6
 800672c:	431a      	orrs	r2, r3
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006732:	085b      	lsrs	r3, r3, #1
 8006734:	3b01      	subs	r3, #1
 8006736:	041b      	lsls	r3, r3, #16
 8006738:	431a      	orrs	r2, r3
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800673e:	061b      	lsls	r3, r3, #24
 8006740:	4937      	ldr	r1, [pc, #220]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 8006742:	4313      	orrs	r3, r2
 8006744:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006746:	4b37      	ldr	r3, [pc, #220]	; (8006824 <HAL_RCC_OscConfig+0x4ec>)
 8006748:	2201      	movs	r2, #1
 800674a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800674c:	f7fe fadc 	bl	8004d08 <HAL_GetTick>
 8006750:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006752:	e008      	b.n	8006766 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006754:	f7fe fad8 	bl	8004d08 <HAL_GetTick>
 8006758:	4602      	mov	r2, r0
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	1ad3      	subs	r3, r2, r3
 800675e:	2b02      	cmp	r3, #2
 8006760:	d901      	bls.n	8006766 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006762:	2303      	movs	r3, #3
 8006764:	e056      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006766:	4b2e      	ldr	r3, [pc, #184]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d0f0      	beq.n	8006754 <HAL_RCC_OscConfig+0x41c>
 8006772:	e04e      	b.n	8006812 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006774:	4b2b      	ldr	r3, [pc, #172]	; (8006824 <HAL_RCC_OscConfig+0x4ec>)
 8006776:	2200      	movs	r2, #0
 8006778:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800677a:	f7fe fac5 	bl	8004d08 <HAL_GetTick>
 800677e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006780:	e008      	b.n	8006794 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006782:	f7fe fac1 	bl	8004d08 <HAL_GetTick>
 8006786:	4602      	mov	r2, r0
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	2b02      	cmp	r3, #2
 800678e:	d901      	bls.n	8006794 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006790:	2303      	movs	r3, #3
 8006792:	e03f      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006794:	4b22      	ldr	r3, [pc, #136]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800679c:	2b00      	cmp	r3, #0
 800679e:	d1f0      	bne.n	8006782 <HAL_RCC_OscConfig+0x44a>
 80067a0:	e037      	b.n	8006812 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	699b      	ldr	r3, [r3, #24]
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d101      	bne.n	80067ae <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	e032      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80067ae:	4b1c      	ldr	r3, [pc, #112]	; (8006820 <HAL_RCC_OscConfig+0x4e8>)
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	699b      	ldr	r3, [r3, #24]
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d028      	beq.n	800680e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d121      	bne.n	800680e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d11a      	bne.n	800680e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067d8:	68fa      	ldr	r2, [r7, #12]
 80067da:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80067de:	4013      	ands	r3, r2
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80067e4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d111      	bne.n	800680e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067f4:	085b      	lsrs	r3, r3, #1
 80067f6:	3b01      	subs	r3, #1
 80067f8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d107      	bne.n	800680e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006808:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800680a:	429a      	cmp	r2, r3
 800680c:	d001      	beq.n	8006812 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e000      	b.n	8006814 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006812:	2300      	movs	r3, #0
}
 8006814:	4618      	mov	r0, r3
 8006816:	3718      	adds	r7, #24
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}
 800681c:	40007000 	.word	0x40007000
 8006820:	40023800 	.word	0x40023800
 8006824:	42470060 	.word	0x42470060

08006828 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d101      	bne.n	800683c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	e0cc      	b.n	80069d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800683c:	4b68      	ldr	r3, [pc, #416]	; (80069e0 <HAL_RCC_ClockConfig+0x1b8>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f003 0307 	and.w	r3, r3, #7
 8006844:	683a      	ldr	r2, [r7, #0]
 8006846:	429a      	cmp	r2, r3
 8006848:	d90c      	bls.n	8006864 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800684a:	4b65      	ldr	r3, [pc, #404]	; (80069e0 <HAL_RCC_ClockConfig+0x1b8>)
 800684c:	683a      	ldr	r2, [r7, #0]
 800684e:	b2d2      	uxtb	r2, r2
 8006850:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006852:	4b63      	ldr	r3, [pc, #396]	; (80069e0 <HAL_RCC_ClockConfig+0x1b8>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f003 0307 	and.w	r3, r3, #7
 800685a:	683a      	ldr	r2, [r7, #0]
 800685c:	429a      	cmp	r2, r3
 800685e:	d001      	beq.n	8006864 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e0b8      	b.n	80069d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 0302 	and.w	r3, r3, #2
 800686c:	2b00      	cmp	r3, #0
 800686e:	d020      	beq.n	80068b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0304 	and.w	r3, r3, #4
 8006878:	2b00      	cmp	r3, #0
 800687a:	d005      	beq.n	8006888 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800687c:	4b59      	ldr	r3, [pc, #356]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	4a58      	ldr	r2, [pc, #352]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 8006882:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006886:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f003 0308 	and.w	r3, r3, #8
 8006890:	2b00      	cmp	r3, #0
 8006892:	d005      	beq.n	80068a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006894:	4b53      	ldr	r3, [pc, #332]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	4a52      	ldr	r2, [pc, #328]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 800689a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800689e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068a0:	4b50      	ldr	r3, [pc, #320]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	494d      	ldr	r1, [pc, #308]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 80068ae:	4313      	orrs	r3, r2
 80068b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f003 0301 	and.w	r3, r3, #1
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d044      	beq.n	8006948 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d107      	bne.n	80068d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068c6:	4b47      	ldr	r3, [pc, #284]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d119      	bne.n	8006906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e07f      	b.n	80069d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	2b02      	cmp	r3, #2
 80068dc:	d003      	beq.n	80068e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068e2:	2b03      	cmp	r3, #3
 80068e4:	d107      	bne.n	80068f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068e6:	4b3f      	ldr	r3, [pc, #252]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d109      	bne.n	8006906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e06f      	b.n	80069d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068f6:	4b3b      	ldr	r3, [pc, #236]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f003 0302 	and.w	r3, r3, #2
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d101      	bne.n	8006906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	e067      	b.n	80069d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006906:	4b37      	ldr	r3, [pc, #220]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	f023 0203 	bic.w	r2, r3, #3
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	4934      	ldr	r1, [pc, #208]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 8006914:	4313      	orrs	r3, r2
 8006916:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006918:	f7fe f9f6 	bl	8004d08 <HAL_GetTick>
 800691c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800691e:	e00a      	b.n	8006936 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006920:	f7fe f9f2 	bl	8004d08 <HAL_GetTick>
 8006924:	4602      	mov	r2, r0
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	f241 3288 	movw	r2, #5000	; 0x1388
 800692e:	4293      	cmp	r3, r2
 8006930:	d901      	bls.n	8006936 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006932:	2303      	movs	r3, #3
 8006934:	e04f      	b.n	80069d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006936:	4b2b      	ldr	r3, [pc, #172]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 8006938:	689b      	ldr	r3, [r3, #8]
 800693a:	f003 020c 	and.w	r2, r3, #12
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	009b      	lsls	r3, r3, #2
 8006944:	429a      	cmp	r2, r3
 8006946:	d1eb      	bne.n	8006920 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006948:	4b25      	ldr	r3, [pc, #148]	; (80069e0 <HAL_RCC_ClockConfig+0x1b8>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0307 	and.w	r3, r3, #7
 8006950:	683a      	ldr	r2, [r7, #0]
 8006952:	429a      	cmp	r2, r3
 8006954:	d20c      	bcs.n	8006970 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006956:	4b22      	ldr	r3, [pc, #136]	; (80069e0 <HAL_RCC_ClockConfig+0x1b8>)
 8006958:	683a      	ldr	r2, [r7, #0]
 800695a:	b2d2      	uxtb	r2, r2
 800695c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800695e:	4b20      	ldr	r3, [pc, #128]	; (80069e0 <HAL_RCC_ClockConfig+0x1b8>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 0307 	and.w	r3, r3, #7
 8006966:	683a      	ldr	r2, [r7, #0]
 8006968:	429a      	cmp	r2, r3
 800696a:	d001      	beq.n	8006970 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	e032      	b.n	80069d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 0304 	and.w	r3, r3, #4
 8006978:	2b00      	cmp	r3, #0
 800697a:	d008      	beq.n	800698e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800697c:	4b19      	ldr	r3, [pc, #100]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	4916      	ldr	r1, [pc, #88]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 800698a:	4313      	orrs	r3, r2
 800698c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 0308 	and.w	r3, r3, #8
 8006996:	2b00      	cmp	r3, #0
 8006998:	d009      	beq.n	80069ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800699a:	4b12      	ldr	r3, [pc, #72]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	691b      	ldr	r3, [r3, #16]
 80069a6:	00db      	lsls	r3, r3, #3
 80069a8:	490e      	ldr	r1, [pc, #56]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 80069aa:	4313      	orrs	r3, r2
 80069ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80069ae:	f000 f821 	bl	80069f4 <HAL_RCC_GetSysClockFreq>
 80069b2:	4602      	mov	r2, r0
 80069b4:	4b0b      	ldr	r3, [pc, #44]	; (80069e4 <HAL_RCC_ClockConfig+0x1bc>)
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	091b      	lsrs	r3, r3, #4
 80069ba:	f003 030f 	and.w	r3, r3, #15
 80069be:	490a      	ldr	r1, [pc, #40]	; (80069e8 <HAL_RCC_ClockConfig+0x1c0>)
 80069c0:	5ccb      	ldrb	r3, [r1, r3]
 80069c2:	fa22 f303 	lsr.w	r3, r2, r3
 80069c6:	4a09      	ldr	r2, [pc, #36]	; (80069ec <HAL_RCC_ClockConfig+0x1c4>)
 80069c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80069ca:	4b09      	ldr	r3, [pc, #36]	; (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7fe f956 	bl	8004c80 <HAL_InitTick>

  return HAL_OK;
 80069d4:	2300      	movs	r3, #0
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3710      	adds	r7, #16
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop
 80069e0:	40023c00 	.word	0x40023c00
 80069e4:	40023800 	.word	0x40023800
 80069e8:	08012740 	.word	0x08012740
 80069ec:	20000010 	.word	0x20000010
 80069f0:	20000014 	.word	0x20000014

080069f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069f4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80069f8:	b084      	sub	sp, #16
 80069fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80069fc:	2300      	movs	r3, #0
 80069fe:	607b      	str	r3, [r7, #4]
 8006a00:	2300      	movs	r3, #0
 8006a02:	60fb      	str	r3, [r7, #12]
 8006a04:	2300      	movs	r3, #0
 8006a06:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a0c:	4b67      	ldr	r3, [pc, #412]	; (8006bac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	f003 030c 	and.w	r3, r3, #12
 8006a14:	2b08      	cmp	r3, #8
 8006a16:	d00d      	beq.n	8006a34 <HAL_RCC_GetSysClockFreq+0x40>
 8006a18:	2b08      	cmp	r3, #8
 8006a1a:	f200 80bd 	bhi.w	8006b98 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d002      	beq.n	8006a28 <HAL_RCC_GetSysClockFreq+0x34>
 8006a22:	2b04      	cmp	r3, #4
 8006a24:	d003      	beq.n	8006a2e <HAL_RCC_GetSysClockFreq+0x3a>
 8006a26:	e0b7      	b.n	8006b98 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a28:	4b61      	ldr	r3, [pc, #388]	; (8006bb0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006a2a:	60bb      	str	r3, [r7, #8]
       break;
 8006a2c:	e0b7      	b.n	8006b9e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a2e:	4b61      	ldr	r3, [pc, #388]	; (8006bb4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006a30:	60bb      	str	r3, [r7, #8]
      break;
 8006a32:	e0b4      	b.n	8006b9e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a34:	4b5d      	ldr	r3, [pc, #372]	; (8006bac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a3c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a3e:	4b5b      	ldr	r3, [pc, #364]	; (8006bac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d04d      	beq.n	8006ae6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a4a:	4b58      	ldr	r3, [pc, #352]	; (8006bac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	099b      	lsrs	r3, r3, #6
 8006a50:	461a      	mov	r2, r3
 8006a52:	f04f 0300 	mov.w	r3, #0
 8006a56:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006a5a:	f04f 0100 	mov.w	r1, #0
 8006a5e:	ea02 0800 	and.w	r8, r2, r0
 8006a62:	ea03 0901 	and.w	r9, r3, r1
 8006a66:	4640      	mov	r0, r8
 8006a68:	4649      	mov	r1, r9
 8006a6a:	f04f 0200 	mov.w	r2, #0
 8006a6e:	f04f 0300 	mov.w	r3, #0
 8006a72:	014b      	lsls	r3, r1, #5
 8006a74:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006a78:	0142      	lsls	r2, r0, #5
 8006a7a:	4610      	mov	r0, r2
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	ebb0 0008 	subs.w	r0, r0, r8
 8006a82:	eb61 0109 	sbc.w	r1, r1, r9
 8006a86:	f04f 0200 	mov.w	r2, #0
 8006a8a:	f04f 0300 	mov.w	r3, #0
 8006a8e:	018b      	lsls	r3, r1, #6
 8006a90:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006a94:	0182      	lsls	r2, r0, #6
 8006a96:	1a12      	subs	r2, r2, r0
 8006a98:	eb63 0301 	sbc.w	r3, r3, r1
 8006a9c:	f04f 0000 	mov.w	r0, #0
 8006aa0:	f04f 0100 	mov.w	r1, #0
 8006aa4:	00d9      	lsls	r1, r3, #3
 8006aa6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006aaa:	00d0      	lsls	r0, r2, #3
 8006aac:	4602      	mov	r2, r0
 8006aae:	460b      	mov	r3, r1
 8006ab0:	eb12 0208 	adds.w	r2, r2, r8
 8006ab4:	eb43 0309 	adc.w	r3, r3, r9
 8006ab8:	f04f 0000 	mov.w	r0, #0
 8006abc:	f04f 0100 	mov.w	r1, #0
 8006ac0:	0259      	lsls	r1, r3, #9
 8006ac2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006ac6:	0250      	lsls	r0, r2, #9
 8006ac8:	4602      	mov	r2, r0
 8006aca:	460b      	mov	r3, r1
 8006acc:	4610      	mov	r0, r2
 8006ace:	4619      	mov	r1, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	f04f 0300 	mov.w	r3, #0
 8006ad8:	f7fc ffe4 	bl	8003aa4 <__aeabi_uldivmod>
 8006adc:	4602      	mov	r2, r0
 8006ade:	460b      	mov	r3, r1
 8006ae0:	4613      	mov	r3, r2
 8006ae2:	60fb      	str	r3, [r7, #12]
 8006ae4:	e04a      	b.n	8006b7c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ae6:	4b31      	ldr	r3, [pc, #196]	; (8006bac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	099b      	lsrs	r3, r3, #6
 8006aec:	461a      	mov	r2, r3
 8006aee:	f04f 0300 	mov.w	r3, #0
 8006af2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006af6:	f04f 0100 	mov.w	r1, #0
 8006afa:	ea02 0400 	and.w	r4, r2, r0
 8006afe:	ea03 0501 	and.w	r5, r3, r1
 8006b02:	4620      	mov	r0, r4
 8006b04:	4629      	mov	r1, r5
 8006b06:	f04f 0200 	mov.w	r2, #0
 8006b0a:	f04f 0300 	mov.w	r3, #0
 8006b0e:	014b      	lsls	r3, r1, #5
 8006b10:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006b14:	0142      	lsls	r2, r0, #5
 8006b16:	4610      	mov	r0, r2
 8006b18:	4619      	mov	r1, r3
 8006b1a:	1b00      	subs	r0, r0, r4
 8006b1c:	eb61 0105 	sbc.w	r1, r1, r5
 8006b20:	f04f 0200 	mov.w	r2, #0
 8006b24:	f04f 0300 	mov.w	r3, #0
 8006b28:	018b      	lsls	r3, r1, #6
 8006b2a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006b2e:	0182      	lsls	r2, r0, #6
 8006b30:	1a12      	subs	r2, r2, r0
 8006b32:	eb63 0301 	sbc.w	r3, r3, r1
 8006b36:	f04f 0000 	mov.w	r0, #0
 8006b3a:	f04f 0100 	mov.w	r1, #0
 8006b3e:	00d9      	lsls	r1, r3, #3
 8006b40:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006b44:	00d0      	lsls	r0, r2, #3
 8006b46:	4602      	mov	r2, r0
 8006b48:	460b      	mov	r3, r1
 8006b4a:	1912      	adds	r2, r2, r4
 8006b4c:	eb45 0303 	adc.w	r3, r5, r3
 8006b50:	f04f 0000 	mov.w	r0, #0
 8006b54:	f04f 0100 	mov.w	r1, #0
 8006b58:	0299      	lsls	r1, r3, #10
 8006b5a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006b5e:	0290      	lsls	r0, r2, #10
 8006b60:	4602      	mov	r2, r0
 8006b62:	460b      	mov	r3, r1
 8006b64:	4610      	mov	r0, r2
 8006b66:	4619      	mov	r1, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	f04f 0300 	mov.w	r3, #0
 8006b70:	f7fc ff98 	bl	8003aa4 <__aeabi_uldivmod>
 8006b74:	4602      	mov	r2, r0
 8006b76:	460b      	mov	r3, r1
 8006b78:	4613      	mov	r3, r2
 8006b7a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006b7c:	4b0b      	ldr	r3, [pc, #44]	; (8006bac <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	0c1b      	lsrs	r3, r3, #16
 8006b82:	f003 0303 	and.w	r3, r3, #3
 8006b86:	3301      	adds	r3, #1
 8006b88:	005b      	lsls	r3, r3, #1
 8006b8a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006b8c:	68fa      	ldr	r2, [r7, #12]
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b94:	60bb      	str	r3, [r7, #8]
      break;
 8006b96:	e002      	b.n	8006b9e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006b98:	4b05      	ldr	r3, [pc, #20]	; (8006bb0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006b9a:	60bb      	str	r3, [r7, #8]
      break;
 8006b9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006b9e:	68bb      	ldr	r3, [r7, #8]
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3710      	adds	r7, #16
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006baa:	bf00      	nop
 8006bac:	40023800 	.word	0x40023800
 8006bb0:	00f42400 	.word	0x00f42400
 8006bb4:	007a1200 	.word	0x007a1200

08006bb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006bbc:	4b03      	ldr	r3, [pc, #12]	; (8006bcc <HAL_RCC_GetHCLKFreq+0x14>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	20000010 	.word	0x20000010

08006bd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006bd4:	f7ff fff0 	bl	8006bb8 <HAL_RCC_GetHCLKFreq>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	4b05      	ldr	r3, [pc, #20]	; (8006bf0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	0a9b      	lsrs	r3, r3, #10
 8006be0:	f003 0307 	and.w	r3, r3, #7
 8006be4:	4903      	ldr	r1, [pc, #12]	; (8006bf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006be6:	5ccb      	ldrb	r3, [r1, r3]
 8006be8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	bd80      	pop	{r7, pc}
 8006bf0:	40023800 	.word	0x40023800
 8006bf4:	08012750 	.word	0x08012750

08006bf8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006bfc:	f7ff ffdc 	bl	8006bb8 <HAL_RCC_GetHCLKFreq>
 8006c00:	4602      	mov	r2, r0
 8006c02:	4b05      	ldr	r3, [pc, #20]	; (8006c18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	0b5b      	lsrs	r3, r3, #13
 8006c08:	f003 0307 	and.w	r3, r3, #7
 8006c0c:	4903      	ldr	r1, [pc, #12]	; (8006c1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c0e:	5ccb      	ldrb	r3, [r1, r3]
 8006c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	40023800 	.word	0x40023800
 8006c1c:	08012750 	.word	0x08012750

08006c20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b082      	sub	sp, #8
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d101      	bne.n	8006c32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	e03f      	b.n	8006cb2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d106      	bne.n	8006c4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f7fd fe72 	bl	8004930 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2224      	movs	r2, #36	; 0x24
 8006c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	68da      	ldr	r2, [r3, #12]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f000 fd7b 	bl	8007760 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	691a      	ldr	r2, [r3, #16]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	695a      	ldr	r2, [r3, #20]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68da      	ldr	r2, [r3, #12]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2220      	movs	r2, #32
 8006ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2220      	movs	r2, #32
 8006cac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3708      	adds	r7, #8
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}

08006cba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cba:	b580      	push	{r7, lr}
 8006cbc:	b08a      	sub	sp, #40	; 0x28
 8006cbe:	af02      	add	r7, sp, #8
 8006cc0:	60f8      	str	r0, [r7, #12]
 8006cc2:	60b9      	str	r1, [r7, #8]
 8006cc4:	603b      	str	r3, [r7, #0]
 8006cc6:	4613      	mov	r3, r2
 8006cc8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	2b20      	cmp	r3, #32
 8006cd8:	d17c      	bne.n	8006dd4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d002      	beq.n	8006ce6 <HAL_UART_Transmit+0x2c>
 8006ce0:	88fb      	ldrh	r3, [r7, #6]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d101      	bne.n	8006cea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	e075      	b.n	8006dd6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d101      	bne.n	8006cf8 <HAL_UART_Transmit+0x3e>
 8006cf4:	2302      	movs	r3, #2
 8006cf6:	e06e      	b.n	8006dd6 <HAL_UART_Transmit+0x11c>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2200      	movs	r2, #0
 8006d04:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2221      	movs	r2, #33	; 0x21
 8006d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d0e:	f7fd fffb 	bl	8004d08 <HAL_GetTick>
 8006d12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	88fa      	ldrh	r2, [r7, #6]
 8006d18:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	88fa      	ldrh	r2, [r7, #6]
 8006d1e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d28:	d108      	bne.n	8006d3c <HAL_UART_Transmit+0x82>
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	691b      	ldr	r3, [r3, #16]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d104      	bne.n	8006d3c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006d32:	2300      	movs	r3, #0
 8006d34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	61bb      	str	r3, [r7, #24]
 8006d3a:	e003      	b.n	8006d44 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d40:	2300      	movs	r3, #0
 8006d42:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006d4c:	e02a      	b.n	8006da4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	2200      	movs	r2, #0
 8006d56:	2180      	movs	r1, #128	; 0x80
 8006d58:	68f8      	ldr	r0, [r7, #12]
 8006d5a:	f000 faf9 	bl	8007350 <UART_WaitOnFlagUntilTimeout>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d001      	beq.n	8006d68 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006d64:	2303      	movs	r3, #3
 8006d66:	e036      	b.n	8006dd6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d10b      	bne.n	8006d86 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d6e:	69bb      	ldr	r3, [r7, #24]
 8006d70:	881b      	ldrh	r3, [r3, #0]
 8006d72:	461a      	mov	r2, r3
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006d7e:	69bb      	ldr	r3, [r7, #24]
 8006d80:	3302      	adds	r3, #2
 8006d82:	61bb      	str	r3, [r7, #24]
 8006d84:	e007      	b.n	8006d96 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d86:	69fb      	ldr	r3, [r7, #28]
 8006d88:	781a      	ldrb	r2, [r3, #0]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	3301      	adds	r3, #1
 8006d94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	3b01      	subs	r3, #1
 8006d9e:	b29a      	uxth	r2, r3
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d1cf      	bne.n	8006d4e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	9300      	str	r3, [sp, #0]
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	2200      	movs	r2, #0
 8006db6:	2140      	movs	r1, #64	; 0x40
 8006db8:	68f8      	ldr	r0, [r7, #12]
 8006dba:	f000 fac9 	bl	8007350 <UART_WaitOnFlagUntilTimeout>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d001      	beq.n	8006dc8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	e006      	b.n	8006dd6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2220      	movs	r2, #32
 8006dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	e000      	b.n	8006dd6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006dd4:	2302      	movs	r3, #2
  }
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	3720      	adds	r7, #32
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}
	...

08006de0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b0ba      	sub	sp, #232	; 0xe8
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	68db      	ldr	r3, [r3, #12]
 8006df8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	695b      	ldr	r3, [r3, #20]
 8006e02:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006e06:	2300      	movs	r3, #0
 8006e08:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e16:	f003 030f 	and.w	r3, r3, #15
 8006e1a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006e1e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d10f      	bne.n	8006e46 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e2a:	f003 0320 	and.w	r3, r3, #32
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d009      	beq.n	8006e46 <HAL_UART_IRQHandler+0x66>
 8006e32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e36:	f003 0320 	and.w	r3, r3, #32
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d003      	beq.n	8006e46 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f000 fbd3 	bl	80075ea <UART_Receive_IT>
      return;
 8006e44:	e256      	b.n	80072f4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006e46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	f000 80de 	beq.w	800700c <HAL_UART_IRQHandler+0x22c>
 8006e50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e54:	f003 0301 	and.w	r3, r3, #1
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d106      	bne.n	8006e6a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006e5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e60:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	f000 80d1 	beq.w	800700c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006e6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e6e:	f003 0301 	and.w	r3, r3, #1
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d00b      	beq.n	8006e8e <HAL_UART_IRQHandler+0xae>
 8006e76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d005      	beq.n	8006e8e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e86:	f043 0201 	orr.w	r2, r3, #1
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e92:	f003 0304 	and.w	r3, r3, #4
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d00b      	beq.n	8006eb2 <HAL_UART_IRQHandler+0xd2>
 8006e9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e9e:	f003 0301 	and.w	r3, r3, #1
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d005      	beq.n	8006eb2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eaa:	f043 0202 	orr.w	r2, r3, #2
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006eb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006eb6:	f003 0302 	and.w	r3, r3, #2
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00b      	beq.n	8006ed6 <HAL_UART_IRQHandler+0xf6>
 8006ebe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ec2:	f003 0301 	and.w	r3, r3, #1
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d005      	beq.n	8006ed6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ece:	f043 0204 	orr.w	r2, r3, #4
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006ed6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006eda:	f003 0308 	and.w	r3, r3, #8
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d011      	beq.n	8006f06 <HAL_UART_IRQHandler+0x126>
 8006ee2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ee6:	f003 0320 	and.w	r3, r3, #32
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d105      	bne.n	8006efa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006eee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ef2:	f003 0301 	and.w	r3, r3, #1
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d005      	beq.n	8006f06 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006efe:	f043 0208 	orr.w	r2, r3, #8
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	f000 81ed 	beq.w	80072ea <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f14:	f003 0320 	and.w	r3, r3, #32
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d008      	beq.n	8006f2e <HAL_UART_IRQHandler+0x14e>
 8006f1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f20:	f003 0320 	and.w	r3, r3, #32
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d002      	beq.n	8006f2e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f000 fb5e 	bl	80075ea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	695b      	ldr	r3, [r3, #20]
 8006f34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f38:	2b40      	cmp	r3, #64	; 0x40
 8006f3a:	bf0c      	ite	eq
 8006f3c:	2301      	moveq	r3, #1
 8006f3e:	2300      	movne	r3, #0
 8006f40:	b2db      	uxtb	r3, r3
 8006f42:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f4a:	f003 0308 	and.w	r3, r3, #8
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d103      	bne.n	8006f5a <HAL_UART_IRQHandler+0x17a>
 8006f52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d04f      	beq.n	8006ffa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 fa66 	bl	800742c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	695b      	ldr	r3, [r3, #20]
 8006f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f6a:	2b40      	cmp	r3, #64	; 0x40
 8006f6c:	d141      	bne.n	8006ff2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	3314      	adds	r3, #20
 8006f74:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f78:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006f7c:	e853 3f00 	ldrex	r3, [r3]
 8006f80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006f84:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006f88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f8c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	3314      	adds	r3, #20
 8006f96:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006f9a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006f9e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006fa6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006faa:	e841 2300 	strex	r3, r2, [r1]
 8006fae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006fb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d1d9      	bne.n	8006f6e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d013      	beq.n	8006fea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fc6:	4a7d      	ldr	r2, [pc, #500]	; (80071bc <HAL_UART_IRQHandler+0x3dc>)
 8006fc8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f7fe f84b 	bl	800506a <HAL_DMA_Abort_IT>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d016      	beq.n	8007008 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fe0:	687a      	ldr	r2, [r7, #4]
 8006fe2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006fe4:	4610      	mov	r0, r2
 8006fe6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fe8:	e00e      	b.n	8007008 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 f99a 	bl	8007324 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ff0:	e00a      	b.n	8007008 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f000 f996 	bl	8007324 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ff8:	e006      	b.n	8007008 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 f992 	bl	8007324 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007006:	e170      	b.n	80072ea <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007008:	bf00      	nop
    return;
 800700a:	e16e      	b.n	80072ea <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007010:	2b01      	cmp	r3, #1
 8007012:	f040 814a 	bne.w	80072aa <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800701a:	f003 0310 	and.w	r3, r3, #16
 800701e:	2b00      	cmp	r3, #0
 8007020:	f000 8143 	beq.w	80072aa <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007024:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007028:	f003 0310 	and.w	r3, r3, #16
 800702c:	2b00      	cmp	r3, #0
 800702e:	f000 813c 	beq.w	80072aa <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007032:	2300      	movs	r3, #0
 8007034:	60bb      	str	r3, [r7, #8]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	60bb      	str	r3, [r7, #8]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	60bb      	str	r3, [r7, #8]
 8007046:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	695b      	ldr	r3, [r3, #20]
 800704e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007052:	2b40      	cmp	r3, #64	; 0x40
 8007054:	f040 80b4 	bne.w	80071c0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007064:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007068:	2b00      	cmp	r3, #0
 800706a:	f000 8140 	beq.w	80072ee <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007072:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007076:	429a      	cmp	r2, r3
 8007078:	f080 8139 	bcs.w	80072ee <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007082:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007088:	69db      	ldr	r3, [r3, #28]
 800708a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800708e:	f000 8088 	beq.w	80071a2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	330c      	adds	r3, #12
 8007098:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800709c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80070a0:	e853 3f00 	ldrex	r3, [r3]
 80070a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80070a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80070ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	330c      	adds	r3, #12
 80070ba:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80070be:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80070c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80070ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80070ce:	e841 2300 	strex	r3, r2, [r1]
 80070d2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80070d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d1d9      	bne.n	8007092 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	3314      	adds	r3, #20
 80070e4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070e8:	e853 3f00 	ldrex	r3, [r3]
 80070ec:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80070ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80070f0:	f023 0301 	bic.w	r3, r3, #1
 80070f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	3314      	adds	r3, #20
 80070fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007102:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007106:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007108:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800710a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800710e:	e841 2300 	strex	r3, r2, [r1]
 8007112:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007114:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007116:	2b00      	cmp	r3, #0
 8007118:	d1e1      	bne.n	80070de <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	3314      	adds	r3, #20
 8007120:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007122:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007124:	e853 3f00 	ldrex	r3, [r3]
 8007128:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800712a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800712c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007130:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	3314      	adds	r3, #20
 800713a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800713e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007140:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007142:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007144:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007146:	e841 2300 	strex	r3, r2, [r1]
 800714a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800714c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800714e:	2b00      	cmp	r3, #0
 8007150:	d1e3      	bne.n	800711a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2220      	movs	r2, #32
 8007156:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	330c      	adds	r3, #12
 8007166:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007168:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800716a:	e853 3f00 	ldrex	r3, [r3]
 800716e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007170:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007172:	f023 0310 	bic.w	r3, r3, #16
 8007176:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	330c      	adds	r3, #12
 8007180:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007184:	65ba      	str	r2, [r7, #88]	; 0x58
 8007186:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007188:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800718a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800718c:	e841 2300 	strex	r3, r2, [r1]
 8007190:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007192:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007194:	2b00      	cmp	r3, #0
 8007196:	d1e3      	bne.n	8007160 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800719c:	4618      	mov	r0, r3
 800719e:	f7fd fef4 	bl	8004f8a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80071aa:	b29b      	uxth	r3, r3
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	b29b      	uxth	r3, r3
 80071b0:	4619      	mov	r1, r3
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f000 f8c0 	bl	8007338 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80071b8:	e099      	b.n	80072ee <HAL_UART_IRQHandler+0x50e>
 80071ba:	bf00      	nop
 80071bc:	080074f3 	.word	0x080074f3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	1ad3      	subs	r3, r2, r3
 80071cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	f000 808b 	beq.w	80072f2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80071dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	f000 8086 	beq.w	80072f2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	330c      	adds	r3, #12
 80071ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f0:	e853 3f00 	ldrex	r3, [r3]
 80071f4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80071f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80071fc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	330c      	adds	r3, #12
 8007206:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800720a:	647a      	str	r2, [r7, #68]	; 0x44
 800720c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007210:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007212:	e841 2300 	strex	r3, r2, [r1]
 8007216:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007218:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800721a:	2b00      	cmp	r3, #0
 800721c:	d1e3      	bne.n	80071e6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	3314      	adds	r3, #20
 8007224:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007228:	e853 3f00 	ldrex	r3, [r3]
 800722c:	623b      	str	r3, [r7, #32]
   return(result);
 800722e:	6a3b      	ldr	r3, [r7, #32]
 8007230:	f023 0301 	bic.w	r3, r3, #1
 8007234:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	3314      	adds	r3, #20
 800723e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007242:	633a      	str	r2, [r7, #48]	; 0x30
 8007244:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007246:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007248:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800724a:	e841 2300 	strex	r3, r2, [r1]
 800724e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007252:	2b00      	cmp	r3, #0
 8007254:	d1e3      	bne.n	800721e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2220      	movs	r2, #32
 800725a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2200      	movs	r2, #0
 8007262:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	330c      	adds	r3, #12
 800726a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	e853 3f00 	ldrex	r3, [r3]
 8007272:	60fb      	str	r3, [r7, #12]
   return(result);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f023 0310 	bic.w	r3, r3, #16
 800727a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	330c      	adds	r3, #12
 8007284:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007288:	61fa      	str	r2, [r7, #28]
 800728a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728c:	69b9      	ldr	r1, [r7, #24]
 800728e:	69fa      	ldr	r2, [r7, #28]
 8007290:	e841 2300 	strex	r3, r2, [r1]
 8007294:	617b      	str	r3, [r7, #20]
   return(result);
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d1e3      	bne.n	8007264 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800729c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80072a0:	4619      	mov	r1, r3
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f000 f848 	bl	8007338 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80072a8:	e023      	b.n	80072f2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80072aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d009      	beq.n	80072ca <HAL_UART_IRQHandler+0x4ea>
 80072b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d003      	beq.n	80072ca <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 f929 	bl	800751a <UART_Transmit_IT>
    return;
 80072c8:	e014      	b.n	80072f4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80072ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00e      	beq.n	80072f4 <HAL_UART_IRQHandler+0x514>
 80072d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d008      	beq.n	80072f4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f000 f969 	bl	80075ba <UART_EndTransmit_IT>
    return;
 80072e8:	e004      	b.n	80072f4 <HAL_UART_IRQHandler+0x514>
    return;
 80072ea:	bf00      	nop
 80072ec:	e002      	b.n	80072f4 <HAL_UART_IRQHandler+0x514>
      return;
 80072ee:	bf00      	nop
 80072f0:	e000      	b.n	80072f4 <HAL_UART_IRQHandler+0x514>
      return;
 80072f2:	bf00      	nop
  }
}
 80072f4:	37e8      	adds	r7, #232	; 0xe8
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop

080072fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b083      	sub	sp, #12
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007304:	bf00      	nop
 8007306:	370c      	adds	r7, #12
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007318:	bf00      	nop
 800731a:	370c      	adds	r7, #12
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800732c:	bf00      	nop
 800732e:	370c      	adds	r7, #12
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr

08007338 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	460b      	mov	r3, r1
 8007342:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007344:	bf00      	nop
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b090      	sub	sp, #64	; 0x40
 8007354:	af00      	add	r7, sp, #0
 8007356:	60f8      	str	r0, [r7, #12]
 8007358:	60b9      	str	r1, [r7, #8]
 800735a:	603b      	str	r3, [r7, #0]
 800735c:	4613      	mov	r3, r2
 800735e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007360:	e050      	b.n	8007404 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007362:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007368:	d04c      	beq.n	8007404 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800736a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800736c:	2b00      	cmp	r3, #0
 800736e:	d007      	beq.n	8007380 <UART_WaitOnFlagUntilTimeout+0x30>
 8007370:	f7fd fcca 	bl	8004d08 <HAL_GetTick>
 8007374:	4602      	mov	r2, r0
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800737c:	429a      	cmp	r2, r3
 800737e:	d241      	bcs.n	8007404 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	330c      	adds	r3, #12
 8007386:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800738a:	e853 3f00 	ldrex	r3, [r3]
 800738e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007392:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007396:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	330c      	adds	r3, #12
 800739e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80073a0:	637a      	str	r2, [r7, #52]	; 0x34
 80073a2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80073a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80073a8:	e841 2300 	strex	r3, r2, [r1]
 80073ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80073ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d1e5      	bne.n	8007380 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	3314      	adds	r3, #20
 80073ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	e853 3f00 	ldrex	r3, [r3]
 80073c2:	613b      	str	r3, [r7, #16]
   return(result);
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	f023 0301 	bic.w	r3, r3, #1
 80073ca:	63bb      	str	r3, [r7, #56]	; 0x38
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	3314      	adds	r3, #20
 80073d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073d4:	623a      	str	r2, [r7, #32]
 80073d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d8:	69f9      	ldr	r1, [r7, #28]
 80073da:	6a3a      	ldr	r2, [r7, #32]
 80073dc:	e841 2300 	strex	r3, r2, [r1]
 80073e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d1e5      	bne.n	80073b4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2220      	movs	r2, #32
 80073ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2220      	movs	r2, #32
 80073f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2200      	movs	r2, #0
 80073fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007400:	2303      	movs	r3, #3
 8007402:	e00f      	b.n	8007424 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	4013      	ands	r3, r2
 800740e:	68ba      	ldr	r2, [r7, #8]
 8007410:	429a      	cmp	r2, r3
 8007412:	bf0c      	ite	eq
 8007414:	2301      	moveq	r3, #1
 8007416:	2300      	movne	r3, #0
 8007418:	b2db      	uxtb	r3, r3
 800741a:	461a      	mov	r2, r3
 800741c:	79fb      	ldrb	r3, [r7, #7]
 800741e:	429a      	cmp	r2, r3
 8007420:	d09f      	beq.n	8007362 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007422:	2300      	movs	r3, #0
}
 8007424:	4618      	mov	r0, r3
 8007426:	3740      	adds	r7, #64	; 0x40
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}

0800742c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800742c:	b480      	push	{r7}
 800742e:	b095      	sub	sp, #84	; 0x54
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	330c      	adds	r3, #12
 800743a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800743c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800743e:	e853 3f00 	ldrex	r3, [r3]
 8007442:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007446:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800744a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	330c      	adds	r3, #12
 8007452:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007454:	643a      	str	r2, [r7, #64]	; 0x40
 8007456:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007458:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800745a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800745c:	e841 2300 	strex	r3, r2, [r1]
 8007460:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007464:	2b00      	cmp	r3, #0
 8007466:	d1e5      	bne.n	8007434 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	3314      	adds	r3, #20
 800746e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007470:	6a3b      	ldr	r3, [r7, #32]
 8007472:	e853 3f00 	ldrex	r3, [r3]
 8007476:	61fb      	str	r3, [r7, #28]
   return(result);
 8007478:	69fb      	ldr	r3, [r7, #28]
 800747a:	f023 0301 	bic.w	r3, r3, #1
 800747e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	3314      	adds	r3, #20
 8007486:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007488:	62fa      	str	r2, [r7, #44]	; 0x2c
 800748a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800748c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800748e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007490:	e841 2300 	strex	r3, r2, [r1]
 8007494:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007498:	2b00      	cmp	r3, #0
 800749a:	d1e5      	bne.n	8007468 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d119      	bne.n	80074d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	330c      	adds	r3, #12
 80074aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	e853 3f00 	ldrex	r3, [r3]
 80074b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	f023 0310 	bic.w	r3, r3, #16
 80074ba:	647b      	str	r3, [r7, #68]	; 0x44
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	330c      	adds	r3, #12
 80074c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80074c4:	61ba      	str	r2, [r7, #24]
 80074c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c8:	6979      	ldr	r1, [r7, #20]
 80074ca:	69ba      	ldr	r2, [r7, #24]
 80074cc:	e841 2300 	strex	r3, r2, [r1]
 80074d0:	613b      	str	r3, [r7, #16]
   return(result);
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d1e5      	bne.n	80074a4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2220      	movs	r2, #32
 80074dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2200      	movs	r2, #0
 80074e4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80074e6:	bf00      	nop
 80074e8:	3754      	adds	r7, #84	; 0x54
 80074ea:	46bd      	mov	sp, r7
 80074ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f0:	4770      	bx	lr

080074f2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074f2:	b580      	push	{r7, lr}
 80074f4:	b084      	sub	sp, #16
 80074f6:	af00      	add	r7, sp, #0
 80074f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2200      	movs	r2, #0
 8007504:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2200      	movs	r2, #0
 800750a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800750c:	68f8      	ldr	r0, [r7, #12]
 800750e:	f7ff ff09 	bl	8007324 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007512:	bf00      	nop
 8007514:	3710      	adds	r7, #16
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}

0800751a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800751a:	b480      	push	{r7}
 800751c:	b085      	sub	sp, #20
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007528:	b2db      	uxtb	r3, r3
 800752a:	2b21      	cmp	r3, #33	; 0x21
 800752c:	d13e      	bne.n	80075ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007536:	d114      	bne.n	8007562 <UART_Transmit_IT+0x48>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	691b      	ldr	r3, [r3, #16]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d110      	bne.n	8007562 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6a1b      	ldr	r3, [r3, #32]
 8007544:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	881b      	ldrh	r3, [r3, #0]
 800754a:	461a      	mov	r2, r3
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007554:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6a1b      	ldr	r3, [r3, #32]
 800755a:	1c9a      	adds	r2, r3, #2
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	621a      	str	r2, [r3, #32]
 8007560:	e008      	b.n	8007574 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a1b      	ldr	r3, [r3, #32]
 8007566:	1c59      	adds	r1, r3, #1
 8007568:	687a      	ldr	r2, [r7, #4]
 800756a:	6211      	str	r1, [r2, #32]
 800756c:	781a      	ldrb	r2, [r3, #0]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007578:	b29b      	uxth	r3, r3
 800757a:	3b01      	subs	r3, #1
 800757c:	b29b      	uxth	r3, r3
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	4619      	mov	r1, r3
 8007582:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007584:	2b00      	cmp	r3, #0
 8007586:	d10f      	bne.n	80075a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	68da      	ldr	r2, [r3, #12]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007596:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	68da      	ldr	r2, [r3, #12]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80075a8:	2300      	movs	r3, #0
 80075aa:	e000      	b.n	80075ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80075ac:	2302      	movs	r3, #2
  }
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3714      	adds	r7, #20
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr

080075ba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80075ba:	b580      	push	{r7, lr}
 80075bc:	b082      	sub	sp, #8
 80075be:	af00      	add	r7, sp, #0
 80075c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	68da      	ldr	r2, [r3, #12]
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075d0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2220      	movs	r2, #32
 80075d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f7ff fe8e 	bl	80072fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80075e0:	2300      	movs	r3, #0
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3708      	adds	r7, #8
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}

080075ea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80075ea:	b580      	push	{r7, lr}
 80075ec:	b08c      	sub	sp, #48	; 0x30
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	2b22      	cmp	r3, #34	; 0x22
 80075fc:	f040 80ab 	bne.w	8007756 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007608:	d117      	bne.n	800763a <UART_Receive_IT+0x50>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	691b      	ldr	r3, [r3, #16]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d113      	bne.n	800763a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007612:	2300      	movs	r3, #0
 8007614:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800761a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	b29b      	uxth	r3, r3
 8007624:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007628:	b29a      	uxth	r2, r3
 800762a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800762c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007632:	1c9a      	adds	r2, r3, #2
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	629a      	str	r2, [r3, #40]	; 0x28
 8007638:	e026      	b.n	8007688 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800763e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007640:	2300      	movs	r3, #0
 8007642:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800764c:	d007      	beq.n	800765e <UART_Receive_IT+0x74>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d10a      	bne.n	800766c <UART_Receive_IT+0x82>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	691b      	ldr	r3, [r3, #16]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d106      	bne.n	800766c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	b2da      	uxtb	r2, r3
 8007666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007668:	701a      	strb	r2, [r3, #0]
 800766a:	e008      	b.n	800767e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	b2db      	uxtb	r3, r3
 8007674:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007678:	b2da      	uxtb	r2, r3
 800767a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800767c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007682:	1c5a      	adds	r2, r3, #1
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800768c:	b29b      	uxth	r3, r3
 800768e:	3b01      	subs	r3, #1
 8007690:	b29b      	uxth	r3, r3
 8007692:	687a      	ldr	r2, [r7, #4]
 8007694:	4619      	mov	r1, r3
 8007696:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007698:	2b00      	cmp	r3, #0
 800769a:	d15a      	bne.n	8007752 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	68da      	ldr	r2, [r3, #12]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f022 0220 	bic.w	r2, r2, #32
 80076aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	68da      	ldr	r2, [r3, #12]
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80076ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	695a      	ldr	r2, [r3, #20]
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f022 0201 	bic.w	r2, r2, #1
 80076ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2220      	movs	r2, #32
 80076d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d135      	bne.n	8007748 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	330c      	adds	r3, #12
 80076e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	e853 3f00 	ldrex	r3, [r3]
 80076f0:	613b      	str	r3, [r7, #16]
   return(result);
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	f023 0310 	bic.w	r3, r3, #16
 80076f8:	627b      	str	r3, [r7, #36]	; 0x24
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	330c      	adds	r3, #12
 8007700:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007702:	623a      	str	r2, [r7, #32]
 8007704:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007706:	69f9      	ldr	r1, [r7, #28]
 8007708:	6a3a      	ldr	r2, [r7, #32]
 800770a:	e841 2300 	strex	r3, r2, [r1]
 800770e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007710:	69bb      	ldr	r3, [r7, #24]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d1e5      	bne.n	80076e2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f003 0310 	and.w	r3, r3, #16
 8007720:	2b10      	cmp	r3, #16
 8007722:	d10a      	bne.n	800773a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007724:	2300      	movs	r3, #0
 8007726:	60fb      	str	r3, [r7, #12]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	60fb      	str	r3, [r7, #12]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	60fb      	str	r3, [r7, #12]
 8007738:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800773e:	4619      	mov	r1, r3
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f7ff fdf9 	bl	8007338 <HAL_UARTEx_RxEventCallback>
 8007746:	e002      	b.n	800774e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f7ff fde1 	bl	8007310 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800774e:	2300      	movs	r3, #0
 8007750:	e002      	b.n	8007758 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007752:	2300      	movs	r3, #0
 8007754:	e000      	b.n	8007758 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007756:	2302      	movs	r3, #2
  }
}
 8007758:	4618      	mov	r0, r3
 800775a:	3730      	adds	r7, #48	; 0x30
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}

08007760 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007764:	b09f      	sub	sp, #124	; 0x7c
 8007766:	af00      	add	r7, sp, #0
 8007768:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800776a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	691b      	ldr	r3, [r3, #16]
 8007770:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007774:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007776:	68d9      	ldr	r1, [r3, #12]
 8007778:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	ea40 0301 	orr.w	r3, r0, r1
 8007780:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007782:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007784:	689a      	ldr	r2, [r3, #8]
 8007786:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007788:	691b      	ldr	r3, [r3, #16]
 800778a:	431a      	orrs	r2, r3
 800778c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800778e:	695b      	ldr	r3, [r3, #20]
 8007790:	431a      	orrs	r2, r3
 8007792:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007794:	69db      	ldr	r3, [r3, #28]
 8007796:	4313      	orrs	r3, r2
 8007798:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800779a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80077a4:	f021 010c 	bic.w	r1, r1, #12
 80077a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077aa:	681a      	ldr	r2, [r3, #0]
 80077ac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80077ae:	430b      	orrs	r3, r1
 80077b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80077b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	695b      	ldr	r3, [r3, #20]
 80077b8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80077bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077be:	6999      	ldr	r1, [r3, #24]
 80077c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	ea40 0301 	orr.w	r3, r0, r1
 80077c8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80077ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	4bc5      	ldr	r3, [pc, #788]	; (8007ae4 <UART_SetConfig+0x384>)
 80077d0:	429a      	cmp	r2, r3
 80077d2:	d004      	beq.n	80077de <UART_SetConfig+0x7e>
 80077d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077d6:	681a      	ldr	r2, [r3, #0]
 80077d8:	4bc3      	ldr	r3, [pc, #780]	; (8007ae8 <UART_SetConfig+0x388>)
 80077da:	429a      	cmp	r2, r3
 80077dc:	d103      	bne.n	80077e6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80077de:	f7ff fa0b 	bl	8006bf8 <HAL_RCC_GetPCLK2Freq>
 80077e2:	6778      	str	r0, [r7, #116]	; 0x74
 80077e4:	e002      	b.n	80077ec <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80077e6:	f7ff f9f3 	bl	8006bd0 <HAL_RCC_GetPCLK1Freq>
 80077ea:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077ee:	69db      	ldr	r3, [r3, #28]
 80077f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077f4:	f040 80b6 	bne.w	8007964 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80077f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80077fa:	461c      	mov	r4, r3
 80077fc:	f04f 0500 	mov.w	r5, #0
 8007800:	4622      	mov	r2, r4
 8007802:	462b      	mov	r3, r5
 8007804:	1891      	adds	r1, r2, r2
 8007806:	6439      	str	r1, [r7, #64]	; 0x40
 8007808:	415b      	adcs	r3, r3
 800780a:	647b      	str	r3, [r7, #68]	; 0x44
 800780c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007810:	1912      	adds	r2, r2, r4
 8007812:	eb45 0303 	adc.w	r3, r5, r3
 8007816:	f04f 0000 	mov.w	r0, #0
 800781a:	f04f 0100 	mov.w	r1, #0
 800781e:	00d9      	lsls	r1, r3, #3
 8007820:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007824:	00d0      	lsls	r0, r2, #3
 8007826:	4602      	mov	r2, r0
 8007828:	460b      	mov	r3, r1
 800782a:	1911      	adds	r1, r2, r4
 800782c:	6639      	str	r1, [r7, #96]	; 0x60
 800782e:	416b      	adcs	r3, r5
 8007830:	667b      	str	r3, [r7, #100]	; 0x64
 8007832:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	461a      	mov	r2, r3
 8007838:	f04f 0300 	mov.w	r3, #0
 800783c:	1891      	adds	r1, r2, r2
 800783e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007840:	415b      	adcs	r3, r3
 8007842:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007844:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007848:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800784c:	f7fc f92a 	bl	8003aa4 <__aeabi_uldivmod>
 8007850:	4602      	mov	r2, r0
 8007852:	460b      	mov	r3, r1
 8007854:	4ba5      	ldr	r3, [pc, #660]	; (8007aec <UART_SetConfig+0x38c>)
 8007856:	fba3 2302 	umull	r2, r3, r3, r2
 800785a:	095b      	lsrs	r3, r3, #5
 800785c:	011e      	lsls	r6, r3, #4
 800785e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007860:	461c      	mov	r4, r3
 8007862:	f04f 0500 	mov.w	r5, #0
 8007866:	4622      	mov	r2, r4
 8007868:	462b      	mov	r3, r5
 800786a:	1891      	adds	r1, r2, r2
 800786c:	6339      	str	r1, [r7, #48]	; 0x30
 800786e:	415b      	adcs	r3, r3
 8007870:	637b      	str	r3, [r7, #52]	; 0x34
 8007872:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007876:	1912      	adds	r2, r2, r4
 8007878:	eb45 0303 	adc.w	r3, r5, r3
 800787c:	f04f 0000 	mov.w	r0, #0
 8007880:	f04f 0100 	mov.w	r1, #0
 8007884:	00d9      	lsls	r1, r3, #3
 8007886:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800788a:	00d0      	lsls	r0, r2, #3
 800788c:	4602      	mov	r2, r0
 800788e:	460b      	mov	r3, r1
 8007890:	1911      	adds	r1, r2, r4
 8007892:	65b9      	str	r1, [r7, #88]	; 0x58
 8007894:	416b      	adcs	r3, r5
 8007896:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007898:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	461a      	mov	r2, r3
 800789e:	f04f 0300 	mov.w	r3, #0
 80078a2:	1891      	adds	r1, r2, r2
 80078a4:	62b9      	str	r1, [r7, #40]	; 0x28
 80078a6:	415b      	adcs	r3, r3
 80078a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80078ae:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80078b2:	f7fc f8f7 	bl	8003aa4 <__aeabi_uldivmod>
 80078b6:	4602      	mov	r2, r0
 80078b8:	460b      	mov	r3, r1
 80078ba:	4b8c      	ldr	r3, [pc, #560]	; (8007aec <UART_SetConfig+0x38c>)
 80078bc:	fba3 1302 	umull	r1, r3, r3, r2
 80078c0:	095b      	lsrs	r3, r3, #5
 80078c2:	2164      	movs	r1, #100	; 0x64
 80078c4:	fb01 f303 	mul.w	r3, r1, r3
 80078c8:	1ad3      	subs	r3, r2, r3
 80078ca:	00db      	lsls	r3, r3, #3
 80078cc:	3332      	adds	r3, #50	; 0x32
 80078ce:	4a87      	ldr	r2, [pc, #540]	; (8007aec <UART_SetConfig+0x38c>)
 80078d0:	fba2 2303 	umull	r2, r3, r2, r3
 80078d4:	095b      	lsrs	r3, r3, #5
 80078d6:	005b      	lsls	r3, r3, #1
 80078d8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80078dc:	441e      	add	r6, r3
 80078de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80078e0:	4618      	mov	r0, r3
 80078e2:	f04f 0100 	mov.w	r1, #0
 80078e6:	4602      	mov	r2, r0
 80078e8:	460b      	mov	r3, r1
 80078ea:	1894      	adds	r4, r2, r2
 80078ec:	623c      	str	r4, [r7, #32]
 80078ee:	415b      	adcs	r3, r3
 80078f0:	627b      	str	r3, [r7, #36]	; 0x24
 80078f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80078f6:	1812      	adds	r2, r2, r0
 80078f8:	eb41 0303 	adc.w	r3, r1, r3
 80078fc:	f04f 0400 	mov.w	r4, #0
 8007900:	f04f 0500 	mov.w	r5, #0
 8007904:	00dd      	lsls	r5, r3, #3
 8007906:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800790a:	00d4      	lsls	r4, r2, #3
 800790c:	4622      	mov	r2, r4
 800790e:	462b      	mov	r3, r5
 8007910:	1814      	adds	r4, r2, r0
 8007912:	653c      	str	r4, [r7, #80]	; 0x50
 8007914:	414b      	adcs	r3, r1
 8007916:	657b      	str	r3, [r7, #84]	; 0x54
 8007918:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	461a      	mov	r2, r3
 800791e:	f04f 0300 	mov.w	r3, #0
 8007922:	1891      	adds	r1, r2, r2
 8007924:	61b9      	str	r1, [r7, #24]
 8007926:	415b      	adcs	r3, r3
 8007928:	61fb      	str	r3, [r7, #28]
 800792a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800792e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007932:	f7fc f8b7 	bl	8003aa4 <__aeabi_uldivmod>
 8007936:	4602      	mov	r2, r0
 8007938:	460b      	mov	r3, r1
 800793a:	4b6c      	ldr	r3, [pc, #432]	; (8007aec <UART_SetConfig+0x38c>)
 800793c:	fba3 1302 	umull	r1, r3, r3, r2
 8007940:	095b      	lsrs	r3, r3, #5
 8007942:	2164      	movs	r1, #100	; 0x64
 8007944:	fb01 f303 	mul.w	r3, r1, r3
 8007948:	1ad3      	subs	r3, r2, r3
 800794a:	00db      	lsls	r3, r3, #3
 800794c:	3332      	adds	r3, #50	; 0x32
 800794e:	4a67      	ldr	r2, [pc, #412]	; (8007aec <UART_SetConfig+0x38c>)
 8007950:	fba2 2303 	umull	r2, r3, r2, r3
 8007954:	095b      	lsrs	r3, r3, #5
 8007956:	f003 0207 	and.w	r2, r3, #7
 800795a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4432      	add	r2, r6
 8007960:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007962:	e0b9      	b.n	8007ad8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007964:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007966:	461c      	mov	r4, r3
 8007968:	f04f 0500 	mov.w	r5, #0
 800796c:	4622      	mov	r2, r4
 800796e:	462b      	mov	r3, r5
 8007970:	1891      	adds	r1, r2, r2
 8007972:	6139      	str	r1, [r7, #16]
 8007974:	415b      	adcs	r3, r3
 8007976:	617b      	str	r3, [r7, #20]
 8007978:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800797c:	1912      	adds	r2, r2, r4
 800797e:	eb45 0303 	adc.w	r3, r5, r3
 8007982:	f04f 0000 	mov.w	r0, #0
 8007986:	f04f 0100 	mov.w	r1, #0
 800798a:	00d9      	lsls	r1, r3, #3
 800798c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007990:	00d0      	lsls	r0, r2, #3
 8007992:	4602      	mov	r2, r0
 8007994:	460b      	mov	r3, r1
 8007996:	eb12 0804 	adds.w	r8, r2, r4
 800799a:	eb43 0905 	adc.w	r9, r3, r5
 800799e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	4618      	mov	r0, r3
 80079a4:	f04f 0100 	mov.w	r1, #0
 80079a8:	f04f 0200 	mov.w	r2, #0
 80079ac:	f04f 0300 	mov.w	r3, #0
 80079b0:	008b      	lsls	r3, r1, #2
 80079b2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80079b6:	0082      	lsls	r2, r0, #2
 80079b8:	4640      	mov	r0, r8
 80079ba:	4649      	mov	r1, r9
 80079bc:	f7fc f872 	bl	8003aa4 <__aeabi_uldivmod>
 80079c0:	4602      	mov	r2, r0
 80079c2:	460b      	mov	r3, r1
 80079c4:	4b49      	ldr	r3, [pc, #292]	; (8007aec <UART_SetConfig+0x38c>)
 80079c6:	fba3 2302 	umull	r2, r3, r3, r2
 80079ca:	095b      	lsrs	r3, r3, #5
 80079cc:	011e      	lsls	r6, r3, #4
 80079ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80079d0:	4618      	mov	r0, r3
 80079d2:	f04f 0100 	mov.w	r1, #0
 80079d6:	4602      	mov	r2, r0
 80079d8:	460b      	mov	r3, r1
 80079da:	1894      	adds	r4, r2, r2
 80079dc:	60bc      	str	r4, [r7, #8]
 80079de:	415b      	adcs	r3, r3
 80079e0:	60fb      	str	r3, [r7, #12]
 80079e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80079e6:	1812      	adds	r2, r2, r0
 80079e8:	eb41 0303 	adc.w	r3, r1, r3
 80079ec:	f04f 0400 	mov.w	r4, #0
 80079f0:	f04f 0500 	mov.w	r5, #0
 80079f4:	00dd      	lsls	r5, r3, #3
 80079f6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80079fa:	00d4      	lsls	r4, r2, #3
 80079fc:	4622      	mov	r2, r4
 80079fe:	462b      	mov	r3, r5
 8007a00:	1814      	adds	r4, r2, r0
 8007a02:	64bc      	str	r4, [r7, #72]	; 0x48
 8007a04:	414b      	adcs	r3, r1
 8007a06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007a08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f04f 0100 	mov.w	r1, #0
 8007a12:	f04f 0200 	mov.w	r2, #0
 8007a16:	f04f 0300 	mov.w	r3, #0
 8007a1a:	008b      	lsls	r3, r1, #2
 8007a1c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007a20:	0082      	lsls	r2, r0, #2
 8007a22:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007a26:	f7fc f83d 	bl	8003aa4 <__aeabi_uldivmod>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	4b2f      	ldr	r3, [pc, #188]	; (8007aec <UART_SetConfig+0x38c>)
 8007a30:	fba3 1302 	umull	r1, r3, r3, r2
 8007a34:	095b      	lsrs	r3, r3, #5
 8007a36:	2164      	movs	r1, #100	; 0x64
 8007a38:	fb01 f303 	mul.w	r3, r1, r3
 8007a3c:	1ad3      	subs	r3, r2, r3
 8007a3e:	011b      	lsls	r3, r3, #4
 8007a40:	3332      	adds	r3, #50	; 0x32
 8007a42:	4a2a      	ldr	r2, [pc, #168]	; (8007aec <UART_SetConfig+0x38c>)
 8007a44:	fba2 2303 	umull	r2, r3, r2, r3
 8007a48:	095b      	lsrs	r3, r3, #5
 8007a4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a4e:	441e      	add	r6, r3
 8007a50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a52:	4618      	mov	r0, r3
 8007a54:	f04f 0100 	mov.w	r1, #0
 8007a58:	4602      	mov	r2, r0
 8007a5a:	460b      	mov	r3, r1
 8007a5c:	1894      	adds	r4, r2, r2
 8007a5e:	603c      	str	r4, [r7, #0]
 8007a60:	415b      	adcs	r3, r3
 8007a62:	607b      	str	r3, [r7, #4]
 8007a64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a68:	1812      	adds	r2, r2, r0
 8007a6a:	eb41 0303 	adc.w	r3, r1, r3
 8007a6e:	f04f 0400 	mov.w	r4, #0
 8007a72:	f04f 0500 	mov.w	r5, #0
 8007a76:	00dd      	lsls	r5, r3, #3
 8007a78:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007a7c:	00d4      	lsls	r4, r2, #3
 8007a7e:	4622      	mov	r2, r4
 8007a80:	462b      	mov	r3, r5
 8007a82:	eb12 0a00 	adds.w	sl, r2, r0
 8007a86:	eb43 0b01 	adc.w	fp, r3, r1
 8007a8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f04f 0100 	mov.w	r1, #0
 8007a94:	f04f 0200 	mov.w	r2, #0
 8007a98:	f04f 0300 	mov.w	r3, #0
 8007a9c:	008b      	lsls	r3, r1, #2
 8007a9e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007aa2:	0082      	lsls	r2, r0, #2
 8007aa4:	4650      	mov	r0, sl
 8007aa6:	4659      	mov	r1, fp
 8007aa8:	f7fb fffc 	bl	8003aa4 <__aeabi_uldivmod>
 8007aac:	4602      	mov	r2, r0
 8007aae:	460b      	mov	r3, r1
 8007ab0:	4b0e      	ldr	r3, [pc, #56]	; (8007aec <UART_SetConfig+0x38c>)
 8007ab2:	fba3 1302 	umull	r1, r3, r3, r2
 8007ab6:	095b      	lsrs	r3, r3, #5
 8007ab8:	2164      	movs	r1, #100	; 0x64
 8007aba:	fb01 f303 	mul.w	r3, r1, r3
 8007abe:	1ad3      	subs	r3, r2, r3
 8007ac0:	011b      	lsls	r3, r3, #4
 8007ac2:	3332      	adds	r3, #50	; 0x32
 8007ac4:	4a09      	ldr	r2, [pc, #36]	; (8007aec <UART_SetConfig+0x38c>)
 8007ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8007aca:	095b      	lsrs	r3, r3, #5
 8007acc:	f003 020f 	and.w	r2, r3, #15
 8007ad0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4432      	add	r2, r6
 8007ad6:	609a      	str	r2, [r3, #8]
}
 8007ad8:	bf00      	nop
 8007ada:	377c      	adds	r7, #124	; 0x7c
 8007adc:	46bd      	mov	sp, r7
 8007ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ae2:	bf00      	nop
 8007ae4:	40011000 	.word	0x40011000
 8007ae8:	40011400 	.word	0x40011400
 8007aec:	51eb851f 	.word	0x51eb851f

08007af0 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b088      	sub	sp, #32
 8007af4:	af04      	add	r7, sp, #16
 8007af6:	4603      	mov	r3, r0
 8007af8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 8007afa:	4b34      	ldr	r3, [pc, #208]	; (8007bcc <set_int_enable+0xdc>)
 8007afc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d027      	beq.n	8007b54 <set_int_enable+0x64>
        if (enable)
 8007b04:	79fb      	ldrb	r3, [r7, #7]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d002      	beq.n	8007b10 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 8007b0a:	2302      	movs	r3, #2
 8007b0c:	73fb      	strb	r3, [r7, #15]
 8007b0e:	e001      	b.n	8007b14 <set_int_enable+0x24>
        else
            tmp = 0x00;
 8007b10:	2300      	movs	r3, #0
 8007b12:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8007b14:	4b2d      	ldr	r3, [pc, #180]	; (8007bcc <set_int_enable+0xdc>)
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	781b      	ldrb	r3, [r3, #0]
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	005b      	lsls	r3, r3, #1
 8007b1e:	b299      	uxth	r1, r3
 8007b20:	4b2a      	ldr	r3, [pc, #168]	; (8007bcc <set_int_enable+0xdc>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	7c5b      	ldrb	r3, [r3, #17]
 8007b26:	b29a      	uxth	r2, r3
 8007b28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007b2c:	9302      	str	r3, [sp, #8]
 8007b2e:	2301      	movs	r3, #1
 8007b30:	9301      	str	r3, [sp, #4]
 8007b32:	f107 030f 	add.w	r3, r7, #15
 8007b36:	9300      	str	r3, [sp, #0]
 8007b38:	2301      	movs	r3, #1
 8007b3a:	4825      	ldr	r0, [pc, #148]	; (8007bd0 <set_int_enable+0xe0>)
 8007b3c:	f7fd fd80 	bl	8005640 <HAL_I2C_Mem_Write>
 8007b40:	4603      	mov	r3, r0
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d002      	beq.n	8007b4c <set_int_enable+0x5c>
            return -1;
 8007b46:	f04f 33ff 	mov.w	r3, #4294967295
 8007b4a:	e03b      	b.n	8007bc4 <set_int_enable+0xd4>
        st.chip_cfg.int_enable = tmp;
 8007b4c:	7bfa      	ldrb	r2, [r7, #15]
 8007b4e:	4b1f      	ldr	r3, [pc, #124]	; (8007bcc <set_int_enable+0xdc>)
 8007b50:	745a      	strb	r2, [r3, #17]
 8007b52:	e036      	b.n	8007bc2 <set_int_enable+0xd2>
    } else {
        if (!st.chip_cfg.sensors)
 8007b54:	4b1d      	ldr	r3, [pc, #116]	; (8007bcc <set_int_enable+0xdc>)
 8007b56:	7a9b      	ldrb	r3, [r3, #10]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d102      	bne.n	8007b62 <set_int_enable+0x72>
            return -1;
 8007b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8007b60:	e030      	b.n	8007bc4 <set_int_enable+0xd4>
        if (enable && st.chip_cfg.int_enable)
 8007b62:	79fb      	ldrb	r3, [r7, #7]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d005      	beq.n	8007b74 <set_int_enable+0x84>
 8007b68:	4b18      	ldr	r3, [pc, #96]	; (8007bcc <set_int_enable+0xdc>)
 8007b6a:	7c5b      	ldrb	r3, [r3, #17]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d001      	beq.n	8007b74 <set_int_enable+0x84>
            return 0;
 8007b70:	2300      	movs	r3, #0
 8007b72:	e027      	b.n	8007bc4 <set_int_enable+0xd4>
        if (enable)
 8007b74:	79fb      	ldrb	r3, [r7, #7]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d002      	beq.n	8007b80 <set_int_enable+0x90>
            tmp = BIT_DATA_RDY_EN;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	73fb      	strb	r3, [r7, #15]
 8007b7e:	e001      	b.n	8007b84 <set_int_enable+0x94>
        else
            tmp = 0x00;
 8007b80:	2300      	movs	r3, #0
 8007b82:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8007b84:	4b11      	ldr	r3, [pc, #68]	; (8007bcc <set_int_enable+0xdc>)
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	781b      	ldrb	r3, [r3, #0]
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	005b      	lsls	r3, r3, #1
 8007b8e:	b299      	uxth	r1, r3
 8007b90:	4b0e      	ldr	r3, [pc, #56]	; (8007bcc <set_int_enable+0xdc>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	7c5b      	ldrb	r3, [r3, #17]
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007b9c:	9302      	str	r3, [sp, #8]
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	9301      	str	r3, [sp, #4]
 8007ba2:	f107 030f 	add.w	r3, r7, #15
 8007ba6:	9300      	str	r3, [sp, #0]
 8007ba8:	2301      	movs	r3, #1
 8007baa:	4809      	ldr	r0, [pc, #36]	; (8007bd0 <set_int_enable+0xe0>)
 8007bac:	f7fd fd48 	bl	8005640 <HAL_I2C_Mem_Write>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d002      	beq.n	8007bbc <set_int_enable+0xcc>
            return -1;
 8007bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8007bba:	e003      	b.n	8007bc4 <set_int_enable+0xd4>
        st.chip_cfg.int_enable = tmp;
 8007bbc:	7bfa      	ldrb	r2, [r7, #15]
 8007bbe:	4b03      	ldr	r3, [pc, #12]	; (8007bcc <set_int_enable+0xdc>)
 8007bc0:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 8007bc2:	2300      	movs	r3, #0
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	3710      	adds	r7, #16
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bd80      	pop	{r7, pc}
 8007bcc:	2000001c 	.word	0x2000001c
 8007bd0:	20000b20 	.word	0x20000b20

08007bd4 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)//struct int_param_s *int_param)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b086      	sub	sp, #24
 8007bd8:	af04      	add	r7, sp, #16
    unsigned char data[6];

    /* Reset device. */
    data[0] = BIT_RESET;
 8007bda:	2380      	movs	r3, #128	; 0x80
 8007bdc:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8007bde:	4b5a      	ldr	r3, [pc, #360]	; (8007d48 <mpu_init+0x174>)
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	781b      	ldrb	r3, [r3, #0]
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	005b      	lsls	r3, r3, #1
 8007be8:	b299      	uxth	r1, r3
 8007bea:	4b57      	ldr	r3, [pc, #348]	; (8007d48 <mpu_init+0x174>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	7d5b      	ldrb	r3, [r3, #21]
 8007bf0:	b29a      	uxth	r2, r3
 8007bf2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007bf6:	9302      	str	r3, [sp, #8]
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	9301      	str	r3, [sp, #4]
 8007bfc:	463b      	mov	r3, r7
 8007bfe:	9300      	str	r3, [sp, #0]
 8007c00:	2301      	movs	r3, #1
 8007c02:	4852      	ldr	r0, [pc, #328]	; (8007d4c <mpu_init+0x178>)
 8007c04:	f7fd fd1c 	bl	8005640 <HAL_I2C_Mem_Write>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d002      	beq.n	8007c14 <mpu_init+0x40>
        return -1;
 8007c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8007c12:	e094      	b.n	8007d3e <mpu_init+0x16a>
    delay_ms(100);
 8007c14:	2064      	movs	r0, #100	; 0x64
 8007c16:	f7fd f883 	bl	8004d20 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8007c1e:	4b4a      	ldr	r3, [pc, #296]	; (8007d48 <mpu_init+0x174>)
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	781b      	ldrb	r3, [r3, #0]
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	005b      	lsls	r3, r3, #1
 8007c28:	b299      	uxth	r1, r3
 8007c2a:	4b47      	ldr	r3, [pc, #284]	; (8007d48 <mpu_init+0x174>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	7d5b      	ldrb	r3, [r3, #21]
 8007c30:	b29a      	uxth	r2, r3
 8007c32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007c36:	9302      	str	r3, [sp, #8]
 8007c38:	2301      	movs	r3, #1
 8007c3a:	9301      	str	r3, [sp, #4]
 8007c3c:	463b      	mov	r3, r7
 8007c3e:	9300      	str	r3, [sp, #0]
 8007c40:	2301      	movs	r3, #1
 8007c42:	4842      	ldr	r0, [pc, #264]	; (8007d4c <mpu_init+0x178>)
 8007c44:	f7fd fcfc 	bl	8005640 <HAL_I2C_Mem_Write>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d002      	beq.n	8007c54 <mpu_init+0x80>
        return -1;
 8007c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8007c52:	e074      	b.n	8007d3e <mpu_init+0x16a>

   st.chip_cfg.accel_half = 0;
 8007c54:	4b3c      	ldr	r3, [pc, #240]	; (8007d48 <mpu_init+0x174>)
 8007c56:	2200      	movs	r2, #0
 8007c58:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8007c5a:	4b3b      	ldr	r3, [pc, #236]	; (8007d48 <mpu_init+0x174>)
 8007c5c:	22ff      	movs	r2, #255	; 0xff
 8007c5e:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8007c60:	4b39      	ldr	r3, [pc, #228]	; (8007d48 <mpu_init+0x174>)
 8007c62:	22ff      	movs	r2, #255	; 0xff
 8007c64:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8007c66:	4b38      	ldr	r3, [pc, #224]	; (8007d48 <mpu_init+0x174>)
 8007c68:	22ff      	movs	r2, #255	; 0xff
 8007c6a:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8007c6c:	4b36      	ldr	r3, [pc, #216]	; (8007d48 <mpu_init+0x174>)
 8007c6e:	22ff      	movs	r2, #255	; 0xff
 8007c70:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8007c72:	4b35      	ldr	r3, [pc, #212]	; (8007d48 <mpu_init+0x174>)
 8007c74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007c78:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8007c7a:	4b33      	ldr	r3, [pc, #204]	; (8007d48 <mpu_init+0x174>)
 8007c7c:	22ff      	movs	r2, #255	; 0xff
 8007c7e:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8007c80:	4b31      	ldr	r3, [pc, #196]	; (8007d48 <mpu_init+0x174>)
 8007c82:	22ff      	movs	r2, #255	; 0xff
 8007c84:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8007c86:	4b30      	ldr	r3, [pc, #192]	; (8007d48 <mpu_init+0x174>)
 8007c88:	2201      	movs	r2, #1
 8007c8a:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8007c8c:	4b2e      	ldr	r3, [pc, #184]	; (8007d48 <mpu_init+0x174>)
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    st.chip_cfg.latched_int = 0;
 8007c94:	4b2c      	ldr	r3, [pc, #176]	; (8007d48 <mpu_init+0x174>)
 8007c96:	2200      	movs	r2, #0
 8007c98:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    st.chip_cfg.int_motion_only = 0;
 8007c9c:	4b2a      	ldr	r3, [pc, #168]	; (8007d48 <mpu_init+0x174>)
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 8007ca2:	4b29      	ldr	r3, [pc, #164]	; (8007d48 <mpu_init+0x174>)
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 8007ca8:	220c      	movs	r2, #12
 8007caa:	2100      	movs	r1, #0
 8007cac:	4828      	ldr	r0, [pc, #160]	; (8007d50 <mpu_init+0x17c>)
 8007cae:	f005 f8af 	bl	800ce10 <memset>
    st.chip_cfg.dmp_on = 0;
 8007cb2:	4b25      	ldr	r3, [pc, #148]	; (8007d48 <mpu_init+0x174>)
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    st.chip_cfg.dmp_loaded = 0;
 8007cba:	4b23      	ldr	r3, [pc, #140]	; (8007d48 <mpu_init+0x174>)
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 8007cc2:	4b21      	ldr	r3, [pc, #132]	; (8007d48 <mpu_init+0x174>)
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	84da      	strh	r2, [r3, #38]	; 0x26

    if (mpu_set_gyro_fsr(2000))
 8007cc8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8007ccc:	f000 fa90 	bl	80081f0 <mpu_set_gyro_fsr>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d002      	beq.n	8007cdc <mpu_init+0x108>
        return -1;
 8007cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8007cda:	e030      	b.n	8007d3e <mpu_init+0x16a>
    if (mpu_set_accel_fsr(2))
 8007cdc:	2002      	movs	r0, #2
 8007cde:	f000 fb23 	bl	8008328 <mpu_set_accel_fsr>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d002      	beq.n	8007cee <mpu_init+0x11a>
        return -1;
 8007ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8007cec:	e027      	b.n	8007d3e <mpu_init+0x16a>
    if (mpu_set_lpf(42))
 8007cee:	202a      	movs	r0, #42	; 0x2a
 8007cf0:	f000 fbcc 	bl	800848c <mpu_set_lpf>
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d002      	beq.n	8007d00 <mpu_init+0x12c>
        return -1;
 8007cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8007cfe:	e01e      	b.n	8007d3e <mpu_init+0x16a>
    if (mpu_set_sample_rate(50))
 8007d00:	2032      	movs	r0, #50	; 0x32
 8007d02:	f000 fc39 	bl	8008578 <mpu_set_sample_rate>
 8007d06:	4603      	mov	r3, r0
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d002      	beq.n	8007d12 <mpu_init+0x13e>
        return -1;
 8007d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8007d10:	e015      	b.n	8007d3e <mpu_init+0x16a>
    if (mpu_configure_fifo(0))
 8007d12:	2000      	movs	r0, #0
 8007d14:	f000 fd2a 	bl	800876c <mpu_configure_fifo>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d002      	beq.n	8007d24 <mpu_init+0x150>
        return -1;
 8007d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8007d22:	e00c      	b.n	8007d3e <mpu_init+0x16a>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 8007d24:	2000      	movs	r0, #0
 8007d26:	f000 feb1 	bl	8008a8c <mpu_set_bypass>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d002      	beq.n	8007d36 <mpu_init+0x162>
        return -1;
 8007d30:	f04f 33ff 	mov.w	r3, #4294967295
 8007d34:	e003      	b.n	8007d3e <mpu_init+0x16a>
#endif

    mpu_set_sensors(0);
 8007d36:	2000      	movs	r0, #0
 8007d38:	f000 fd6a 	bl	8008810 <mpu_set_sensors>
    return 0;
 8007d3c:	2300      	movs	r3, #0
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3708      	adds	r7, #8
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}
 8007d46:	bf00      	nop
 8007d48:	2000001c 	.word	0x2000001c
 8007d4c:	20000b20 	.word	0x20000b20
 8007d50:	20000032 	.word	0x20000032

08007d54 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned short rate)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b088      	sub	sp, #32
 8007d58:	af04      	add	r7, sp, #16
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    if (rate > 40)
 8007d5e:	88fb      	ldrh	r3, [r7, #6]
 8007d60:	2b28      	cmp	r3, #40	; 0x28
 8007d62:	d902      	bls.n	8007d6a <mpu_lp_accel_mode+0x16>
        return -1;
 8007d64:	f04f 33ff 	mov.w	r3, #4294967295
 8007d68:	e080      	b.n	8007e6c <mpu_lp_accel_mode+0x118>

    if (!rate) {
 8007d6a:	88fb      	ldrh	r3, [r7, #6]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d127      	bne.n	8007dc0 <mpu_lp_accel_mode+0x6c>
        mpu_set_int_latched(0);
 8007d70:	2000      	movs	r0, #0
 8007d72:	f000 ff95 	bl	8008ca0 <mpu_set_int_latched>
        tmp[0] = 0;
 8007d76:	2300      	movs	r3, #0
 8007d78:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 8007d7a:	2307      	movs	r3, #7
 8007d7c:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8007d7e:	4b3d      	ldr	r3, [pc, #244]	; (8007e74 <mpu_lp_accel_mode+0x120>)
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	781b      	ldrb	r3, [r3, #0]
 8007d84:	b29b      	uxth	r3, r3
 8007d86:	005b      	lsls	r3, r3, #1
 8007d88:	b299      	uxth	r1, r3
 8007d8a:	4b3a      	ldr	r3, [pc, #232]	; (8007e74 <mpu_lp_accel_mode+0x120>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	7d5b      	ldrb	r3, [r3, #21]
 8007d90:	b29a      	uxth	r2, r3
 8007d92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007d96:	9302      	str	r3, [sp, #8]
 8007d98:	2302      	movs	r3, #2
 8007d9a:	9301      	str	r3, [sp, #4]
 8007d9c:	f107 030c 	add.w	r3, r7, #12
 8007da0:	9300      	str	r3, [sp, #0]
 8007da2:	2301      	movs	r3, #1
 8007da4:	4834      	ldr	r0, [pc, #208]	; (8007e78 <mpu_lp_accel_mode+0x124>)
 8007da6:	f7fd fc4b 	bl	8005640 <HAL_I2C_Mem_Write>
 8007daa:	4603      	mov	r3, r0
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d002      	beq.n	8007db6 <mpu_lp_accel_mode+0x62>
            return -1;
 8007db0:	f04f 33ff 	mov.w	r3, #4294967295
 8007db4:	e05a      	b.n	8007e6c <mpu_lp_accel_mode+0x118>
        st.chip_cfg.lp_accel_mode = 0;
 8007db6:	4b2f      	ldr	r3, [pc, #188]	; (8007e74 <mpu_lp_accel_mode+0x120>)
 8007db8:	2200      	movs	r2, #0
 8007dba:	751a      	strb	r2, [r3, #20]
        return 0;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	e055      	b.n	8007e6c <mpu_lp_accel_mode+0x118>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 8007dc0:	2001      	movs	r0, #1
 8007dc2:	f000 ff6d 	bl	8008ca0 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8007dc6:	2320      	movs	r3, #32
 8007dc8:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 8007dca:	88fb      	ldrh	r3, [r7, #6]
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d105      	bne.n	8007ddc <mpu_lp_accel_mode+0x88>
        tmp[1] = INV_LPA_1_25HZ;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8007dd4:	2005      	movs	r0, #5
 8007dd6:	f000 fb59 	bl	800848c <mpu_set_lpf>
 8007dda:	e016      	b.n	8007e0a <mpu_lp_accel_mode+0xb6>
    } else if (rate <= 5) {
 8007ddc:	88fb      	ldrh	r3, [r7, #6]
 8007dde:	2b05      	cmp	r3, #5
 8007de0:	d805      	bhi.n	8007dee <mpu_lp_accel_mode+0x9a>
        tmp[1] = INV_LPA_5HZ;
 8007de2:	2301      	movs	r3, #1
 8007de4:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8007de6:	2005      	movs	r0, #5
 8007de8:	f000 fb50 	bl	800848c <mpu_set_lpf>
 8007dec:	e00d      	b.n	8007e0a <mpu_lp_accel_mode+0xb6>
    } else if (rate <= 20) {
 8007dee:	88fb      	ldrh	r3, [r7, #6]
 8007df0:	2b14      	cmp	r3, #20
 8007df2:	d805      	bhi.n	8007e00 <mpu_lp_accel_mode+0xac>
        tmp[1] = INV_LPA_20HZ;
 8007df4:	2302      	movs	r3, #2
 8007df6:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8007df8:	200a      	movs	r0, #10
 8007dfa:	f000 fb47 	bl	800848c <mpu_set_lpf>
 8007dfe:	e004      	b.n	8007e0a <mpu_lp_accel_mode+0xb6>
    } else {
        tmp[1] = INV_LPA_40HZ;
 8007e00:	2303      	movs	r3, #3
 8007e02:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 8007e04:	2014      	movs	r0, #20
 8007e06:	f000 fb41 	bl	800848c <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 8007e0a:	7b7b      	ldrb	r3, [r7, #13]
 8007e0c:	019b      	lsls	r3, r3, #6
 8007e0e:	b25b      	sxtb	r3, r3
 8007e10:	f043 0307 	orr.w	r3, r3, #7
 8007e14:	b25b      	sxtb	r3, r3
 8007e16:	b2db      	uxtb	r3, r3
 8007e18:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8007e1a:	4b16      	ldr	r3, [pc, #88]	; (8007e74 <mpu_lp_accel_mode+0x120>)
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	b29b      	uxth	r3, r3
 8007e22:	005b      	lsls	r3, r3, #1
 8007e24:	b299      	uxth	r1, r3
 8007e26:	4b13      	ldr	r3, [pc, #76]	; (8007e74 <mpu_lp_accel_mode+0x120>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	7d5b      	ldrb	r3, [r3, #21]
 8007e2c:	b29a      	uxth	r2, r3
 8007e2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007e32:	9302      	str	r3, [sp, #8]
 8007e34:	2302      	movs	r3, #2
 8007e36:	9301      	str	r3, [sp, #4]
 8007e38:	f107 030c 	add.w	r3, r7, #12
 8007e3c:	9300      	str	r3, [sp, #0]
 8007e3e:	2301      	movs	r3, #1
 8007e40:	480d      	ldr	r0, [pc, #52]	; (8007e78 <mpu_lp_accel_mode+0x124>)
 8007e42:	f7fd fbfd 	bl	8005640 <HAL_I2C_Mem_Write>
 8007e46:	4603      	mov	r3, r0
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d002      	beq.n	8007e52 <mpu_lp_accel_mode+0xfe>
        return -1;
 8007e4c:	f04f 33ff 	mov.w	r3, #4294967295
 8007e50:	e00c      	b.n	8007e6c <mpu_lp_accel_mode+0x118>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8007e52:	4b08      	ldr	r3, [pc, #32]	; (8007e74 <mpu_lp_accel_mode+0x120>)
 8007e54:	2208      	movs	r2, #8
 8007e56:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8007e58:	4b06      	ldr	r3, [pc, #24]	; (8007e74 <mpu_lp_accel_mode+0x120>)
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8007e5e:	4b05      	ldr	r3, [pc, #20]	; (8007e74 <mpu_lp_accel_mode+0x120>)
 8007e60:	2201      	movs	r2, #1
 8007e62:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8007e64:	2000      	movs	r0, #0
 8007e66:	f000 fc81 	bl	800876c <mpu_configure_fifo>

    return 0;
 8007e6a:	2300      	movs	r3, #0
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3710      	adds	r7, #16
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}
 8007e74:	2000001c 	.word	0x2000001c
 8007e78:	20000b20 	.word	0x20000b20

08007e7c <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b086      	sub	sp, #24
 8007e80:	af04      	add	r7, sp, #16
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8007e82:	4b9d      	ldr	r3, [pc, #628]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007e84:	7a9b      	ldrb	r3, [r3, #10]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d102      	bne.n	8007e90 <mpu_reset_fifo+0x14>
        return -1;
 8007e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8007e8e:	e170      	b.n	8008172 <mpu_reset_fifo+0x2f6>

    data = 0;
 8007e90:	2300      	movs	r3, #0
 8007e92:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8007e94:	4b98      	ldr	r3, [pc, #608]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	781b      	ldrb	r3, [r3, #0]
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	005b      	lsls	r3, r3, #1
 8007e9e:	b299      	uxth	r1, r3
 8007ea0:	4b95      	ldr	r3, [pc, #596]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	7c5b      	ldrb	r3, [r3, #17]
 8007ea6:	b29a      	uxth	r2, r3
 8007ea8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007eac:	9302      	str	r3, [sp, #8]
 8007eae:	2301      	movs	r3, #1
 8007eb0:	9301      	str	r3, [sp, #4]
 8007eb2:	1dfb      	adds	r3, r7, #7
 8007eb4:	9300      	str	r3, [sp, #0]
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	4890      	ldr	r0, [pc, #576]	; (80080fc <mpu_reset_fifo+0x280>)
 8007eba:	f7fd fbc1 	bl	8005640 <HAL_I2C_Mem_Write>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d002      	beq.n	8007eca <mpu_reset_fifo+0x4e>
        return -1;
 8007ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8007ec8:	e153      	b.n	8008172 <mpu_reset_fifo+0x2f6>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8007eca:	4b8b      	ldr	r3, [pc, #556]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	781b      	ldrb	r3, [r3, #0]
 8007ed0:	b29b      	uxth	r3, r3
 8007ed2:	005b      	lsls	r3, r3, #1
 8007ed4:	b299      	uxth	r1, r3
 8007ed6:	4b88      	ldr	r3, [pc, #544]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	795b      	ldrb	r3, [r3, #5]
 8007edc:	b29a      	uxth	r2, r3
 8007ede:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007ee2:	9302      	str	r3, [sp, #8]
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	9301      	str	r3, [sp, #4]
 8007ee8:	1dfb      	adds	r3, r7, #7
 8007eea:	9300      	str	r3, [sp, #0]
 8007eec:	2301      	movs	r3, #1
 8007eee:	4883      	ldr	r0, [pc, #524]	; (80080fc <mpu_reset_fifo+0x280>)
 8007ef0:	f7fd fba6 	bl	8005640 <HAL_I2C_Mem_Write>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d002      	beq.n	8007f00 <mpu_reset_fifo+0x84>
        return -1;
 8007efa:	f04f 33ff 	mov.w	r3, #4294967295
 8007efe:	e138      	b.n	8008172 <mpu_reset_fifo+0x2f6>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8007f00:	4b7d      	ldr	r3, [pc, #500]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	005b      	lsls	r3, r3, #1
 8007f0a:	b299      	uxth	r1, r3
 8007f0c:	4b7a      	ldr	r3, [pc, #488]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	791b      	ldrb	r3, [r3, #4]
 8007f12:	b29a      	uxth	r2, r3
 8007f14:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007f18:	9302      	str	r3, [sp, #8]
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	9301      	str	r3, [sp, #4]
 8007f1e:	1dfb      	adds	r3, r7, #7
 8007f20:	9300      	str	r3, [sp, #0]
 8007f22:	2301      	movs	r3, #1
 8007f24:	4875      	ldr	r0, [pc, #468]	; (80080fc <mpu_reset_fifo+0x280>)
 8007f26:	f7fd fb8b 	bl	8005640 <HAL_I2C_Mem_Write>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d002      	beq.n	8007f36 <mpu_reset_fifo+0xba>
        return -1;
 8007f30:	f04f 33ff 	mov.w	r3, #4294967295
 8007f34:	e11d      	b.n	8008172 <mpu_reset_fifo+0x2f6>

    if (st.chip_cfg.dmp_on) {
 8007f36:	4b70      	ldr	r3, [pc, #448]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007f38:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	f000 808a 	beq.w	8008056 <mpu_reset_fifo+0x1da>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8007f42:	230c      	movs	r3, #12
 8007f44:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8007f46:	4b6c      	ldr	r3, [pc, #432]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	781b      	ldrb	r3, [r3, #0]
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	005b      	lsls	r3, r3, #1
 8007f50:	b299      	uxth	r1, r3
 8007f52:	4b69      	ldr	r3, [pc, #420]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	791b      	ldrb	r3, [r3, #4]
 8007f58:	b29a      	uxth	r2, r3
 8007f5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007f5e:	9302      	str	r3, [sp, #8]
 8007f60:	2301      	movs	r3, #1
 8007f62:	9301      	str	r3, [sp, #4]
 8007f64:	1dfb      	adds	r3, r7, #7
 8007f66:	9300      	str	r3, [sp, #0]
 8007f68:	2301      	movs	r3, #1
 8007f6a:	4864      	ldr	r0, [pc, #400]	; (80080fc <mpu_reset_fifo+0x280>)
 8007f6c:	f7fd fb68 	bl	8005640 <HAL_I2C_Mem_Write>
 8007f70:	4603      	mov	r3, r0
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d002      	beq.n	8007f7c <mpu_reset_fifo+0x100>
            return -1;
 8007f76:	f04f 33ff 	mov.w	r3, #4294967295
 8007f7a:	e0fa      	b.n	8008172 <mpu_reset_fifo+0x2f6>
        delay_ms(50);
 8007f7c:	2032      	movs	r0, #50	; 0x32
 8007f7e:	f7fc fecf 	bl	8004d20 <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8007f82:	23c0      	movs	r3, #192	; 0xc0
 8007f84:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8007f86:	4b5c      	ldr	r3, [pc, #368]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007f88:	7a9b      	ldrb	r3, [r3, #10]
 8007f8a:	f003 0301 	and.w	r3, r3, #1
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d004      	beq.n	8007f9c <mpu_reset_fifo+0x120>
            data |= BIT_AUX_IF_EN;
 8007f92:	79fb      	ldrb	r3, [r7, #7]
 8007f94:	f043 0320 	orr.w	r3, r3, #32
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8007f9c:	4b56      	ldr	r3, [pc, #344]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	005b      	lsls	r3, r3, #1
 8007fa6:	b299      	uxth	r1, r3
 8007fa8:	4b53      	ldr	r3, [pc, #332]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	791b      	ldrb	r3, [r3, #4]
 8007fae:	b29a      	uxth	r2, r3
 8007fb0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007fb4:	9302      	str	r3, [sp, #8]
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	9301      	str	r3, [sp, #4]
 8007fba:	1dfb      	adds	r3, r7, #7
 8007fbc:	9300      	str	r3, [sp, #0]
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	484e      	ldr	r0, [pc, #312]	; (80080fc <mpu_reset_fifo+0x280>)
 8007fc2:	f7fd fb3d 	bl	8005640 <HAL_I2C_Mem_Write>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d002      	beq.n	8007fd2 <mpu_reset_fifo+0x156>
            return -1;
 8007fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8007fd0:	e0cf      	b.n	8008172 <mpu_reset_fifo+0x2f6>
        if (st.chip_cfg.int_enable)
 8007fd2:	4b49      	ldr	r3, [pc, #292]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007fd4:	7c5b      	ldrb	r3, [r3, #17]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d002      	beq.n	8007fe0 <mpu_reset_fifo+0x164>
            data = BIT_DMP_INT_EN;
 8007fda:	2302      	movs	r3, #2
 8007fdc:	71fb      	strb	r3, [r7, #7]
 8007fde:	e001      	b.n	8007fe4 <mpu_reset_fifo+0x168>
        else
            data = 0;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8007fe4:	4b44      	ldr	r3, [pc, #272]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	781b      	ldrb	r3, [r3, #0]
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	005b      	lsls	r3, r3, #1
 8007fee:	b299      	uxth	r1, r3
 8007ff0:	4b41      	ldr	r3, [pc, #260]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	7c5b      	ldrb	r3, [r3, #17]
 8007ff6:	b29a      	uxth	r2, r3
 8007ff8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007ffc:	9302      	str	r3, [sp, #8]
 8007ffe:	2301      	movs	r3, #1
 8008000:	9301      	str	r3, [sp, #4]
 8008002:	1dfb      	adds	r3, r7, #7
 8008004:	9300      	str	r3, [sp, #0]
 8008006:	2301      	movs	r3, #1
 8008008:	483c      	ldr	r0, [pc, #240]	; (80080fc <mpu_reset_fifo+0x280>)
 800800a:	f7fd fb19 	bl	8005640 <HAL_I2C_Mem_Write>
 800800e:	4603      	mov	r3, r0
 8008010:	2b00      	cmp	r3, #0
 8008012:	d002      	beq.n	800801a <mpu_reset_fifo+0x19e>
            return -1;
 8008014:	f04f 33ff 	mov.w	r3, #4294967295
 8008018:	e0ab      	b.n	8008172 <mpu_reset_fifo+0x2f6>
        data = 0;
 800801a:	2300      	movs	r3, #0
 800801c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 800801e:	4b36      	ldr	r3, [pc, #216]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	781b      	ldrb	r3, [r3, #0]
 8008024:	b29b      	uxth	r3, r3
 8008026:	005b      	lsls	r3, r3, #1
 8008028:	b299      	uxth	r1, r3
 800802a:	4b33      	ldr	r3, [pc, #204]	; (80080f8 <mpu_reset_fifo+0x27c>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	795b      	ldrb	r3, [r3, #5]
 8008030:	b29a      	uxth	r2, r3
 8008032:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008036:	9302      	str	r3, [sp, #8]
 8008038:	2301      	movs	r3, #1
 800803a:	9301      	str	r3, [sp, #4]
 800803c:	1dfb      	adds	r3, r7, #7
 800803e:	9300      	str	r3, [sp, #0]
 8008040:	2301      	movs	r3, #1
 8008042:	482e      	ldr	r0, [pc, #184]	; (80080fc <mpu_reset_fifo+0x280>)
 8008044:	f7fd fafc 	bl	8005640 <HAL_I2C_Mem_Write>
 8008048:	4603      	mov	r3, r0
 800804a:	2b00      	cmp	r3, #0
 800804c:	f000 8090 	beq.w	8008170 <mpu_reset_fifo+0x2f4>
            return -1;
 8008050:	f04f 33ff 	mov.w	r3, #4294967295
 8008054:	e08d      	b.n	8008172 <mpu_reset_fifo+0x2f6>
    } else {
        data = BIT_FIFO_RST;
 8008056:	2304      	movs	r3, #4
 8008058:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800805a:	4b27      	ldr	r3, [pc, #156]	; (80080f8 <mpu_reset_fifo+0x27c>)
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	b29b      	uxth	r3, r3
 8008062:	005b      	lsls	r3, r3, #1
 8008064:	b299      	uxth	r1, r3
 8008066:	4b24      	ldr	r3, [pc, #144]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	791b      	ldrb	r3, [r3, #4]
 800806c:	b29a      	uxth	r2, r3
 800806e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008072:	9302      	str	r3, [sp, #8]
 8008074:	2301      	movs	r3, #1
 8008076:	9301      	str	r3, [sp, #4]
 8008078:	1dfb      	adds	r3, r7, #7
 800807a:	9300      	str	r3, [sp, #0]
 800807c:	2301      	movs	r3, #1
 800807e:	481f      	ldr	r0, [pc, #124]	; (80080fc <mpu_reset_fifo+0x280>)
 8008080:	f7fd fade 	bl	8005640 <HAL_I2C_Mem_Write>
 8008084:	4603      	mov	r3, r0
 8008086:	2b00      	cmp	r3, #0
 8008088:	d002      	beq.n	8008090 <mpu_reset_fifo+0x214>
            return -1;
 800808a:	f04f 33ff 	mov.w	r3, #4294967295
 800808e:	e070      	b.n	8008172 <mpu_reset_fifo+0x2f6>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8008090:	4b19      	ldr	r3, [pc, #100]	; (80080f8 <mpu_reset_fifo+0x27c>)
 8008092:	7c9b      	ldrb	r3, [r3, #18]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d105      	bne.n	80080a4 <mpu_reset_fifo+0x228>
 8008098:	4b17      	ldr	r3, [pc, #92]	; (80080f8 <mpu_reset_fifo+0x27c>)
 800809a:	7a9b      	ldrb	r3, [r3, #10]
 800809c:	f003 0301 	and.w	r3, r3, #1
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d102      	bne.n	80080aa <mpu_reset_fifo+0x22e>
            data = BIT_FIFO_EN;
 80080a4:	2340      	movs	r3, #64	; 0x40
 80080a6:	71fb      	strb	r3, [r7, #7]
 80080a8:	e001      	b.n	80080ae <mpu_reset_fifo+0x232>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 80080aa:	2360      	movs	r3, #96	; 0x60
 80080ac:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80080ae:	4b12      	ldr	r3, [pc, #72]	; (80080f8 <mpu_reset_fifo+0x27c>)
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	781b      	ldrb	r3, [r3, #0]
 80080b4:	b29b      	uxth	r3, r3
 80080b6:	005b      	lsls	r3, r3, #1
 80080b8:	b299      	uxth	r1, r3
 80080ba:	4b0f      	ldr	r3, [pc, #60]	; (80080f8 <mpu_reset_fifo+0x27c>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	791b      	ldrb	r3, [r3, #4]
 80080c0:	b29a      	uxth	r2, r3
 80080c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80080c6:	9302      	str	r3, [sp, #8]
 80080c8:	2301      	movs	r3, #1
 80080ca:	9301      	str	r3, [sp, #4]
 80080cc:	1dfb      	adds	r3, r7, #7
 80080ce:	9300      	str	r3, [sp, #0]
 80080d0:	2301      	movs	r3, #1
 80080d2:	480a      	ldr	r0, [pc, #40]	; (80080fc <mpu_reset_fifo+0x280>)
 80080d4:	f7fd fab4 	bl	8005640 <HAL_I2C_Mem_Write>
 80080d8:	4603      	mov	r3, r0
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d002      	beq.n	80080e4 <mpu_reset_fifo+0x268>
            return -1;
 80080de:	f04f 33ff 	mov.w	r3, #4294967295
 80080e2:	e046      	b.n	8008172 <mpu_reset_fifo+0x2f6>
        delay_ms(50);
 80080e4:	2032      	movs	r0, #50	; 0x32
 80080e6:	f7fc fe1b 	bl	8004d20 <HAL_Delay>
        if (st.chip_cfg.int_enable)
 80080ea:	4b03      	ldr	r3, [pc, #12]	; (80080f8 <mpu_reset_fifo+0x27c>)
 80080ec:	7c5b      	ldrb	r3, [r3, #17]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d006      	beq.n	8008100 <mpu_reset_fifo+0x284>
            data = BIT_DATA_RDY_EN;
 80080f2:	2301      	movs	r3, #1
 80080f4:	71fb      	strb	r3, [r7, #7]
 80080f6:	e005      	b.n	8008104 <mpu_reset_fifo+0x288>
 80080f8:	2000001c 	.word	0x2000001c
 80080fc:	20000b20 	.word	0x20000b20
        else
            data = 0;
 8008100:	2300      	movs	r3, #0
 8008102:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8008104:	4b1d      	ldr	r3, [pc, #116]	; (800817c <mpu_reset_fifo+0x300>)
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	b29b      	uxth	r3, r3
 800810c:	005b      	lsls	r3, r3, #1
 800810e:	b299      	uxth	r1, r3
 8008110:	4b1a      	ldr	r3, [pc, #104]	; (800817c <mpu_reset_fifo+0x300>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	7c5b      	ldrb	r3, [r3, #17]
 8008116:	b29a      	uxth	r2, r3
 8008118:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800811c:	9302      	str	r3, [sp, #8]
 800811e:	2301      	movs	r3, #1
 8008120:	9301      	str	r3, [sp, #4]
 8008122:	1dfb      	adds	r3, r7, #7
 8008124:	9300      	str	r3, [sp, #0]
 8008126:	2301      	movs	r3, #1
 8008128:	4815      	ldr	r0, [pc, #84]	; (8008180 <mpu_reset_fifo+0x304>)
 800812a:	f7fd fa89 	bl	8005640 <HAL_I2C_Mem_Write>
 800812e:	4603      	mov	r3, r0
 8008130:	2b00      	cmp	r3, #0
 8008132:	d002      	beq.n	800813a <mpu_reset_fifo+0x2be>
            return -1;
 8008134:	f04f 33ff 	mov.w	r3, #4294967295
 8008138:	e01b      	b.n	8008172 <mpu_reset_fifo+0x2f6>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 800813a:	4b10      	ldr	r3, [pc, #64]	; (800817c <mpu_reset_fifo+0x300>)
 800813c:	685b      	ldr	r3, [r3, #4]
 800813e:	781b      	ldrb	r3, [r3, #0]
 8008140:	b29b      	uxth	r3, r3
 8008142:	005b      	lsls	r3, r3, #1
 8008144:	b299      	uxth	r1, r3
 8008146:	4b0d      	ldr	r3, [pc, #52]	; (800817c <mpu_reset_fifo+0x300>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	795b      	ldrb	r3, [r3, #5]
 800814c:	b29a      	uxth	r2, r3
 800814e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008152:	9302      	str	r3, [sp, #8]
 8008154:	2301      	movs	r3, #1
 8008156:	9301      	str	r3, [sp, #4]
 8008158:	4b0a      	ldr	r3, [pc, #40]	; (8008184 <mpu_reset_fifo+0x308>)
 800815a:	9300      	str	r3, [sp, #0]
 800815c:	2301      	movs	r3, #1
 800815e:	4808      	ldr	r0, [pc, #32]	; (8008180 <mpu_reset_fifo+0x304>)
 8008160:	f7fd fa6e 	bl	8005640 <HAL_I2C_Mem_Write>
 8008164:	4603      	mov	r3, r0
 8008166:	2b00      	cmp	r3, #0
 8008168:	d002      	beq.n	8008170 <mpu_reset_fifo+0x2f4>
            return -1;
 800816a:	f04f 33ff 	mov.w	r3, #4294967295
 800816e:	e000      	b.n	8008172 <mpu_reset_fifo+0x2f6>
    }
    return 0;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3708      	adds	r7, #8
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}
 800817a:	bf00      	nop
 800817c:	2000001c 	.word	0x2000001c
 8008180:	20000b20 	.word	0x20000b20
 8008184:	2000002c 	.word	0x2000002c

08008188 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8008188:	b480      	push	{r7}
 800818a:	b083      	sub	sp, #12
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8008190:	4b16      	ldr	r3, [pc, #88]	; (80081ec <mpu_get_gyro_fsr+0x64>)
 8008192:	7a1b      	ldrb	r3, [r3, #8]
 8008194:	2b03      	cmp	r3, #3
 8008196:	d81e      	bhi.n	80081d6 <mpu_get_gyro_fsr+0x4e>
 8008198:	a201      	add	r2, pc, #4	; (adr r2, 80081a0 <mpu_get_gyro_fsr+0x18>)
 800819a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800819e:	bf00      	nop
 80081a0:	080081b1 	.word	0x080081b1
 80081a4:	080081b9 	.word	0x080081b9
 80081a8:	080081c3 	.word	0x080081c3
 80081ac:	080081cd 	.word	0x080081cd
    case INV_FSR_250DPS:
        fsr[0] = 250;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	22fa      	movs	r2, #250	; 0xfa
 80081b4:	801a      	strh	r2, [r3, #0]
        break;
 80081b6:	e012      	b.n	80081de <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80081be:	801a      	strh	r2, [r3, #0]
        break;
 80081c0:	e00d      	b.n	80081de <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80081c8:	801a      	strh	r2, [r3, #0]
        break;
 80081ca:	e008      	b.n	80081de <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80081d2:	801a      	strh	r2, [r3, #0]
        break;
 80081d4:	e003      	b.n	80081de <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2200      	movs	r2, #0
 80081da:	801a      	strh	r2, [r3, #0]
        break;
 80081dc:	bf00      	nop
    }
    return 0;
 80081de:	2300      	movs	r3, #0
}
 80081e0:	4618      	mov	r0, r3
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr
 80081ec:	2000001c 	.word	0x2000001c

080081f0 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b088      	sub	sp, #32
 80081f4:	af04      	add	r7, sp, #16
 80081f6:	4603      	mov	r3, r0
 80081f8:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80081fa:	4b2c      	ldr	r3, [pc, #176]	; (80082ac <mpu_set_gyro_fsr+0xbc>)
 80081fc:	7a9b      	ldrb	r3, [r3, #10]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d102      	bne.n	8008208 <mpu_set_gyro_fsr+0x18>
        return -1;
 8008202:	f04f 33ff 	mov.w	r3, #4294967295
 8008206:	e04c      	b.n	80082a2 <mpu_set_gyro_fsr+0xb2>

    switch (fsr) {
 8008208:	88fb      	ldrh	r3, [r7, #6]
 800820a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800820e:	d017      	beq.n	8008240 <mpu_set_gyro_fsr+0x50>
 8008210:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8008214:	dc17      	bgt.n	8008246 <mpu_set_gyro_fsr+0x56>
 8008216:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800821a:	d00e      	beq.n	800823a <mpu_set_gyro_fsr+0x4a>
 800821c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008220:	dc11      	bgt.n	8008246 <mpu_set_gyro_fsr+0x56>
 8008222:	2bfa      	cmp	r3, #250	; 0xfa
 8008224:	d003      	beq.n	800822e <mpu_set_gyro_fsr+0x3e>
 8008226:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800822a:	d003      	beq.n	8008234 <mpu_set_gyro_fsr+0x44>
 800822c:	e00b      	b.n	8008246 <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 800822e:	2300      	movs	r3, #0
 8008230:	73fb      	strb	r3, [r7, #15]
        break;
 8008232:	e00b      	b.n	800824c <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8008234:	2308      	movs	r3, #8
 8008236:	73fb      	strb	r3, [r7, #15]
        break;
 8008238:	e008      	b.n	800824c <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 800823a:	2310      	movs	r3, #16
 800823c:	73fb      	strb	r3, [r7, #15]
        break;
 800823e:	e005      	b.n	800824c <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8008240:	2318      	movs	r3, #24
 8008242:	73fb      	strb	r3, [r7, #15]
        break;
 8008244:	e002      	b.n	800824c <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 8008246:	f04f 33ff 	mov.w	r3, #4294967295
 800824a:	e02a      	b.n	80082a2 <mpu_set_gyro_fsr+0xb2>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 800824c:	4b17      	ldr	r3, [pc, #92]	; (80082ac <mpu_set_gyro_fsr+0xbc>)
 800824e:	7a1a      	ldrb	r2, [r3, #8]
 8008250:	7bfb      	ldrb	r3, [r7, #15]
 8008252:	08db      	lsrs	r3, r3, #3
 8008254:	b2db      	uxtb	r3, r3
 8008256:	429a      	cmp	r2, r3
 8008258:	d101      	bne.n	800825e <mpu_set_gyro_fsr+0x6e>
        return 0;
 800825a:	2300      	movs	r3, #0
 800825c:	e021      	b.n	80082a2 <mpu_set_gyro_fsr+0xb2>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 800825e:	4b13      	ldr	r3, [pc, #76]	; (80082ac <mpu_set_gyro_fsr+0xbc>)
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	781b      	ldrb	r3, [r3, #0]
 8008264:	b29b      	uxth	r3, r3
 8008266:	005b      	lsls	r3, r3, #1
 8008268:	b299      	uxth	r1, r3
 800826a:	4b10      	ldr	r3, [pc, #64]	; (80082ac <mpu_set_gyro_fsr+0xbc>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	799b      	ldrb	r3, [r3, #6]
 8008270:	b29a      	uxth	r2, r3
 8008272:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008276:	9302      	str	r3, [sp, #8]
 8008278:	2301      	movs	r3, #1
 800827a:	9301      	str	r3, [sp, #4]
 800827c:	f107 030f 	add.w	r3, r7, #15
 8008280:	9300      	str	r3, [sp, #0]
 8008282:	2301      	movs	r3, #1
 8008284:	480a      	ldr	r0, [pc, #40]	; (80082b0 <mpu_set_gyro_fsr+0xc0>)
 8008286:	f7fd f9db 	bl	8005640 <HAL_I2C_Mem_Write>
 800828a:	4603      	mov	r3, r0
 800828c:	2b00      	cmp	r3, #0
 800828e:	d002      	beq.n	8008296 <mpu_set_gyro_fsr+0xa6>
        return -1;
 8008290:	f04f 33ff 	mov.w	r3, #4294967295
 8008294:	e005      	b.n	80082a2 <mpu_set_gyro_fsr+0xb2>
    st.chip_cfg.gyro_fsr = data >> 3;
 8008296:	7bfb      	ldrb	r3, [r7, #15]
 8008298:	08db      	lsrs	r3, r3, #3
 800829a:	b2da      	uxtb	r2, r3
 800829c:	4b03      	ldr	r3, [pc, #12]	; (80082ac <mpu_set_gyro_fsr+0xbc>)
 800829e:	721a      	strb	r2, [r3, #8]
    return 0;
 80082a0:	2300      	movs	r3, #0
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3710      	adds	r7, #16
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}
 80082aa:	bf00      	nop
 80082ac:	2000001c 	.word	0x2000001c
 80082b0:	20000b20 	.word	0x20000b20

080082b4 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 80082b4:	b480      	push	{r7}
 80082b6:	b083      	sub	sp, #12
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 80082bc:	4b19      	ldr	r3, [pc, #100]	; (8008324 <mpu_get_accel_fsr+0x70>)
 80082be:	7a5b      	ldrb	r3, [r3, #9]
 80082c0:	2b03      	cmp	r3, #3
 80082c2:	d81b      	bhi.n	80082fc <mpu_get_accel_fsr+0x48>
 80082c4:	a201      	add	r2, pc, #4	; (adr r2, 80082cc <mpu_get_accel_fsr+0x18>)
 80082c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082ca:	bf00      	nop
 80082cc:	080082dd 	.word	0x080082dd
 80082d0:	080082e5 	.word	0x080082e5
 80082d4:	080082ed 	.word	0x080082ed
 80082d8:	080082f5 	.word	0x080082f5
    case INV_FSR_2G:
        fsr[0] = 2;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2202      	movs	r2, #2
 80082e0:	701a      	strb	r2, [r3, #0]
        break;
 80082e2:	e00e      	b.n	8008302 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2204      	movs	r2, #4
 80082e8:	701a      	strb	r2, [r3, #0]
        break;
 80082ea:	e00a      	b.n	8008302 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2208      	movs	r2, #8
 80082f0:	701a      	strb	r2, [r3, #0]
        break;
 80082f2:	e006      	b.n	8008302 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2210      	movs	r2, #16
 80082f8:	701a      	strb	r2, [r3, #0]
        break;
 80082fa:	e002      	b.n	8008302 <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 80082fc:	f04f 33ff 	mov.w	r3, #4294967295
 8008300:	e00a      	b.n	8008318 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8008302:	4b08      	ldr	r3, [pc, #32]	; (8008324 <mpu_get_accel_fsr+0x70>)
 8008304:	7cdb      	ldrb	r3, [r3, #19]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d005      	beq.n	8008316 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	781b      	ldrb	r3, [r3, #0]
 800830e:	005b      	lsls	r3, r3, #1
 8008310:	b2da      	uxtb	r2, r3
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	701a      	strb	r2, [r3, #0]
    return 0;
 8008316:	2300      	movs	r3, #0
}
 8008318:	4618      	mov	r0, r3
 800831a:	370c      	adds	r7, #12
 800831c:	46bd      	mov	sp, r7
 800831e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008322:	4770      	bx	lr
 8008324:	2000001c 	.word	0x2000001c

08008328 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b088      	sub	sp, #32
 800832c:	af04      	add	r7, sp, #16
 800832e:	4603      	mov	r3, r0
 8008330:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8008332:	4b35      	ldr	r3, [pc, #212]	; (8008408 <mpu_set_accel_fsr+0xe0>)
 8008334:	7a9b      	ldrb	r3, [r3, #10]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d102      	bne.n	8008340 <mpu_set_accel_fsr+0x18>
        return -1;
 800833a:	f04f 33ff 	mov.w	r3, #4294967295
 800833e:	e05f      	b.n	8008400 <mpu_set_accel_fsr+0xd8>

    switch (fsr) {
 8008340:	79fb      	ldrb	r3, [r7, #7]
 8008342:	3b02      	subs	r3, #2
 8008344:	2b0e      	cmp	r3, #14
 8008346:	d82d      	bhi.n	80083a4 <mpu_set_accel_fsr+0x7c>
 8008348:	a201      	add	r2, pc, #4	; (adr r2, 8008350 <mpu_set_accel_fsr+0x28>)
 800834a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800834e:	bf00      	nop
 8008350:	0800838d 	.word	0x0800838d
 8008354:	080083a5 	.word	0x080083a5
 8008358:	08008393 	.word	0x08008393
 800835c:	080083a5 	.word	0x080083a5
 8008360:	080083a5 	.word	0x080083a5
 8008364:	080083a5 	.word	0x080083a5
 8008368:	08008399 	.word	0x08008399
 800836c:	080083a5 	.word	0x080083a5
 8008370:	080083a5 	.word	0x080083a5
 8008374:	080083a5 	.word	0x080083a5
 8008378:	080083a5 	.word	0x080083a5
 800837c:	080083a5 	.word	0x080083a5
 8008380:	080083a5 	.word	0x080083a5
 8008384:	080083a5 	.word	0x080083a5
 8008388:	0800839f 	.word	0x0800839f
    case 2:
        data = INV_FSR_2G << 3;
 800838c:	2300      	movs	r3, #0
 800838e:	73fb      	strb	r3, [r7, #15]
        break;
 8008390:	e00b      	b.n	80083aa <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8008392:	2308      	movs	r3, #8
 8008394:	73fb      	strb	r3, [r7, #15]
        break;
 8008396:	e008      	b.n	80083aa <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8008398:	2310      	movs	r3, #16
 800839a:	73fb      	strb	r3, [r7, #15]
        break;
 800839c:	e005      	b.n	80083aa <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 800839e:	2318      	movs	r3, #24
 80083a0:	73fb      	strb	r3, [r7, #15]
        break;
 80083a2:	e002      	b.n	80083aa <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 80083a4:	f04f 33ff 	mov.w	r3, #4294967295
 80083a8:	e02a      	b.n	8008400 <mpu_set_accel_fsr+0xd8>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 80083aa:	4b17      	ldr	r3, [pc, #92]	; (8008408 <mpu_set_accel_fsr+0xe0>)
 80083ac:	7a5a      	ldrb	r2, [r3, #9]
 80083ae:	7bfb      	ldrb	r3, [r7, #15]
 80083b0:	08db      	lsrs	r3, r3, #3
 80083b2:	b2db      	uxtb	r3, r3
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d101      	bne.n	80083bc <mpu_set_accel_fsr+0x94>
        return 0;
 80083b8:	2300      	movs	r3, #0
 80083ba:	e021      	b.n	8008400 <mpu_set_accel_fsr+0xd8>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 80083bc:	4b12      	ldr	r3, [pc, #72]	; (8008408 <mpu_set_accel_fsr+0xe0>)
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	781b      	ldrb	r3, [r3, #0]
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	005b      	lsls	r3, r3, #1
 80083c6:	b299      	uxth	r1, r3
 80083c8:	4b0f      	ldr	r3, [pc, #60]	; (8008408 <mpu_set_accel_fsr+0xe0>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	79db      	ldrb	r3, [r3, #7]
 80083ce:	b29a      	uxth	r2, r3
 80083d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80083d4:	9302      	str	r3, [sp, #8]
 80083d6:	2301      	movs	r3, #1
 80083d8:	9301      	str	r3, [sp, #4]
 80083da:	f107 030f 	add.w	r3, r7, #15
 80083de:	9300      	str	r3, [sp, #0]
 80083e0:	2301      	movs	r3, #1
 80083e2:	480a      	ldr	r0, [pc, #40]	; (800840c <mpu_set_accel_fsr+0xe4>)
 80083e4:	f7fd f92c 	bl	8005640 <HAL_I2C_Mem_Write>
 80083e8:	4603      	mov	r3, r0
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d002      	beq.n	80083f4 <mpu_set_accel_fsr+0xcc>
        return -1;
 80083ee:	f04f 33ff 	mov.w	r3, #4294967295
 80083f2:	e005      	b.n	8008400 <mpu_set_accel_fsr+0xd8>
    st.chip_cfg.accel_fsr = data >> 3;
 80083f4:	7bfb      	ldrb	r3, [r7, #15]
 80083f6:	08db      	lsrs	r3, r3, #3
 80083f8:	b2da      	uxtb	r2, r3
 80083fa:	4b03      	ldr	r3, [pc, #12]	; (8008408 <mpu_set_accel_fsr+0xe0>)
 80083fc:	725a      	strb	r2, [r3, #9]
    return 0;
 80083fe:	2300      	movs	r3, #0
}
 8008400:	4618      	mov	r0, r3
 8008402:	3710      	adds	r7, #16
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}
 8008408:	2000001c 	.word	0x2000001c
 800840c:	20000b20 	.word	0x20000b20

08008410 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8008410:	b480      	push	{r7}
 8008412:	b083      	sub	sp, #12
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8008418:	4b1b      	ldr	r3, [pc, #108]	; (8008488 <mpu_get_lpf+0x78>)
 800841a:	7adb      	ldrb	r3, [r3, #11]
 800841c:	3b01      	subs	r3, #1
 800841e:	2b05      	cmp	r3, #5
 8008420:	d826      	bhi.n	8008470 <mpu_get_lpf+0x60>
 8008422:	a201      	add	r2, pc, #4	; (adr r2, 8008428 <mpu_get_lpf+0x18>)
 8008424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008428:	08008441 	.word	0x08008441
 800842c:	08008449 	.word	0x08008449
 8008430:	08008451 	.word	0x08008451
 8008434:	08008459 	.word	0x08008459
 8008438:	08008461 	.word	0x08008461
 800843c:	08008469 	.word	0x08008469
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	22bc      	movs	r2, #188	; 0xbc
 8008444:	801a      	strh	r2, [r3, #0]
        break;
 8008446:	e017      	b.n	8008478 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2262      	movs	r2, #98	; 0x62
 800844c:	801a      	strh	r2, [r3, #0]
        break;
 800844e:	e013      	b.n	8008478 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	222a      	movs	r2, #42	; 0x2a
 8008454:	801a      	strh	r2, [r3, #0]
        break;
 8008456:	e00f      	b.n	8008478 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2214      	movs	r2, #20
 800845c:	801a      	strh	r2, [r3, #0]
        break;
 800845e:	e00b      	b.n	8008478 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	220a      	movs	r2, #10
 8008464:	801a      	strh	r2, [r3, #0]
        break;
 8008466:	e007      	b.n	8008478 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2205      	movs	r2, #5
 800846c:	801a      	strh	r2, [r3, #0]
        break;
 800846e:	e003      	b.n	8008478 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2200      	movs	r2, #0
 8008474:	801a      	strh	r2, [r3, #0]
        break;
 8008476:	bf00      	nop
    }
    return 0;
 8008478:	2300      	movs	r3, #0
}
 800847a:	4618      	mov	r0, r3
 800847c:	370c      	adds	r7, #12
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr
 8008486:	bf00      	nop
 8008488:	2000001c 	.word	0x2000001c

0800848c <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b088      	sub	sp, #32
 8008490:	af04      	add	r7, sp, #16
 8008492:	4603      	mov	r3, r0
 8008494:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8008496:	4b29      	ldr	r3, [pc, #164]	; (800853c <mpu_set_lpf+0xb0>)
 8008498:	7a9b      	ldrb	r3, [r3, #10]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d102      	bne.n	80084a4 <mpu_set_lpf+0x18>
        return -1;
 800849e:	f04f 33ff 	mov.w	r3, #4294967295
 80084a2:	e046      	b.n	8008532 <mpu_set_lpf+0xa6>

    if (lpf >= 188)
 80084a4:	88fb      	ldrh	r3, [r7, #6]
 80084a6:	2bbb      	cmp	r3, #187	; 0xbb
 80084a8:	d902      	bls.n	80084b0 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 80084aa:	2301      	movs	r3, #1
 80084ac:	73fb      	strb	r3, [r7, #15]
 80084ae:	e019      	b.n	80084e4 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 80084b0:	88fb      	ldrh	r3, [r7, #6]
 80084b2:	2b61      	cmp	r3, #97	; 0x61
 80084b4:	d902      	bls.n	80084bc <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 80084b6:	2302      	movs	r3, #2
 80084b8:	73fb      	strb	r3, [r7, #15]
 80084ba:	e013      	b.n	80084e4 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 80084bc:	88fb      	ldrh	r3, [r7, #6]
 80084be:	2b29      	cmp	r3, #41	; 0x29
 80084c0:	d902      	bls.n	80084c8 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 80084c2:	2303      	movs	r3, #3
 80084c4:	73fb      	strb	r3, [r7, #15]
 80084c6:	e00d      	b.n	80084e4 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 80084c8:	88fb      	ldrh	r3, [r7, #6]
 80084ca:	2b13      	cmp	r3, #19
 80084cc:	d902      	bls.n	80084d4 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 80084ce:	2304      	movs	r3, #4
 80084d0:	73fb      	strb	r3, [r7, #15]
 80084d2:	e007      	b.n	80084e4 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 80084d4:	88fb      	ldrh	r3, [r7, #6]
 80084d6:	2b09      	cmp	r3, #9
 80084d8:	d902      	bls.n	80084e0 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 80084da:	2305      	movs	r3, #5
 80084dc:	73fb      	strb	r3, [r7, #15]
 80084de:	e001      	b.n	80084e4 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 80084e0:	2306      	movs	r3, #6
 80084e2:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 80084e4:	4b15      	ldr	r3, [pc, #84]	; (800853c <mpu_set_lpf+0xb0>)
 80084e6:	7ada      	ldrb	r2, [r3, #11]
 80084e8:	7bfb      	ldrb	r3, [r7, #15]
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d101      	bne.n	80084f2 <mpu_set_lpf+0x66>
        return 0;
 80084ee:	2300      	movs	r3, #0
 80084f0:	e01f      	b.n	8008532 <mpu_set_lpf+0xa6>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 80084f2:	4b12      	ldr	r3, [pc, #72]	; (800853c <mpu_set_lpf+0xb0>)
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	781b      	ldrb	r3, [r3, #0]
 80084f8:	b29b      	uxth	r3, r3
 80084fa:	005b      	lsls	r3, r3, #1
 80084fc:	b299      	uxth	r1, r3
 80084fe:	4b0f      	ldr	r3, [pc, #60]	; (800853c <mpu_set_lpf+0xb0>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	789b      	ldrb	r3, [r3, #2]
 8008504:	b29a      	uxth	r2, r3
 8008506:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800850a:	9302      	str	r3, [sp, #8]
 800850c:	2301      	movs	r3, #1
 800850e:	9301      	str	r3, [sp, #4]
 8008510:	f107 030f 	add.w	r3, r7, #15
 8008514:	9300      	str	r3, [sp, #0]
 8008516:	2301      	movs	r3, #1
 8008518:	4809      	ldr	r0, [pc, #36]	; (8008540 <mpu_set_lpf+0xb4>)
 800851a:	f7fd f891 	bl	8005640 <HAL_I2C_Mem_Write>
 800851e:	4603      	mov	r3, r0
 8008520:	2b00      	cmp	r3, #0
 8008522:	d002      	beq.n	800852a <mpu_set_lpf+0x9e>
        return -1;
 8008524:	f04f 33ff 	mov.w	r3, #4294967295
 8008528:	e003      	b.n	8008532 <mpu_set_lpf+0xa6>
    st.chip_cfg.lpf = data;
 800852a:	7bfa      	ldrb	r2, [r7, #15]
 800852c:	4b03      	ldr	r3, [pc, #12]	; (800853c <mpu_set_lpf+0xb0>)
 800852e:	72da      	strb	r2, [r3, #11]
    return 0;
 8008530:	2300      	movs	r3, #0
}
 8008532:	4618      	mov	r0, r3
 8008534:	3710      	adds	r7, #16
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
 800853a:	bf00      	nop
 800853c:	2000001c 	.word	0x2000001c
 8008540:	20000b20 	.word	0x20000b20

08008544 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 800854c:	4b09      	ldr	r3, [pc, #36]	; (8008574 <mpu_get_sample_rate+0x30>)
 800854e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008552:	2b00      	cmp	r3, #0
 8008554:	d002      	beq.n	800855c <mpu_get_sample_rate+0x18>
        return -1;
 8008556:	f04f 33ff 	mov.w	r3, #4294967295
 800855a:	e004      	b.n	8008566 <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 800855c:	4b05      	ldr	r3, [pc, #20]	; (8008574 <mpu_get_sample_rate+0x30>)
 800855e:	89da      	ldrh	r2, [r3, #14]
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	801a      	strh	r2, [r3, #0]
    return 0;
 8008564:	2300      	movs	r3, #0
}
 8008566:	4618      	mov	r0, r3
 8008568:	370c      	adds	r7, #12
 800856a:	46bd      	mov	sp, r7
 800856c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008570:	4770      	bx	lr
 8008572:	bf00      	nop
 8008574:	2000001c 	.word	0x2000001c

08008578 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b088      	sub	sp, #32
 800857c:	af04      	add	r7, sp, #16
 800857e:	4603      	mov	r3, r0
 8008580:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8008582:	4b34      	ldr	r3, [pc, #208]	; (8008654 <mpu_set_sample_rate+0xdc>)
 8008584:	7a9b      	ldrb	r3, [r3, #10]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d102      	bne.n	8008590 <mpu_set_sample_rate+0x18>
        return -1;
 800858a:	f04f 33ff 	mov.w	r3, #4294967295
 800858e:	e05d      	b.n	800864c <mpu_set_sample_rate+0xd4>

    if (st.chip_cfg.dmp_on)
 8008590:	4b30      	ldr	r3, [pc, #192]	; (8008654 <mpu_set_sample_rate+0xdc>)
 8008592:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008596:	2b00      	cmp	r3, #0
 8008598:	d002      	beq.n	80085a0 <mpu_set_sample_rate+0x28>
        return -1;
 800859a:	f04f 33ff 	mov.w	r3, #4294967295
 800859e:	e055      	b.n	800864c <mpu_set_sample_rate+0xd4>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 80085a0:	4b2c      	ldr	r3, [pc, #176]	; (8008654 <mpu_set_sample_rate+0xdc>)
 80085a2:	7d1b      	ldrb	r3, [r3, #20]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d00e      	beq.n	80085c6 <mpu_set_sample_rate+0x4e>
            if (rate && (rate <= 40)) {
 80085a8:	88fb      	ldrh	r3, [r7, #6]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d008      	beq.n	80085c0 <mpu_set_sample_rate+0x48>
 80085ae:	88fb      	ldrh	r3, [r7, #6]
 80085b0:	2b28      	cmp	r3, #40	; 0x28
 80085b2:	d805      	bhi.n	80085c0 <mpu_set_sample_rate+0x48>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 80085b4:	88fb      	ldrh	r3, [r7, #6]
 80085b6:	4618      	mov	r0, r3
 80085b8:	f7ff fbcc 	bl	8007d54 <mpu_lp_accel_mode>
                return 0;
 80085bc:	2300      	movs	r3, #0
 80085be:	e045      	b.n	800864c <mpu_set_sample_rate+0xd4>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 80085c0:	2000      	movs	r0, #0
 80085c2:	f7ff fbc7 	bl	8007d54 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 80085c6:	88fb      	ldrh	r3, [r7, #6]
 80085c8:	2b03      	cmp	r3, #3
 80085ca:	d802      	bhi.n	80085d2 <mpu_set_sample_rate+0x5a>
            rate = 4;
 80085cc:	2304      	movs	r3, #4
 80085ce:	80fb      	strh	r3, [r7, #6]
 80085d0:	e006      	b.n	80085e0 <mpu_set_sample_rate+0x68>
        else if (rate > 1000)
 80085d2:	88fb      	ldrh	r3, [r7, #6]
 80085d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80085d8:	d902      	bls.n	80085e0 <mpu_set_sample_rate+0x68>
            rate = 1000;
 80085da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80085de:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 80085e0:	88fb      	ldrh	r3, [r7, #6]
 80085e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80085e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	3b01      	subs	r3, #1
 80085ee:	b2db      	uxtb	r3, r3
 80085f0:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 80085f2:	4b18      	ldr	r3, [pc, #96]	; (8008654 <mpu_set_sample_rate+0xdc>)
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	005b      	lsls	r3, r3, #1
 80085fc:	b299      	uxth	r1, r3
 80085fe:	4b15      	ldr	r3, [pc, #84]	; (8008654 <mpu_set_sample_rate+0xdc>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	785b      	ldrb	r3, [r3, #1]
 8008604:	b29a      	uxth	r2, r3
 8008606:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800860a:	9302      	str	r3, [sp, #8]
 800860c:	2301      	movs	r3, #1
 800860e:	9301      	str	r3, [sp, #4]
 8008610:	f107 030f 	add.w	r3, r7, #15
 8008614:	9300      	str	r3, [sp, #0]
 8008616:	2301      	movs	r3, #1
 8008618:	480f      	ldr	r0, [pc, #60]	; (8008658 <mpu_set_sample_rate+0xe0>)
 800861a:	f7fd f811 	bl	8005640 <HAL_I2C_Mem_Write>
 800861e:	4603      	mov	r3, r0
 8008620:	2b00      	cmp	r3, #0
 8008622:	d002      	beq.n	800862a <mpu_set_sample_rate+0xb2>
            return -1;
 8008624:	f04f 33ff 	mov.w	r3, #4294967295
 8008628:	e010      	b.n	800864c <mpu_set_sample_rate+0xd4>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 800862a:	7bfb      	ldrb	r3, [r7, #15]
 800862c:	3301      	adds	r3, #1
 800862e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008632:	fb92 f3f3 	sdiv	r3, r2, r3
 8008636:	b29a      	uxth	r2, r3
 8008638:	4b06      	ldr	r3, [pc, #24]	; (8008654 <mpu_set_sample_rate+0xdc>)
 800863a:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 800863c:	4b05      	ldr	r3, [pc, #20]	; (8008654 <mpu_set_sample_rate+0xdc>)
 800863e:	89db      	ldrh	r3, [r3, #14]
 8008640:	085b      	lsrs	r3, r3, #1
 8008642:	b29b      	uxth	r3, r3
 8008644:	4618      	mov	r0, r3
 8008646:	f7ff ff21 	bl	800848c <mpu_set_lpf>
        return 0;
 800864a:	2300      	movs	r3, #0
    }
}
 800864c:	4618      	mov	r0, r3
 800864e:	3710      	adds	r7, #16
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}
 8008654:	2000001c 	.word	0x2000001c
 8008658:	20000b20 	.word	0x20000b20

0800865c <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8008664:	4b14      	ldr	r3, [pc, #80]	; (80086b8 <mpu_get_gyro_sens+0x5c>)
 8008666:	7a1b      	ldrb	r3, [r3, #8]
 8008668:	2b03      	cmp	r3, #3
 800866a:	d81b      	bhi.n	80086a4 <mpu_get_gyro_sens+0x48>
 800866c:	a201      	add	r2, pc, #4	; (adr r2, 8008674 <mpu_get_gyro_sens+0x18>)
 800866e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008672:	bf00      	nop
 8008674:	08008685 	.word	0x08008685
 8008678:	0800868d 	.word	0x0800868d
 800867c:	08008695 	.word	0x08008695
 8008680:	0800869d 	.word	0x0800869d
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	4a0d      	ldr	r2, [pc, #52]	; (80086bc <mpu_get_gyro_sens+0x60>)
 8008688:	601a      	str	r2, [r3, #0]
        break;
 800868a:	e00e      	b.n	80086aa <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	4a0c      	ldr	r2, [pc, #48]	; (80086c0 <mpu_get_gyro_sens+0x64>)
 8008690:	601a      	str	r2, [r3, #0]
        break;
 8008692:	e00a      	b.n	80086aa <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	4a0b      	ldr	r2, [pc, #44]	; (80086c4 <mpu_get_gyro_sens+0x68>)
 8008698:	601a      	str	r2, [r3, #0]
        break;
 800869a:	e006      	b.n	80086aa <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	4a0a      	ldr	r2, [pc, #40]	; (80086c8 <mpu_get_gyro_sens+0x6c>)
 80086a0:	601a      	str	r2, [r3, #0]
        break;
 80086a2:	e002      	b.n	80086aa <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 80086a4:	f04f 33ff 	mov.w	r3, #4294967295
 80086a8:	e000      	b.n	80086ac <mpu_get_gyro_sens+0x50>
    }
    return 0;
 80086aa:	2300      	movs	r3, #0
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	370c      	adds	r7, #12
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr
 80086b8:	2000001c 	.word	0x2000001c
 80086bc:	43030000 	.word	0x43030000
 80086c0:	42830000 	.word	0x42830000
 80086c4:	42033333 	.word	0x42033333
 80086c8:	41833333 	.word	0x41833333

080086cc <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 80086cc:	b480      	push	{r7}
 80086ce:	b083      	sub	sp, #12
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 80086d4:	4b1b      	ldr	r3, [pc, #108]	; (8008744 <mpu_get_accel_sens+0x78>)
 80086d6:	7a5b      	ldrb	r3, [r3, #9]
 80086d8:	2b03      	cmp	r3, #3
 80086da:	d81f      	bhi.n	800871c <mpu_get_accel_sens+0x50>
 80086dc:	a201      	add	r2, pc, #4	; (adr r2, 80086e4 <mpu_get_accel_sens+0x18>)
 80086de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086e2:	bf00      	nop
 80086e4:	080086f5 	.word	0x080086f5
 80086e8:	080086ff 	.word	0x080086ff
 80086ec:	08008709 	.word	0x08008709
 80086f0:	08008713 	.word	0x08008713
    case INV_FSR_2G:
        sens[0] = 16384;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80086fa:	801a      	strh	r2, [r3, #0]
        break;
 80086fc:	e011      	b.n	8008722 <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8192;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008704:	801a      	strh	r2, [r3, #0]
        break;
 8008706:	e00c      	b.n	8008722 <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800870e:	801a      	strh	r2, [r3, #0]
        break;
 8008710:	e007      	b.n	8008722 <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008718:	801a      	strh	r2, [r3, #0]
        break;
 800871a:	e002      	b.n	8008722 <mpu_get_accel_sens+0x56>
    default:
        return -1;
 800871c:	f04f 33ff 	mov.w	r3, #4294967295
 8008720:	e00a      	b.n	8008738 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 8008722:	4b08      	ldr	r3, [pc, #32]	; (8008744 <mpu_get_accel_sens+0x78>)
 8008724:	7cdb      	ldrb	r3, [r3, #19]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d005      	beq.n	8008736 <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	881b      	ldrh	r3, [r3, #0]
 800872e:	085b      	lsrs	r3, r3, #1
 8008730:	b29a      	uxth	r2, r3
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	801a      	strh	r2, [r3, #0]
    return 0;
 8008736:	2300      	movs	r3, #0
}
 8008738:	4618      	mov	r0, r3
 800873a:	370c      	adds	r7, #12
 800873c:	46bd      	mov	sp, r7
 800873e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008742:	4770      	bx	lr
 8008744:	2000001c 	.word	0x2000001c

08008748 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8008748:	b480      	push	{r7}
 800874a:	b083      	sub	sp, #12
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8008750:	4b05      	ldr	r3, [pc, #20]	; (8008768 <mpu_get_fifo_config+0x20>)
 8008752:	7c1a      	ldrb	r2, [r3, #16]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	701a      	strb	r2, [r3, #0]
    return 0;
 8008758:	2300      	movs	r3, #0
}
 800875a:	4618      	mov	r0, r3
 800875c:	370c      	adds	r7, #12
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr
 8008766:	bf00      	nop
 8008768:	2000001c 	.word	0x2000001c

0800876c <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b084      	sub	sp, #16
 8008770:	af00      	add	r7, sp, #0
 8008772:	4603      	mov	r3, r0
 8008774:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8008776:	2300      	movs	r3, #0
 8008778:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 800877a:	79fb      	ldrb	r3, [r7, #7]
 800877c:	f023 0301 	bic.w	r3, r3, #1
 8008780:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8008782:	4b22      	ldr	r3, [pc, #136]	; (800880c <mpu_configure_fifo+0xa0>)
 8008784:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008788:	2b00      	cmp	r3, #0
 800878a:	d001      	beq.n	8008790 <mpu_configure_fifo+0x24>
        return 0;
 800878c:	2300      	movs	r3, #0
 800878e:	e038      	b.n	8008802 <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8008790:	4b1e      	ldr	r3, [pc, #120]	; (800880c <mpu_configure_fifo+0xa0>)
 8008792:	7a9b      	ldrb	r3, [r3, #10]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d102      	bne.n	800879e <mpu_configure_fifo+0x32>
            return -1;
 8008798:	f04f 33ff 	mov.w	r3, #4294967295
 800879c:	e031      	b.n	8008802 <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 800879e:	4b1b      	ldr	r3, [pc, #108]	; (800880c <mpu_configure_fifo+0xa0>)
 80087a0:	7c1b      	ldrb	r3, [r3, #16]
 80087a2:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 80087a4:	4b19      	ldr	r3, [pc, #100]	; (800880c <mpu_configure_fifo+0xa0>)
 80087a6:	7a9a      	ldrb	r2, [r3, #10]
 80087a8:	79fb      	ldrb	r3, [r7, #7]
 80087aa:	4013      	ands	r3, r2
 80087ac:	b2da      	uxtb	r2, r3
 80087ae:	4b17      	ldr	r3, [pc, #92]	; (800880c <mpu_configure_fifo+0xa0>)
 80087b0:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 80087b2:	4b16      	ldr	r3, [pc, #88]	; (800880c <mpu_configure_fifo+0xa0>)
 80087b4:	7c1b      	ldrb	r3, [r3, #16]
 80087b6:	79fa      	ldrb	r2, [r7, #7]
 80087b8:	429a      	cmp	r2, r3
 80087ba:	d003      	beq.n	80087c4 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 80087bc:	f04f 33ff 	mov.w	r3, #4294967295
 80087c0:	60fb      	str	r3, [r7, #12]
 80087c2:	e001      	b.n	80087c8 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 80087c4:	2300      	movs	r3, #0
 80087c6:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 80087c8:	79fb      	ldrb	r3, [r7, #7]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d103      	bne.n	80087d6 <mpu_configure_fifo+0x6a>
 80087ce:	4b0f      	ldr	r3, [pc, #60]	; (800880c <mpu_configure_fifo+0xa0>)
 80087d0:	7d1b      	ldrb	r3, [r3, #20]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d003      	beq.n	80087de <mpu_configure_fifo+0x72>
            set_int_enable(1);
 80087d6:	2001      	movs	r0, #1
 80087d8:	f7ff f98a 	bl	8007af0 <set_int_enable>
 80087dc:	e002      	b.n	80087e4 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 80087de:	2000      	movs	r0, #0
 80087e0:	f7ff f986 	bl	8007af0 <set_int_enable>
        if (sensors) {
 80087e4:	79fb      	ldrb	r3, [r7, #7]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d00a      	beq.n	8008800 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 80087ea:	f7ff fb47 	bl	8007e7c <mpu_reset_fifo>
 80087ee:	4603      	mov	r3, r0
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d005      	beq.n	8008800 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 80087f4:	4a05      	ldr	r2, [pc, #20]	; (800880c <mpu_configure_fifo+0xa0>)
 80087f6:	7afb      	ldrb	r3, [r7, #11]
 80087f8:	7413      	strb	r3, [r2, #16]
                return -1;
 80087fa:	f04f 33ff 	mov.w	r3, #4294967295
 80087fe:	e000      	b.n	8008802 <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8008800:	68fb      	ldr	r3, [r7, #12]
}
 8008802:	4618      	mov	r0, r3
 8008804:	3710      	adds	r7, #16
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
 800880a:	bf00      	nop
 800880c:	2000001c 	.word	0x2000001c

08008810 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b088      	sub	sp, #32
 8008814:	af04      	add	r7, sp, #16
 8008816:	4603      	mov	r3, r0
 8008818:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 800881a:	79fb      	ldrb	r3, [r7, #7]
 800881c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008820:	2b00      	cmp	r3, #0
 8008822:	d002      	beq.n	800882a <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8008824:	2301      	movs	r3, #1
 8008826:	73fb      	strb	r3, [r7, #15]
 8008828:	e007      	b.n	800883a <mpu_set_sensors+0x2a>
    else if (sensors)
 800882a:	79fb      	ldrb	r3, [r7, #7]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d002      	beq.n	8008836 <mpu_set_sensors+0x26>
        data = 0;
 8008830:	2300      	movs	r3, #0
 8008832:	73fb      	strb	r3, [r7, #15]
 8008834:	e001      	b.n	800883a <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8008836:	2340      	movs	r3, #64	; 0x40
 8008838:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 800883a:	4b42      	ldr	r3, [pc, #264]	; (8008944 <mpu_set_sensors+0x134>)
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	b29b      	uxth	r3, r3
 8008842:	005b      	lsls	r3, r3, #1
 8008844:	b299      	uxth	r1, r3
 8008846:	4b3f      	ldr	r3, [pc, #252]	; (8008944 <mpu_set_sensors+0x134>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	7d5b      	ldrb	r3, [r3, #21]
 800884c:	b29a      	uxth	r2, r3
 800884e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008852:	9302      	str	r3, [sp, #8]
 8008854:	2301      	movs	r3, #1
 8008856:	9301      	str	r3, [sp, #4]
 8008858:	f107 030f 	add.w	r3, r7, #15
 800885c:	9300      	str	r3, [sp, #0]
 800885e:	2301      	movs	r3, #1
 8008860:	4839      	ldr	r0, [pc, #228]	; (8008948 <mpu_set_sensors+0x138>)
 8008862:	f7fc feed 	bl	8005640 <HAL_I2C_Mem_Write>
 8008866:	4603      	mov	r3, r0
 8008868:	2b00      	cmp	r3, #0
 800886a:	d005      	beq.n	8008878 <mpu_set_sensors+0x68>
        st.chip_cfg.sensors = 0;
 800886c:	4b35      	ldr	r3, [pc, #212]	; (8008944 <mpu_set_sensors+0x134>)
 800886e:	2200      	movs	r2, #0
 8008870:	729a      	strb	r2, [r3, #10]
        return -1;
 8008872:	f04f 33ff 	mov.w	r3, #4294967295
 8008876:	e061      	b.n	800893c <mpu_set_sensors+0x12c>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8008878:	7bfb      	ldrb	r3, [r7, #15]
 800887a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800887e:	b2da      	uxtb	r2, r3
 8008880:	4b30      	ldr	r3, [pc, #192]	; (8008944 <mpu_set_sensors+0x134>)
 8008882:	731a      	strb	r2, [r3, #12]

    data = 0;
 8008884:	2300      	movs	r3, #0
 8008886:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8008888:	79fb      	ldrb	r3, [r7, #7]
 800888a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800888e:	2b00      	cmp	r3, #0
 8008890:	d104      	bne.n	800889c <mpu_set_sensors+0x8c>
        data |= BIT_STBY_XG;
 8008892:	7bfb      	ldrb	r3, [r7, #15]
 8008894:	f043 0304 	orr.w	r3, r3, #4
 8008898:	b2db      	uxtb	r3, r3
 800889a:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 800889c:	79fb      	ldrb	r3, [r7, #7]
 800889e:	f003 0320 	and.w	r3, r3, #32
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d104      	bne.n	80088b0 <mpu_set_sensors+0xa0>
        data |= BIT_STBY_YG;
 80088a6:	7bfb      	ldrb	r3, [r7, #15]
 80088a8:	f043 0302 	orr.w	r3, r3, #2
 80088ac:	b2db      	uxtb	r3, r3
 80088ae:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 80088b0:	79fb      	ldrb	r3, [r7, #7]
 80088b2:	f003 0310 	and.w	r3, r3, #16
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d104      	bne.n	80088c4 <mpu_set_sensors+0xb4>
        data |= BIT_STBY_ZG;
 80088ba:	7bfb      	ldrb	r3, [r7, #15]
 80088bc:	f043 0301 	orr.w	r3, r3, #1
 80088c0:	b2db      	uxtb	r3, r3
 80088c2:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 80088c4:	79fb      	ldrb	r3, [r7, #7]
 80088c6:	f003 0308 	and.w	r3, r3, #8
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d104      	bne.n	80088d8 <mpu_set_sensors+0xc8>
        data |= BIT_STBY_XYZA;
 80088ce:	7bfb      	ldrb	r3, [r7, #15]
 80088d0:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80088d4:	b2db      	uxtb	r3, r3
 80088d6:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 80088d8:	4b1a      	ldr	r3, [pc, #104]	; (8008944 <mpu_set_sensors+0x134>)
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	781b      	ldrb	r3, [r3, #0]
 80088de:	b29b      	uxth	r3, r3
 80088e0:	005b      	lsls	r3, r3, #1
 80088e2:	b299      	uxth	r1, r3
 80088e4:	4b17      	ldr	r3, [pc, #92]	; (8008944 <mpu_set_sensors+0x134>)
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	7d9b      	ldrb	r3, [r3, #22]
 80088ea:	b29a      	uxth	r2, r3
 80088ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80088f0:	9302      	str	r3, [sp, #8]
 80088f2:	2301      	movs	r3, #1
 80088f4:	9301      	str	r3, [sp, #4]
 80088f6:	f107 030f 	add.w	r3, r7, #15
 80088fa:	9300      	str	r3, [sp, #0]
 80088fc:	2301      	movs	r3, #1
 80088fe:	4812      	ldr	r0, [pc, #72]	; (8008948 <mpu_set_sensors+0x138>)
 8008900:	f7fc fe9e 	bl	8005640 <HAL_I2C_Mem_Write>
 8008904:	4603      	mov	r3, r0
 8008906:	2b00      	cmp	r3, #0
 8008908:	d005      	beq.n	8008916 <mpu_set_sensors+0x106>
        st.chip_cfg.sensors = 0;
 800890a:	4b0e      	ldr	r3, [pc, #56]	; (8008944 <mpu_set_sensors+0x134>)
 800890c:	2200      	movs	r2, #0
 800890e:	729a      	strb	r2, [r3, #10]
        return -1;
 8008910:	f04f 33ff 	mov.w	r3, #4294967295
 8008914:	e012      	b.n	800893c <mpu_set_sensors+0x12c>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8008916:	79fb      	ldrb	r3, [r7, #7]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d005      	beq.n	8008928 <mpu_set_sensors+0x118>
 800891c:	79fb      	ldrb	r3, [r7, #7]
 800891e:	2b08      	cmp	r3, #8
 8008920:	d002      	beq.n	8008928 <mpu_set_sensors+0x118>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 8008922:	2000      	movs	r0, #0
 8008924:	f000 f9bc 	bl	8008ca0 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8008928:	4a06      	ldr	r2, [pc, #24]	; (8008944 <mpu_set_sensors+0x134>)
 800892a:	79fb      	ldrb	r3, [r7, #7]
 800892c:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 800892e:	4b05      	ldr	r3, [pc, #20]	; (8008944 <mpu_set_sensors+0x134>)
 8008930:	2200      	movs	r2, #0
 8008932:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8008934:	2032      	movs	r0, #50	; 0x32
 8008936:	f7fc f9f3 	bl	8004d20 <HAL_Delay>
    return 0;
 800893a:	2300      	movs	r3, #0
}
 800893c:	4618      	mov	r0, r3
 800893e:	3710      	adds	r7, #16
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}
 8008944:	2000001c 	.word	0x2000001c
 8008948:	20000b20 	.word	0x20000b20

0800894c <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b08a      	sub	sp, #40	; 0x28
 8008950:	af04      	add	r7, sp, #16
 8008952:	4603      	mov	r3, r0
 8008954:	60b9      	str	r1, [r7, #8]
 8008956:	607a      	str	r2, [r7, #4]
 8008958:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 800895a:	4b4a      	ldr	r3, [pc, #296]	; (8008a84 <mpu_read_fifo_stream+0x138>)
 800895c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008960:	2b00      	cmp	r3, #0
 8008962:	d102      	bne.n	800896a <mpu_read_fifo_stream+0x1e>
        return -1;
 8008964:	f04f 33ff 	mov.w	r3, #4294967295
 8008968:	e088      	b.n	8008a7c <mpu_read_fifo_stream+0x130>
    if (!st.chip_cfg.sensors)
 800896a:	4b46      	ldr	r3, [pc, #280]	; (8008a84 <mpu_read_fifo_stream+0x138>)
 800896c:	7a9b      	ldrb	r3, [r3, #10]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d102      	bne.n	8008978 <mpu_read_fifo_stream+0x2c>
        return -1;
 8008972:	f04f 33ff 	mov.w	r3, #4294967295
 8008976:	e081      	b.n	8008a7c <mpu_read_fifo_stream+0x130>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8008978:	4b42      	ldr	r3, [pc, #264]	; (8008a84 <mpu_read_fifo_stream+0x138>)
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	781b      	ldrb	r3, [r3, #0]
 800897e:	b29b      	uxth	r3, r3
 8008980:	005b      	lsls	r3, r3, #1
 8008982:	b299      	uxth	r1, r3
 8008984:	4b3f      	ldr	r3, [pc, #252]	; (8008a84 <mpu_read_fifo_stream+0x138>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	7b1b      	ldrb	r3, [r3, #12]
 800898a:	b29a      	uxth	r2, r3
 800898c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008990:	9302      	str	r3, [sp, #8]
 8008992:	2302      	movs	r3, #2
 8008994:	9301      	str	r3, [sp, #4]
 8008996:	f107 0314 	add.w	r3, r7, #20
 800899a:	9300      	str	r3, [sp, #0]
 800899c:	2301      	movs	r3, #1
 800899e:	483a      	ldr	r0, [pc, #232]	; (8008a88 <mpu_read_fifo_stream+0x13c>)
 80089a0:	f7fc ff48 	bl	8005834 <HAL_I2C_Mem_Read>
 80089a4:	4603      	mov	r3, r0
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d002      	beq.n	80089b0 <mpu_read_fifo_stream+0x64>
        return -1;
 80089aa:	f04f 33ff 	mov.w	r3, #4294967295
 80089ae:	e065      	b.n	8008a7c <mpu_read_fifo_stream+0x130>
    fifo_count = (tmp[0] << 8) | tmp[1];
 80089b0:	7d3b      	ldrb	r3, [r7, #20]
 80089b2:	021b      	lsls	r3, r3, #8
 80089b4:	b21a      	sxth	r2, r3
 80089b6:	7d7b      	ldrb	r3, [r7, #21]
 80089b8:	b21b      	sxth	r3, r3
 80089ba:	4313      	orrs	r3, r2
 80089bc:	b21b      	sxth	r3, r3
 80089be:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 80089c0:	8afa      	ldrh	r2, [r7, #22]
 80089c2:	89fb      	ldrh	r3, [r7, #14]
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d205      	bcs.n	80089d4 <mpu_read_fifo_stream+0x88>
        more[0] = 0;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2200      	movs	r2, #0
 80089cc:	701a      	strb	r2, [r3, #0]
        return -1;
 80089ce:	f04f 33ff 	mov.w	r3, #4294967295
 80089d2:	e053      	b.n	8008a7c <mpu_read_fifo_stream+0x130>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 80089d4:	4b2b      	ldr	r3, [pc, #172]	; (8008a84 <mpu_read_fifo_stream+0x138>)
 80089d6:	685b      	ldr	r3, [r3, #4]
 80089d8:	885b      	ldrh	r3, [r3, #2]
 80089da:	085b      	lsrs	r3, r3, #1
 80089dc:	b29b      	uxth	r3, r3
 80089de:	8afa      	ldrh	r2, [r7, #22]
 80089e0:	429a      	cmp	r2, r3
 80089e2:	d925      	bls.n	8008a30 <mpu_read_fifo_stream+0xe4>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 80089e4:	4b27      	ldr	r3, [pc, #156]	; (8008a84 <mpu_read_fifo_stream+0x138>)
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	781b      	ldrb	r3, [r3, #0]
 80089ea:	b29b      	uxth	r3, r3
 80089ec:	005b      	lsls	r3, r3, #1
 80089ee:	b299      	uxth	r1, r3
 80089f0:	4b24      	ldr	r3, [pc, #144]	; (8008a84 <mpu_read_fifo_stream+0x138>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	7cdb      	ldrb	r3, [r3, #19]
 80089f6:	b29a      	uxth	r2, r3
 80089f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80089fc:	9302      	str	r3, [sp, #8]
 80089fe:	2301      	movs	r3, #1
 8008a00:	9301      	str	r3, [sp, #4]
 8008a02:	f107 0314 	add.w	r3, r7, #20
 8008a06:	9300      	str	r3, [sp, #0]
 8008a08:	2301      	movs	r3, #1
 8008a0a:	481f      	ldr	r0, [pc, #124]	; (8008a88 <mpu_read_fifo_stream+0x13c>)
 8008a0c:	f7fc ff12 	bl	8005834 <HAL_I2C_Mem_Read>
 8008a10:	4603      	mov	r3, r0
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d002      	beq.n	8008a1c <mpu_read_fifo_stream+0xd0>
            return -1;
 8008a16:	f04f 33ff 	mov.w	r3, #4294967295
 8008a1a:	e02f      	b.n	8008a7c <mpu_read_fifo_stream+0x130>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8008a1c:	7d3b      	ldrb	r3, [r7, #20]
 8008a1e:	f003 0310 	and.w	r3, r3, #16
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d004      	beq.n	8008a30 <mpu_read_fifo_stream+0xe4>
            mpu_reset_fifo();
 8008a26:	f7ff fa29 	bl	8007e7c <mpu_reset_fifo>
            return -2;
 8008a2a:	f06f 0301 	mvn.w	r3, #1
 8008a2e:	e025      	b.n	8008a7c <mpu_read_fifo_stream+0x130>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 8008a30:	4b14      	ldr	r3, [pc, #80]	; (8008a84 <mpu_read_fifo_stream+0x138>)
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	781b      	ldrb	r3, [r3, #0]
 8008a36:	b29b      	uxth	r3, r3
 8008a38:	005b      	lsls	r3, r3, #1
 8008a3a:	b299      	uxth	r1, r3
 8008a3c:	4b11      	ldr	r3, [pc, #68]	; (8008a84 <mpu_read_fifo_stream+0x138>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	7b5b      	ldrb	r3, [r3, #13]
 8008a42:	b29a      	uxth	r2, r3
 8008a44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008a48:	9302      	str	r3, [sp, #8]
 8008a4a:	89fb      	ldrh	r3, [r7, #14]
 8008a4c:	9301      	str	r3, [sp, #4]
 8008a4e:	68bb      	ldr	r3, [r7, #8]
 8008a50:	9300      	str	r3, [sp, #0]
 8008a52:	2301      	movs	r3, #1
 8008a54:	480c      	ldr	r0, [pc, #48]	; (8008a88 <mpu_read_fifo_stream+0x13c>)
 8008a56:	f7fc feed 	bl	8005834 <HAL_I2C_Mem_Read>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d002      	beq.n	8008a66 <mpu_read_fifo_stream+0x11a>
        return -1;
 8008a60:	f04f 33ff 	mov.w	r3, #4294967295
 8008a64:	e00a      	b.n	8008a7c <mpu_read_fifo_stream+0x130>
    more[0] = fifo_count / length - 1;
 8008a66:	8afa      	ldrh	r2, [r7, #22]
 8008a68:	89fb      	ldrh	r3, [r7, #14]
 8008a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	b2db      	uxtb	r3, r3
 8008a72:	3b01      	subs	r3, #1
 8008a74:	b2da      	uxtb	r2, r3
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	701a      	strb	r2, [r3, #0]
    return 0;
 8008a7a:	2300      	movs	r3, #0
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3718      	adds	r7, #24
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}
 8008a84:	2000001c 	.word	0x2000001c
 8008a88:	20000b20 	.word	0x20000b20

08008a8c <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b088      	sub	sp, #32
 8008a90:	af04      	add	r7, sp, #16
 8008a92:	4603      	mov	r3, r0
 8008a94:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 8008a96:	4b80      	ldr	r3, [pc, #512]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008a98:	7c9b      	ldrb	r3, [r3, #18]
 8008a9a:	79fa      	ldrb	r2, [r7, #7]
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	d101      	bne.n	8008aa4 <mpu_set_bypass+0x18>
        return 0;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	e0f4      	b.n	8008c8e <mpu_set_bypass+0x202>

    if (bypass_on) {
 8008aa4:	79fb      	ldrb	r3, [r7, #7]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d071      	beq.n	8008b8e <mpu_set_bypass+0x102>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8008aaa:	4b7b      	ldr	r3, [pc, #492]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008aac:	685b      	ldr	r3, [r3, #4]
 8008aae:	781b      	ldrb	r3, [r3, #0]
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	005b      	lsls	r3, r3, #1
 8008ab4:	b299      	uxth	r1, r3
 8008ab6:	4b78      	ldr	r3, [pc, #480]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	791b      	ldrb	r3, [r3, #4]
 8008abc:	b29a      	uxth	r2, r3
 8008abe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008ac2:	9302      	str	r3, [sp, #8]
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	9301      	str	r3, [sp, #4]
 8008ac8:	f107 030f 	add.w	r3, r7, #15
 8008acc:	9300      	str	r3, [sp, #0]
 8008ace:	2301      	movs	r3, #1
 8008ad0:	4872      	ldr	r0, [pc, #456]	; (8008c9c <mpu_set_bypass+0x210>)
 8008ad2:	f7fc feaf 	bl	8005834 <HAL_I2C_Mem_Read>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d002      	beq.n	8008ae2 <mpu_set_bypass+0x56>
            return -1;
 8008adc:	f04f 33ff 	mov.w	r3, #4294967295
 8008ae0:	e0d5      	b.n	8008c8e <mpu_set_bypass+0x202>
        tmp &= ~BIT_AUX_IF_EN;
 8008ae2:	7bfb      	ldrb	r3, [r7, #15]
 8008ae4:	f023 0320 	bic.w	r3, r3, #32
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8008aec:	4b6a      	ldr	r3, [pc, #424]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	781b      	ldrb	r3, [r3, #0]
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	005b      	lsls	r3, r3, #1
 8008af6:	b299      	uxth	r1, r3
 8008af8:	4b67      	ldr	r3, [pc, #412]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	791b      	ldrb	r3, [r3, #4]
 8008afe:	b29a      	uxth	r2, r3
 8008b00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008b04:	9302      	str	r3, [sp, #8]
 8008b06:	2301      	movs	r3, #1
 8008b08:	9301      	str	r3, [sp, #4]
 8008b0a:	f107 030f 	add.w	r3, r7, #15
 8008b0e:	9300      	str	r3, [sp, #0]
 8008b10:	2301      	movs	r3, #1
 8008b12:	4862      	ldr	r0, [pc, #392]	; (8008c9c <mpu_set_bypass+0x210>)
 8008b14:	f7fc fd94 	bl	8005640 <HAL_I2C_Mem_Write>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d002      	beq.n	8008b24 <mpu_set_bypass+0x98>
            return -1;
 8008b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8008b22:	e0b4      	b.n	8008c8e <mpu_set_bypass+0x202>
        delay_ms(3);
 8008b24:	2003      	movs	r0, #3
 8008b26:	f7fc f8fb 	bl	8004d20 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 8008b2a:	2302      	movs	r3, #2
 8008b2c:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 8008b2e:	4b5a      	ldr	r3, [pc, #360]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008b30:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d004      	beq.n	8008b42 <mpu_set_bypass+0xb6>
            tmp |= BIT_ACTL;
 8008b38:	7bfb      	ldrb	r3, [r7, #15]
 8008b3a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008b3e:	b2db      	uxtb	r3, r3
 8008b40:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8008b42:	4b55      	ldr	r3, [pc, #340]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008b44:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d004      	beq.n	8008b56 <mpu_set_bypass+0xca>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8008b4c:	7bfb      	ldrb	r3, [r7, #15]
 8008b4e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8008b56:	4b50      	ldr	r3, [pc, #320]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008b58:	685b      	ldr	r3, [r3, #4]
 8008b5a:	781b      	ldrb	r3, [r3, #0]
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	005b      	lsls	r3, r3, #1
 8008b60:	b299      	uxth	r1, r3
 8008b62:	4b4d      	ldr	r3, [pc, #308]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	7ddb      	ldrb	r3, [r3, #23]
 8008b68:	b29a      	uxth	r2, r3
 8008b6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008b6e:	9302      	str	r3, [sp, #8]
 8008b70:	2301      	movs	r3, #1
 8008b72:	9301      	str	r3, [sp, #4]
 8008b74:	f107 030f 	add.w	r3, r7, #15
 8008b78:	9300      	str	r3, [sp, #0]
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	4847      	ldr	r0, [pc, #284]	; (8008c9c <mpu_set_bypass+0x210>)
 8008b7e:	f7fc fd5f 	bl	8005640 <HAL_I2C_Mem_Write>
 8008b82:	4603      	mov	r3, r0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d07e      	beq.n	8008c86 <mpu_set_bypass+0x1fa>
            return -1;
 8008b88:	f04f 33ff 	mov.w	r3, #4294967295
 8008b8c:	e07f      	b.n	8008c8e <mpu_set_bypass+0x202>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8008b8e:	4b42      	ldr	r3, [pc, #264]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008b90:	685b      	ldr	r3, [r3, #4]
 8008b92:	781b      	ldrb	r3, [r3, #0]
 8008b94:	b29b      	uxth	r3, r3
 8008b96:	005b      	lsls	r3, r3, #1
 8008b98:	b299      	uxth	r1, r3
 8008b9a:	4b3f      	ldr	r3, [pc, #252]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	791b      	ldrb	r3, [r3, #4]
 8008ba0:	b29a      	uxth	r2, r3
 8008ba2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008ba6:	9302      	str	r3, [sp, #8]
 8008ba8:	2301      	movs	r3, #1
 8008baa:	9301      	str	r3, [sp, #4]
 8008bac:	f107 030f 	add.w	r3, r7, #15
 8008bb0:	9300      	str	r3, [sp, #0]
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	4839      	ldr	r0, [pc, #228]	; (8008c9c <mpu_set_bypass+0x210>)
 8008bb6:	f7fc fe3d 	bl	8005834 <HAL_I2C_Mem_Read>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d002      	beq.n	8008bc6 <mpu_set_bypass+0x13a>
            return -1;
 8008bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8008bc4:	e063      	b.n	8008c8e <mpu_set_bypass+0x202>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8008bc6:	4b34      	ldr	r3, [pc, #208]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008bc8:	7a9b      	ldrb	r3, [r3, #10]
 8008bca:	f003 0301 	and.w	r3, r3, #1
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d005      	beq.n	8008bde <mpu_set_bypass+0x152>
            tmp |= BIT_AUX_IF_EN;
 8008bd2:	7bfb      	ldrb	r3, [r7, #15]
 8008bd4:	f043 0320 	orr.w	r3, r3, #32
 8008bd8:	b2db      	uxtb	r3, r3
 8008bda:	73fb      	strb	r3, [r7, #15]
 8008bdc:	e004      	b.n	8008be8 <mpu_set_bypass+0x15c>
        else
            tmp &= ~BIT_AUX_IF_EN;
 8008bde:	7bfb      	ldrb	r3, [r7, #15]
 8008be0:	f023 0320 	bic.w	r3, r3, #32
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8008be8:	4b2b      	ldr	r3, [pc, #172]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008bea:	685b      	ldr	r3, [r3, #4]
 8008bec:	781b      	ldrb	r3, [r3, #0]
 8008bee:	b29b      	uxth	r3, r3
 8008bf0:	005b      	lsls	r3, r3, #1
 8008bf2:	b299      	uxth	r1, r3
 8008bf4:	4b28      	ldr	r3, [pc, #160]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	791b      	ldrb	r3, [r3, #4]
 8008bfa:	b29a      	uxth	r2, r3
 8008bfc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008c00:	9302      	str	r3, [sp, #8]
 8008c02:	2301      	movs	r3, #1
 8008c04:	9301      	str	r3, [sp, #4]
 8008c06:	f107 030f 	add.w	r3, r7, #15
 8008c0a:	9300      	str	r3, [sp, #0]
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	4823      	ldr	r0, [pc, #140]	; (8008c9c <mpu_set_bypass+0x210>)
 8008c10:	f7fc fd16 	bl	8005640 <HAL_I2C_Mem_Write>
 8008c14:	4603      	mov	r3, r0
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d002      	beq.n	8008c20 <mpu_set_bypass+0x194>
            return -1;
 8008c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8008c1e:	e036      	b.n	8008c8e <mpu_set_bypass+0x202>
        delay_ms(3);
 8008c20:	2003      	movs	r0, #3
 8008c22:	f7fc f87d 	bl	8004d20 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 8008c26:	4b1c      	ldr	r3, [pc, #112]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008c28:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d002      	beq.n	8008c36 <mpu_set_bypass+0x1aa>
            tmp = BIT_ACTL;
 8008c30:	2380      	movs	r3, #128	; 0x80
 8008c32:	73fb      	strb	r3, [r7, #15]
 8008c34:	e001      	b.n	8008c3a <mpu_set_bypass+0x1ae>
        else
            tmp = 0;
 8008c36:	2300      	movs	r3, #0
 8008c38:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8008c3a:	4b17      	ldr	r3, [pc, #92]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008c3c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d004      	beq.n	8008c4e <mpu_set_bypass+0x1c2>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8008c44:	7bfb      	ldrb	r3, [r7, #15]
 8008c46:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8008c4a:	b2db      	uxtb	r3, r3
 8008c4c:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8008c4e:	4b12      	ldr	r3, [pc, #72]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	781b      	ldrb	r3, [r3, #0]
 8008c54:	b29b      	uxth	r3, r3
 8008c56:	005b      	lsls	r3, r3, #1
 8008c58:	b299      	uxth	r1, r3
 8008c5a:	4b0f      	ldr	r3, [pc, #60]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	7ddb      	ldrb	r3, [r3, #23]
 8008c60:	b29a      	uxth	r2, r3
 8008c62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008c66:	9302      	str	r3, [sp, #8]
 8008c68:	2301      	movs	r3, #1
 8008c6a:	9301      	str	r3, [sp, #4]
 8008c6c:	f107 030f 	add.w	r3, r7, #15
 8008c70:	9300      	str	r3, [sp, #0]
 8008c72:	2301      	movs	r3, #1
 8008c74:	4809      	ldr	r0, [pc, #36]	; (8008c9c <mpu_set_bypass+0x210>)
 8008c76:	f7fc fce3 	bl	8005640 <HAL_I2C_Mem_Write>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d002      	beq.n	8008c86 <mpu_set_bypass+0x1fa>
            return -1;
 8008c80:	f04f 33ff 	mov.w	r3, #4294967295
 8008c84:	e003      	b.n	8008c8e <mpu_set_bypass+0x202>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 8008c86:	4a04      	ldr	r2, [pc, #16]	; (8008c98 <mpu_set_bypass+0x20c>)
 8008c88:	79fb      	ldrb	r3, [r7, #7]
 8008c8a:	7493      	strb	r3, [r2, #18]
    return 0;
 8008c8c:	2300      	movs	r3, #0
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	3710      	adds	r7, #16
 8008c92:	46bd      	mov	sp, r7
 8008c94:	bd80      	pop	{r7, pc}
 8008c96:	bf00      	nop
 8008c98:	2000001c 	.word	0x2000001c
 8008c9c:	20000b20 	.word	0x20000b20

08008ca0 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b088      	sub	sp, #32
 8008ca4:	af04      	add	r7, sp, #16
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 8008caa:	4b24      	ldr	r3, [pc, #144]	; (8008d3c <mpu_set_int_latched+0x9c>)
 8008cac:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8008cb0:	79fa      	ldrb	r2, [r7, #7]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d101      	bne.n	8008cba <mpu_set_int_latched+0x1a>
        return 0;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	e03b      	b.n	8008d32 <mpu_set_int_latched+0x92>

    if (enable)
 8008cba:	79fb      	ldrb	r3, [r7, #7]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d002      	beq.n	8008cc6 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8008cc0:	2330      	movs	r3, #48	; 0x30
 8008cc2:	73fb      	strb	r3, [r7, #15]
 8008cc4:	e001      	b.n	8008cca <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 8008cca:	4b1c      	ldr	r3, [pc, #112]	; (8008d3c <mpu_set_int_latched+0x9c>)
 8008ccc:	7c9b      	ldrb	r3, [r3, #18]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d004      	beq.n	8008cdc <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 8008cd2:	7bfb      	ldrb	r3, [r7, #15]
 8008cd4:	f043 0302 	orr.w	r3, r3, #2
 8008cd8:	b2db      	uxtb	r3, r3
 8008cda:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 8008cdc:	4b17      	ldr	r3, [pc, #92]	; (8008d3c <mpu_set_int_latched+0x9c>)
 8008cde:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d004      	beq.n	8008cf0 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 8008ce6:	7bfb      	ldrb	r3, [r7, #15]
 8008ce8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008cec:	b2db      	uxtb	r3, r3
 8008cee:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8008cf0:	4b12      	ldr	r3, [pc, #72]	; (8008d3c <mpu_set_int_latched+0x9c>)
 8008cf2:	685b      	ldr	r3, [r3, #4]
 8008cf4:	781b      	ldrb	r3, [r3, #0]
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	005b      	lsls	r3, r3, #1
 8008cfa:	b299      	uxth	r1, r3
 8008cfc:	4b0f      	ldr	r3, [pc, #60]	; (8008d3c <mpu_set_int_latched+0x9c>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	7ddb      	ldrb	r3, [r3, #23]
 8008d02:	b29a      	uxth	r2, r3
 8008d04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008d08:	9302      	str	r3, [sp, #8]
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	9301      	str	r3, [sp, #4]
 8008d0e:	f107 030f 	add.w	r3, r7, #15
 8008d12:	9300      	str	r3, [sp, #0]
 8008d14:	2301      	movs	r3, #1
 8008d16:	480a      	ldr	r0, [pc, #40]	; (8008d40 <mpu_set_int_latched+0xa0>)
 8008d18:	f7fc fc92 	bl	8005640 <HAL_I2C_Mem_Write>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d002      	beq.n	8008d28 <mpu_set_int_latched+0x88>
        return -1;
 8008d22:	f04f 33ff 	mov.w	r3, #4294967295
 8008d26:	e004      	b.n	8008d32 <mpu_set_int_latched+0x92>
    st.chip_cfg.latched_int = enable;
 8008d28:	4a04      	ldr	r2, [pc, #16]	; (8008d3c <mpu_set_int_latched+0x9c>)
 8008d2a:	79fb      	ldrb	r3, [r7, #7]
 8008d2c:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
    return 0;
 8008d30:	2300      	movs	r3, #0
}
 8008d32:	4618      	mov	r0, r3
 8008d34:	3710      	adds	r7, #16
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}
 8008d3a:	bf00      	nop
 8008d3c:	2000001c 	.word	0x2000001c
 8008d40:	20000b20 	.word	0x20000b20

08008d44 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b08a      	sub	sp, #40	; 0x28
 8008d48:	af04      	add	r7, sp, #16
 8008d4a:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 8008d4c:	4b47      	ldr	r3, [pc, #284]	; (8008e6c <get_accel_prod_shift+0x128>)
 8008d4e:	685b      	ldr	r3, [r3, #4]
 8008d50:	781b      	ldrb	r3, [r3, #0]
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	005b      	lsls	r3, r3, #1
 8008d56:	b299      	uxth	r1, r3
 8008d58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008d5c:	9302      	str	r3, [sp, #8]
 8008d5e:	2304      	movs	r3, #4
 8008d60:	9301      	str	r3, [sp, #4]
 8008d62:	f107 0310 	add.w	r3, r7, #16
 8008d66:	9300      	str	r3, [sp, #0]
 8008d68:	2301      	movs	r3, #1
 8008d6a:	220d      	movs	r2, #13
 8008d6c:	4840      	ldr	r0, [pc, #256]	; (8008e70 <get_accel_prod_shift+0x12c>)
 8008d6e:	f7fc fd61 	bl	8005834 <HAL_I2C_Mem_Read>
 8008d72:	4603      	mov	r3, r0
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d001      	beq.n	8008d7c <get_accel_prod_shift+0x38>
        return 0x07;
 8008d78:	2307      	movs	r3, #7
 8008d7a:	e073      	b.n	8008e64 <get_accel_prod_shift+0x120>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 8008d7c:	7c3b      	ldrb	r3, [r7, #16]
 8008d7e:	10db      	asrs	r3, r3, #3
 8008d80:	b25b      	sxtb	r3, r3
 8008d82:	f003 031c 	and.w	r3, r3, #28
 8008d86:	b25a      	sxtb	r2, r3
 8008d88:	7cfb      	ldrb	r3, [r7, #19]
 8008d8a:	111b      	asrs	r3, r3, #4
 8008d8c:	b25b      	sxtb	r3, r3
 8008d8e:	f003 0303 	and.w	r3, r3, #3
 8008d92:	b25b      	sxtb	r3, r3
 8008d94:	4313      	orrs	r3, r2
 8008d96:	b25b      	sxtb	r3, r3
 8008d98:	b2db      	uxtb	r3, r3
 8008d9a:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 8008d9c:	7c7b      	ldrb	r3, [r7, #17]
 8008d9e:	10db      	asrs	r3, r3, #3
 8008da0:	b25b      	sxtb	r3, r3
 8008da2:	f003 031c 	and.w	r3, r3, #28
 8008da6:	b25a      	sxtb	r2, r3
 8008da8:	7cfb      	ldrb	r3, [r7, #19]
 8008daa:	109b      	asrs	r3, r3, #2
 8008dac:	b25b      	sxtb	r3, r3
 8008dae:	f003 0303 	and.w	r3, r3, #3
 8008db2:	b25b      	sxtb	r3, r3
 8008db4:	4313      	orrs	r3, r2
 8008db6:	b25b      	sxtb	r3, r3
 8008db8:	b2db      	uxtb	r3, r3
 8008dba:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 8008dbc:	7cbb      	ldrb	r3, [r7, #18]
 8008dbe:	10db      	asrs	r3, r3, #3
 8008dc0:	b25b      	sxtb	r3, r3
 8008dc2:	f003 031c 	and.w	r3, r3, #28
 8008dc6:	b25a      	sxtb	r2, r3
 8008dc8:	7cfb      	ldrb	r3, [r7, #19]
 8008dca:	b25b      	sxtb	r3, r3
 8008dcc:	f003 0303 	and.w	r3, r3, #3
 8008dd0:	b25b      	sxtb	r3, r3
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	b25b      	sxtb	r3, r3
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 8008dda:	2300      	movs	r3, #0
 8008ddc:	75fb      	strb	r3, [r7, #23]
 8008dde:	e03d      	b.n	8008e5c <get_accel_prod_shift+0x118>
        if (!shift_code[ii]) {
 8008de0:	7dfb      	ldrb	r3, [r7, #23]
 8008de2:	f107 0218 	add.w	r2, r7, #24
 8008de6:	4413      	add	r3, r2
 8008de8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d107      	bne.n	8008e00 <get_accel_prod_shift+0xbc>
            st_shift[ii] = 0.f;
 8008df0:	7dfb      	ldrb	r3, [r7, #23]
 8008df2:	009b      	lsls	r3, r3, #2
 8008df4:	687a      	ldr	r2, [r7, #4]
 8008df6:	4413      	add	r3, r2
 8008df8:	f04f 0200 	mov.w	r2, #0
 8008dfc:	601a      	str	r2, [r3, #0]
            continue;
 8008dfe:	e02a      	b.n	8008e56 <get_accel_prod_shift+0x112>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 8008e00:	7dfb      	ldrb	r3, [r7, #23]
 8008e02:	009b      	lsls	r3, r3, #2
 8008e04:	687a      	ldr	r2, [r7, #4]
 8008e06:	4413      	add	r3, r2
 8008e08:	4a1a      	ldr	r2, [pc, #104]	; (8008e74 <get_accel_prod_shift+0x130>)
 8008e0a:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 8008e0c:	e00f      	b.n	8008e2e <get_accel_prod_shift+0xea>
            st_shift[ii] *= 1.034f;
 8008e0e:	7dfb      	ldrb	r3, [r7, #23]
 8008e10:	009b      	lsls	r3, r3, #2
 8008e12:	687a      	ldr	r2, [r7, #4]
 8008e14:	4413      	add	r3, r2
 8008e16:	edd3 7a00 	vldr	s15, [r3]
 8008e1a:	7dfb      	ldrb	r3, [r7, #23]
 8008e1c:	009b      	lsls	r3, r3, #2
 8008e1e:	687a      	ldr	r2, [r7, #4]
 8008e20:	4413      	add	r3, r2
 8008e22:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8008e78 <get_accel_prod_shift+0x134>
 8008e26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008e2a:	edc3 7a00 	vstr	s15, [r3]
        while (--shift_code[ii])
 8008e2e:	7dfb      	ldrb	r3, [r7, #23]
 8008e30:	f107 0218 	add.w	r2, r7, #24
 8008e34:	441a      	add	r2, r3
 8008e36:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8008e3a:	3a01      	subs	r2, #1
 8008e3c:	b2d1      	uxtb	r1, r2
 8008e3e:	f107 0218 	add.w	r2, r7, #24
 8008e42:	441a      	add	r2, r3
 8008e44:	f802 1c0c 	strb.w	r1, [r2, #-12]
 8008e48:	f107 0218 	add.w	r2, r7, #24
 8008e4c:	4413      	add	r3, r2
 8008e4e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d1db      	bne.n	8008e0e <get_accel_prod_shift+0xca>
    for (ii = 0; ii < 3; ii++) {
 8008e56:	7dfb      	ldrb	r3, [r7, #23]
 8008e58:	3301      	adds	r3, #1
 8008e5a:	75fb      	strb	r3, [r7, #23]
 8008e5c:	7dfb      	ldrb	r3, [r7, #23]
 8008e5e:	2b02      	cmp	r3, #2
 8008e60:	d9be      	bls.n	8008de0 <get_accel_prod_shift+0x9c>
    }
    return 0;
 8008e62:	2300      	movs	r3, #0
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3718      	adds	r7, #24
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}
 8008e6c:	2000001c 	.word	0x2000001c
 8008e70:	20000b20 	.word	0x20000b20
 8008e74:	3eae147b 	.word	0x3eae147b
 8008e78:	3f845a1d 	.word	0x3f845a1d

08008e7c <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b08a      	sub	sp, #40	; 0x28
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
 8008e84:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8008e86:	2300      	movs	r3, #0
 8008e88:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 8008e8a:	f107 030c 	add.w	r3, r7, #12
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f7ff ff58 	bl	8008d44 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 8008e94:	2300      	movs	r3, #0
 8008e96:	627b      	str	r3, [r7, #36]	; 0x24
 8008e98:	e065      	b.n	8008f66 <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8008e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e9c:	009b      	lsls	r3, r3, #2
 8008e9e:	687a      	ldr	r2, [r7, #4]
 8008ea0:	4413      	add	r3, r2
 8008ea2:	681a      	ldr	r2, [r3, #0]
 8008ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ea6:	009b      	lsls	r3, r3, #2
 8008ea8:	6839      	ldr	r1, [r7, #0]
 8008eaa:	440b      	add	r3, r1
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	1ad3      	subs	r3, r2, r3
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	bfb8      	it	lt
 8008eb4:	425b      	neglt	r3, r3
 8008eb6:	ee07 3a90 	vmov	s15, r3
 8008eba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008ebe:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8008f78 <accel_self_test+0xfc>
 8008ec2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008ec6:	edc7 7a07 	vstr	s15, [r7, #28]
        if (st_shift[jj]) {
 8008eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ecc:	009b      	lsls	r3, r3, #2
 8008ece:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008ed2:	4413      	add	r3, r2
 8008ed4:	3b1c      	subs	r3, #28
 8008ed6:	edd3 7a00 	vldr	s15, [r3]
 8008eda:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ee2:	d024      	beq.n	8008f2e <accel_self_test+0xb2>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 8008ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ee6:	009b      	lsls	r3, r3, #2
 8008ee8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008eec:	4413      	add	r3, r2
 8008eee:	3b1c      	subs	r3, #28
 8008ef0:	ed93 7a00 	vldr	s14, [r3]
 8008ef4:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ef8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008efc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008f00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008f04:	edc7 7a06 	vstr	s15, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8008f08:	edd7 7a06 	vldr	s15, [r7, #24]
 8008f0c:	eef0 7ae7 	vabs.f32	s15, s15
 8008f10:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8008f7c <accel_self_test+0x100>
 8008f14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f1c:	dd20      	ble.n	8008f60 <accel_self_test+0xe4>
                result |= 1 << jj;
 8008f1e:	2201      	movs	r2, #1
 8008f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f22:	fa02 f303 	lsl.w	r3, r2, r3
 8008f26:	6a3a      	ldr	r2, [r7, #32]
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	623b      	str	r3, [r7, #32]
 8008f2c:	e018      	b.n	8008f60 <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 8008f2e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8008f80 <accel_self_test+0x104>
 8008f32:	edd7 7a07 	vldr	s15, [r7, #28]
 8008f36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f3e:	d408      	bmi.n	8008f52 <accel_self_test+0xd6>
            (st_shift_cust > test.max_g))
 8008f40:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8008f84 <accel_self_test+0x108>
        } else if ((st_shift_cust < test.min_g) ||
 8008f44:	edd7 7a07 	vldr	s15, [r7, #28]
 8008f48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f50:	dd06      	ble.n	8008f60 <accel_self_test+0xe4>
            result |= 1 << jj;
 8008f52:	2201      	movs	r2, #1
 8008f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f56:	fa02 f303 	lsl.w	r3, r2, r3
 8008f5a:	6a3a      	ldr	r2, [r7, #32]
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 8008f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f62:	3301      	adds	r3, #1
 8008f64:	627b      	str	r3, [r7, #36]	; 0x24
 8008f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f68:	2b02      	cmp	r3, #2
 8008f6a:	dd96      	ble.n	8008e9a <accel_self_test+0x1e>
    }

    return result;
 8008f6c:	6a3b      	ldr	r3, [r7, #32]
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3728      	adds	r7, #40	; 0x28
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}
 8008f76:	bf00      	nop
 8008f78:	47800000 	.word	0x47800000
 8008f7c:	3e0f5c29 	.word	0x3e0f5c29
 8008f80:	3e99999a 	.word	0x3e99999a
 8008f84:	3f733333 	.word	0x3f733333

08008f88 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b08c      	sub	sp, #48	; 0x30
 8008f8c:	af04      	add	r7, sp, #16
 8008f8e:	6078      	str	r0, [r7, #4]
 8008f90:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8008f92:	2300      	movs	r3, #0
 8008f94:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 8008f96:	4b5a      	ldr	r3, [pc, #360]	; (8009100 <gyro_self_test+0x178>)
 8008f98:	685b      	ldr	r3, [r3, #4]
 8008f9a:	781b      	ldrb	r3, [r3, #0]
 8008f9c:	b29b      	uxth	r3, r3
 8008f9e:	005b      	lsls	r3, r3, #1
 8008fa0:	b299      	uxth	r1, r3
 8008fa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008fa6:	9302      	str	r3, [sp, #8]
 8008fa8:	2303      	movs	r3, #3
 8008faa:	9301      	str	r3, [sp, #4]
 8008fac:	f107 0308 	add.w	r3, r7, #8
 8008fb0:	9300      	str	r3, [sp, #0]
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	220d      	movs	r2, #13
 8008fb6:	4853      	ldr	r0, [pc, #332]	; (8009104 <gyro_self_test+0x17c>)
 8008fb8:	f7fc fc3c 	bl	8005834 <HAL_I2C_Mem_Read>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d001      	beq.n	8008fc6 <gyro_self_test+0x3e>
        return 0x07;
 8008fc2:	2307      	movs	r3, #7
 8008fc4:	e097      	b.n	80090f6 <gyro_self_test+0x16e>

    tmp[0] &= 0x1F;
 8008fc6:	7a3b      	ldrb	r3, [r7, #8]
 8008fc8:	f003 031f 	and.w	r3, r3, #31
 8008fcc:	b2db      	uxtb	r3, r3
 8008fce:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 8008fd0:	7a7b      	ldrb	r3, [r7, #9]
 8008fd2:	f003 031f 	and.w	r3, r3, #31
 8008fd6:	b2db      	uxtb	r3, r3
 8008fd8:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 8008fda:	7abb      	ldrb	r3, [r7, #10]
 8008fdc:	f003 031f 	and.w	r3, r3, #31
 8008fe0:	b2db      	uxtb	r3, r3
 8008fe2:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	61fb      	str	r3, [r7, #28]
 8008fe8:	e080      	b.n	80090ec <gyro_self_test+0x164>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8008fea:	69fb      	ldr	r3, [r7, #28]
 8008fec:	009b      	lsls	r3, r3, #2
 8008fee:	687a      	ldr	r2, [r7, #4]
 8008ff0:	4413      	add	r3, r2
 8008ff2:	681a      	ldr	r2, [r3, #0]
 8008ff4:	69fb      	ldr	r3, [r7, #28]
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	6839      	ldr	r1, [r7, #0]
 8008ffa:	440b      	add	r3, r1
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	1ad3      	subs	r3, r2, r3
 8009000:	2b00      	cmp	r3, #0
 8009002:	bfb8      	it	lt
 8009004:	425b      	neglt	r3, r3
 8009006:	ee07 3a90 	vmov	s15, r3
 800900a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800900e:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8009108 <gyro_self_test+0x180>
 8009012:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009016:	edc7 7a04 	vstr	s15, [r7, #16]
        if (tmp[jj]) {
 800901a:	f107 0208 	add.w	r2, r7, #8
 800901e:	69fb      	ldr	r3, [r7, #28]
 8009020:	4413      	add	r3, r2
 8009022:	781b      	ldrb	r3, [r3, #0]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d045      	beq.n	80090b4 <gyro_self_test+0x12c>
            st_shift = 3275.f / test.gyro_sens;
 8009028:	eddf 7a38 	vldr	s15, [pc, #224]	; 800910c <gyro_self_test+0x184>
 800902c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009030:	eddf 6a37 	vldr	s13, [pc, #220]	; 8009110 <gyro_self_test+0x188>
 8009034:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009038:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 800903c:	e007      	b.n	800904e <gyro_self_test+0xc6>
                st_shift *= 1.046f;
 800903e:	edd7 7a05 	vldr	s15, [r7, #20]
 8009042:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8009114 <gyro_self_test+0x18c>
 8009046:	ee67 7a87 	vmul.f32	s15, s15, s14
 800904a:	edc7 7a05 	vstr	s15, [r7, #20]
            while (--tmp[jj])
 800904e:	f107 0208 	add.w	r2, r7, #8
 8009052:	69fb      	ldr	r3, [r7, #28]
 8009054:	4413      	add	r3, r2
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	3b01      	subs	r3, #1
 800905a:	b2d9      	uxtb	r1, r3
 800905c:	f107 0208 	add.w	r2, r7, #8
 8009060:	69fb      	ldr	r3, [r7, #28]
 8009062:	4413      	add	r3, r2
 8009064:	460a      	mov	r2, r1
 8009066:	701a      	strb	r2, [r3, #0]
 8009068:	f107 0208 	add.w	r2, r7, #8
 800906c:	69fb      	ldr	r3, [r7, #28]
 800906e:	4413      	add	r3, r2
 8009070:	781b      	ldrb	r3, [r3, #0]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d1e3      	bne.n	800903e <gyro_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 8009076:	edd7 6a04 	vldr	s13, [r7, #16]
 800907a:	ed97 7a05 	vldr	s14, [r7, #20]
 800907e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009082:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009086:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800908a:	edc7 7a03 	vstr	s15, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 800908e:	edd7 7a03 	vldr	s15, [r7, #12]
 8009092:	eef0 7ae7 	vabs.f32	s15, s15
 8009096:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8009118 <gyro_self_test+0x190>
 800909a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800909e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090a2:	dd20      	ble.n	80090e6 <gyro_self_test+0x15e>
                result |= 1 << jj;
 80090a4:	2201      	movs	r2, #1
 80090a6:	69fb      	ldr	r3, [r7, #28]
 80090a8:	fa02 f303 	lsl.w	r3, r2, r3
 80090ac:	69ba      	ldr	r2, [r7, #24]
 80090ae:	4313      	orrs	r3, r2
 80090b0:	61bb      	str	r3, [r7, #24]
 80090b2:	e018      	b.n	80090e6 <gyro_self_test+0x15e>
        } else if ((st_shift_cust < test.min_dps) ||
 80090b4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80090b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80090bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090c4:	d408      	bmi.n	80090d8 <gyro_self_test+0x150>
            (st_shift_cust > test.max_dps))
 80090c6:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800911c <gyro_self_test+0x194>
        } else if ((st_shift_cust < test.min_dps) ||
 80090ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80090ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80090d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090d6:	dd06      	ble.n	80090e6 <gyro_self_test+0x15e>
            result |= 1 << jj;
 80090d8:	2201      	movs	r2, #1
 80090da:	69fb      	ldr	r3, [r7, #28]
 80090dc:	fa02 f303 	lsl.w	r3, r2, r3
 80090e0:	69ba      	ldr	r2, [r7, #24]
 80090e2:	4313      	orrs	r3, r2
 80090e4:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 80090e6:	69fb      	ldr	r3, [r7, #28]
 80090e8:	3301      	adds	r3, #1
 80090ea:	61fb      	str	r3, [r7, #28]
 80090ec:	69fb      	ldr	r3, [r7, #28]
 80090ee:	2b02      	cmp	r3, #2
 80090f0:	f77f af7b 	ble.w	8008fea <gyro_self_test+0x62>
    }
    return result;
 80090f4:	69bb      	ldr	r3, [r7, #24]
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3720      	adds	r7, #32
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}
 80090fe:	bf00      	nop
 8009100:	2000001c 	.word	0x2000001c
 8009104:	20000b20 	.word	0x20000b20
 8009108:	47800000 	.word	0x47800000
 800910c:	00000083 	.word	0x00000083
 8009110:	454cb000 	.word	0x454cb000
 8009114:	3f85e354 	.word	0x3f85e354
 8009118:	3e0f5c29 	.word	0x3e0f5c29
 800911c:	42d20000 	.word	0x42d20000

08009120 <get_st_biases>:
    return result;
}
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8009120:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009124:	b098      	sub	sp, #96	; 0x60
 8009126:	af04      	add	r7, sp, #16
 8009128:	6278      	str	r0, [r7, #36]	; 0x24
 800912a:	6239      	str	r1, [r7, #32]
 800912c:	4613      	mov	r3, r2
 800912e:	77fb      	strb	r3, [r7, #31]
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8009130:	2301      	movs	r3, #1
 8009132:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    data[1] = 0;
 8009136:	2300      	movs	r3, #0
 8009138:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 800913c:	4ba5      	ldr	r3, [pc, #660]	; (80093d4 <get_st_biases+0x2b4>)
 800913e:	685b      	ldr	r3, [r3, #4]
 8009140:	781b      	ldrb	r3, [r3, #0]
 8009142:	b29b      	uxth	r3, r3
 8009144:	005b      	lsls	r3, r3, #1
 8009146:	b299      	uxth	r1, r3
 8009148:	4ba2      	ldr	r3, [pc, #648]	; (80093d4 <get_st_biases+0x2b4>)
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	7d5b      	ldrb	r3, [r3, #21]
 800914e:	b29a      	uxth	r2, r3
 8009150:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009154:	9302      	str	r3, [sp, #8]
 8009156:	2302      	movs	r3, #2
 8009158:	9301      	str	r3, [sp, #4]
 800915a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800915e:	9300      	str	r3, [sp, #0]
 8009160:	2301      	movs	r3, #1
 8009162:	489d      	ldr	r0, [pc, #628]	; (80093d8 <get_st_biases+0x2b8>)
 8009164:	f7fc fa6c 	bl	8005640 <HAL_I2C_Mem_Write>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d002      	beq.n	8009174 <get_st_biases+0x54>
        return -1;
 800916e:	f04f 33ff 	mov.w	r3, #4294967295
 8009172:	e38d      	b.n	8009890 <get_st_biases+0x770>
    delay_ms(200);
 8009174:	20c8      	movs	r0, #200	; 0xc8
 8009176:	f7fb fdd3 	bl	8004d20 <HAL_Delay>
    data[0] = 0;
 800917a:	2300      	movs	r3, #0
 800917c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8009180:	4b94      	ldr	r3, [pc, #592]	; (80093d4 <get_st_biases+0x2b4>)
 8009182:	685b      	ldr	r3, [r3, #4]
 8009184:	781b      	ldrb	r3, [r3, #0]
 8009186:	b29b      	uxth	r3, r3
 8009188:	005b      	lsls	r3, r3, #1
 800918a:	b299      	uxth	r1, r3
 800918c:	4b91      	ldr	r3, [pc, #580]	; (80093d4 <get_st_biases+0x2b4>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	7c5b      	ldrb	r3, [r3, #17]
 8009192:	b29a      	uxth	r2, r3
 8009194:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009198:	9302      	str	r3, [sp, #8]
 800919a:	2301      	movs	r3, #1
 800919c:	9301      	str	r3, [sp, #4]
 800919e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80091a2:	9300      	str	r3, [sp, #0]
 80091a4:	2301      	movs	r3, #1
 80091a6:	488c      	ldr	r0, [pc, #560]	; (80093d8 <get_st_biases+0x2b8>)
 80091a8:	f7fc fa4a 	bl	8005640 <HAL_I2C_Mem_Write>
 80091ac:	4603      	mov	r3, r0
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d002      	beq.n	80091b8 <get_st_biases+0x98>
        return -1;
 80091b2:	f04f 33ff 	mov.w	r3, #4294967295
 80091b6:	e36b      	b.n	8009890 <get_st_biases+0x770>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 80091b8:	4b86      	ldr	r3, [pc, #536]	; (80093d4 <get_st_biases+0x2b4>)
 80091ba:	685b      	ldr	r3, [r3, #4]
 80091bc:	781b      	ldrb	r3, [r3, #0]
 80091be:	b29b      	uxth	r3, r3
 80091c0:	005b      	lsls	r3, r3, #1
 80091c2:	b299      	uxth	r1, r3
 80091c4:	4b83      	ldr	r3, [pc, #524]	; (80093d4 <get_st_biases+0x2b4>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	795b      	ldrb	r3, [r3, #5]
 80091ca:	b29a      	uxth	r2, r3
 80091cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80091d0:	9302      	str	r3, [sp, #8]
 80091d2:	2301      	movs	r3, #1
 80091d4:	9301      	str	r3, [sp, #4]
 80091d6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80091da:	9300      	str	r3, [sp, #0]
 80091dc:	2301      	movs	r3, #1
 80091de:	487e      	ldr	r0, [pc, #504]	; (80093d8 <get_st_biases+0x2b8>)
 80091e0:	f7fc fa2e 	bl	8005640 <HAL_I2C_Mem_Write>
 80091e4:	4603      	mov	r3, r0
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d002      	beq.n	80091f0 <get_st_biases+0xd0>
        return -1;
 80091ea:	f04f 33ff 	mov.w	r3, #4294967295
 80091ee:	e34f      	b.n	8009890 <get_st_biases+0x770>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80091f0:	4b78      	ldr	r3, [pc, #480]	; (80093d4 <get_st_biases+0x2b4>)
 80091f2:	685b      	ldr	r3, [r3, #4]
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	b29b      	uxth	r3, r3
 80091f8:	005b      	lsls	r3, r3, #1
 80091fa:	b299      	uxth	r1, r3
 80091fc:	4b75      	ldr	r3, [pc, #468]	; (80093d4 <get_st_biases+0x2b4>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	7d5b      	ldrb	r3, [r3, #21]
 8009202:	b29a      	uxth	r2, r3
 8009204:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009208:	9302      	str	r3, [sp, #8]
 800920a:	2301      	movs	r3, #1
 800920c:	9301      	str	r3, [sp, #4]
 800920e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009212:	9300      	str	r3, [sp, #0]
 8009214:	2301      	movs	r3, #1
 8009216:	4870      	ldr	r0, [pc, #448]	; (80093d8 <get_st_biases+0x2b8>)
 8009218:	f7fc fa12 	bl	8005640 <HAL_I2C_Mem_Write>
 800921c:	4603      	mov	r3, r0
 800921e:	2b00      	cmp	r3, #0
 8009220:	d002      	beq.n	8009228 <get_st_biases+0x108>
        return -1;
 8009222:	f04f 33ff 	mov.w	r3, #4294967295
 8009226:	e333      	b.n	8009890 <get_st_biases+0x770>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 8009228:	4b6a      	ldr	r3, [pc, #424]	; (80093d4 <get_st_biases+0x2b4>)
 800922a:	685b      	ldr	r3, [r3, #4]
 800922c:	781b      	ldrb	r3, [r3, #0]
 800922e:	b29b      	uxth	r3, r3
 8009230:	005b      	lsls	r3, r3, #1
 8009232:	b299      	uxth	r1, r3
 8009234:	4b67      	ldr	r3, [pc, #412]	; (80093d4 <get_st_biases+0x2b4>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	7e9b      	ldrb	r3, [r3, #26]
 800923a:	b29a      	uxth	r2, r3
 800923c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009240:	9302      	str	r3, [sp, #8]
 8009242:	2301      	movs	r3, #1
 8009244:	9301      	str	r3, [sp, #4]
 8009246:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800924a:	9300      	str	r3, [sp, #0]
 800924c:	2301      	movs	r3, #1
 800924e:	4862      	ldr	r0, [pc, #392]	; (80093d8 <get_st_biases+0x2b8>)
 8009250:	f7fc f9f6 	bl	8005640 <HAL_I2C_Mem_Write>
 8009254:	4603      	mov	r3, r0
 8009256:	2b00      	cmp	r3, #0
 8009258:	d002      	beq.n	8009260 <get_st_biases+0x140>
        return -1;
 800925a:	f04f 33ff 	mov.w	r3, #4294967295
 800925e:	e317      	b.n	8009890 <get_st_biases+0x770>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8009260:	4b5c      	ldr	r3, [pc, #368]	; (80093d4 <get_st_biases+0x2b4>)
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	781b      	ldrb	r3, [r3, #0]
 8009266:	b29b      	uxth	r3, r3
 8009268:	005b      	lsls	r3, r3, #1
 800926a:	b299      	uxth	r1, r3
 800926c:	4b59      	ldr	r3, [pc, #356]	; (80093d4 <get_st_biases+0x2b4>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	791b      	ldrb	r3, [r3, #4]
 8009272:	b29a      	uxth	r2, r3
 8009274:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009278:	9302      	str	r3, [sp, #8]
 800927a:	2301      	movs	r3, #1
 800927c:	9301      	str	r3, [sp, #4]
 800927e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009282:	9300      	str	r3, [sp, #0]
 8009284:	2301      	movs	r3, #1
 8009286:	4854      	ldr	r0, [pc, #336]	; (80093d8 <get_st_biases+0x2b8>)
 8009288:	f7fc f9da 	bl	8005640 <HAL_I2C_Mem_Write>
 800928c:	4603      	mov	r3, r0
 800928e:	2b00      	cmp	r3, #0
 8009290:	d002      	beq.n	8009298 <get_st_biases+0x178>
        return -1;
 8009292:	f04f 33ff 	mov.w	r3, #4294967295
 8009296:	e2fb      	b.n	8009890 <get_st_biases+0x770>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8009298:	230c      	movs	r3, #12
 800929a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 800929e:	4b4d      	ldr	r3, [pc, #308]	; (80093d4 <get_st_biases+0x2b4>)
 80092a0:	685b      	ldr	r3, [r3, #4]
 80092a2:	781b      	ldrb	r3, [r3, #0]
 80092a4:	b29b      	uxth	r3, r3
 80092a6:	005b      	lsls	r3, r3, #1
 80092a8:	b299      	uxth	r1, r3
 80092aa:	4b4a      	ldr	r3, [pc, #296]	; (80093d4 <get_st_biases+0x2b4>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	791b      	ldrb	r3, [r3, #4]
 80092b0:	b29a      	uxth	r2, r3
 80092b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80092b6:	9302      	str	r3, [sp, #8]
 80092b8:	2301      	movs	r3, #1
 80092ba:	9301      	str	r3, [sp, #4]
 80092bc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80092c0:	9300      	str	r3, [sp, #0]
 80092c2:	2301      	movs	r3, #1
 80092c4:	4844      	ldr	r0, [pc, #272]	; (80093d8 <get_st_biases+0x2b8>)
 80092c6:	f7fc f9bb 	bl	8005640 <HAL_I2C_Mem_Write>
 80092ca:	4603      	mov	r3, r0
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d002      	beq.n	80092d6 <get_st_biases+0x1b6>
        return -1;
 80092d0:	f04f 33ff 	mov.w	r3, #4294967295
 80092d4:	e2dc      	b.n	8009890 <get_st_biases+0x770>
    delay_ms(15);
 80092d6:	200f      	movs	r0, #15
 80092d8:	f7fb fd22 	bl	8004d20 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 80092dc:	4b3d      	ldr	r3, [pc, #244]	; (80093d4 <get_st_biases+0x2b4>)
 80092de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092e0:	7a5b      	ldrb	r3, [r3, #9]
 80092e2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 80092e6:	4b3b      	ldr	r3, [pc, #236]	; (80093d4 <get_st_biases+0x2b4>)
 80092e8:	685b      	ldr	r3, [r3, #4]
 80092ea:	781b      	ldrb	r3, [r3, #0]
 80092ec:	b29b      	uxth	r3, r3
 80092ee:	005b      	lsls	r3, r3, #1
 80092f0:	b299      	uxth	r1, r3
 80092f2:	4b38      	ldr	r3, [pc, #224]	; (80093d4 <get_st_biases+0x2b4>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	789b      	ldrb	r3, [r3, #2]
 80092f8:	b29a      	uxth	r2, r3
 80092fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80092fe:	9302      	str	r3, [sp, #8]
 8009300:	2301      	movs	r3, #1
 8009302:	9301      	str	r3, [sp, #4]
 8009304:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009308:	9300      	str	r3, [sp, #0]
 800930a:	2301      	movs	r3, #1
 800930c:	4832      	ldr	r0, [pc, #200]	; (80093d8 <get_st_biases+0x2b8>)
 800930e:	f7fc f997 	bl	8005640 <HAL_I2C_Mem_Write>
 8009312:	4603      	mov	r3, r0
 8009314:	2b00      	cmp	r3, #0
 8009316:	d002      	beq.n	800931e <get_st_biases+0x1fe>
        return -1;
 8009318:	f04f 33ff 	mov.w	r3, #4294967295
 800931c:	e2b8      	b.n	8009890 <get_st_biases+0x770>
    data[0] = st.test->reg_rate_div;
 800931e:	4b2d      	ldr	r3, [pc, #180]	; (80093d4 <get_st_biases+0x2b4>)
 8009320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009322:	7a1b      	ldrb	r3, [r3, #8]
 8009324:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8009328:	4b2a      	ldr	r3, [pc, #168]	; (80093d4 <get_st_biases+0x2b4>)
 800932a:	685b      	ldr	r3, [r3, #4]
 800932c:	781b      	ldrb	r3, [r3, #0]
 800932e:	b29b      	uxth	r3, r3
 8009330:	005b      	lsls	r3, r3, #1
 8009332:	b299      	uxth	r1, r3
 8009334:	4b27      	ldr	r3, [pc, #156]	; (80093d4 <get_st_biases+0x2b4>)
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	785b      	ldrb	r3, [r3, #1]
 800933a:	b29a      	uxth	r2, r3
 800933c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009340:	9302      	str	r3, [sp, #8]
 8009342:	2301      	movs	r3, #1
 8009344:	9301      	str	r3, [sp, #4]
 8009346:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800934a:	9300      	str	r3, [sp, #0]
 800934c:	2301      	movs	r3, #1
 800934e:	4822      	ldr	r0, [pc, #136]	; (80093d8 <get_st_biases+0x2b8>)
 8009350:	f7fc f976 	bl	8005640 <HAL_I2C_Mem_Write>
 8009354:	4603      	mov	r3, r0
 8009356:	2b00      	cmp	r3, #0
 8009358:	d002      	beq.n	8009360 <get_st_biases+0x240>
        return -1;
 800935a:	f04f 33ff 	mov.w	r3, #4294967295
 800935e:	e297      	b.n	8009890 <get_st_biases+0x770>
    if (hw_test)
 8009360:	7ffb      	ldrb	r3, [r7, #31]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d008      	beq.n	8009378 <get_st_biases+0x258>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8009366:	4b1b      	ldr	r3, [pc, #108]	; (80093d4 <get_st_biases+0x2b4>)
 8009368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800936a:	7a9b      	ldrb	r3, [r3, #10]
 800936c:	f063 031f 	orn	r3, r3, #31
 8009370:	b2db      	uxtb	r3, r3
 8009372:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8009376:	e004      	b.n	8009382 <get_st_biases+0x262>
    else
        data[0] = st.test->reg_gyro_fsr;
 8009378:	4b16      	ldr	r3, [pc, #88]	; (80093d4 <get_st_biases+0x2b4>)
 800937a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800937c:	7a9b      	ldrb	r3, [r3, #10]
 800937e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8009382:	4b14      	ldr	r3, [pc, #80]	; (80093d4 <get_st_biases+0x2b4>)
 8009384:	685b      	ldr	r3, [r3, #4]
 8009386:	781b      	ldrb	r3, [r3, #0]
 8009388:	b29b      	uxth	r3, r3
 800938a:	005b      	lsls	r3, r3, #1
 800938c:	b299      	uxth	r1, r3
 800938e:	4b11      	ldr	r3, [pc, #68]	; (80093d4 <get_st_biases+0x2b4>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	799b      	ldrb	r3, [r3, #6]
 8009394:	b29a      	uxth	r2, r3
 8009396:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800939a:	9302      	str	r3, [sp, #8]
 800939c:	2301      	movs	r3, #1
 800939e:	9301      	str	r3, [sp, #4]
 80093a0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80093a4:	9300      	str	r3, [sp, #0]
 80093a6:	2301      	movs	r3, #1
 80093a8:	480b      	ldr	r0, [pc, #44]	; (80093d8 <get_st_biases+0x2b8>)
 80093aa:	f7fc f949 	bl	8005640 <HAL_I2C_Mem_Write>
 80093ae:	4603      	mov	r3, r0
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d002      	beq.n	80093ba <get_st_biases+0x29a>
        return -1;
 80093b4:	f04f 33ff 	mov.w	r3, #4294967295
 80093b8:	e26a      	b.n	8009890 <get_st_biases+0x770>

    if (hw_test)
 80093ba:	7ffb      	ldrb	r3, [r7, #31]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d00d      	beq.n	80093dc <get_st_biases+0x2bc>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 80093c0:	4b04      	ldr	r3, [pc, #16]	; (80093d4 <get_st_biases+0x2b4>)
 80093c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093c4:	7adb      	ldrb	r3, [r3, #11]
 80093c6:	f063 031f 	orn	r3, r3, #31
 80093ca:	b2db      	uxtb	r3, r3
 80093cc:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 80093d0:	e007      	b.n	80093e2 <get_st_biases+0x2c2>
 80093d2:	bf00      	nop
 80093d4:	2000001c 	.word	0x2000001c
 80093d8:	20000b20 	.word	0x20000b20
    else
        data[0] = test.reg_accel_fsr;
 80093dc:	2318      	movs	r3, #24
 80093de:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 80093e2:	4b75      	ldr	r3, [pc, #468]	; (80095b8 <get_st_biases+0x498>)
 80093e4:	685b      	ldr	r3, [r3, #4]
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	b29b      	uxth	r3, r3
 80093ea:	005b      	lsls	r3, r3, #1
 80093ec:	b299      	uxth	r1, r3
 80093ee:	4b72      	ldr	r3, [pc, #456]	; (80095b8 <get_st_biases+0x498>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	79db      	ldrb	r3, [r3, #7]
 80093f4:	b29a      	uxth	r2, r3
 80093f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80093fa:	9302      	str	r3, [sp, #8]
 80093fc:	2301      	movs	r3, #1
 80093fe:	9301      	str	r3, [sp, #4]
 8009400:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009404:	9300      	str	r3, [sp, #0]
 8009406:	2301      	movs	r3, #1
 8009408:	486c      	ldr	r0, [pc, #432]	; (80095bc <get_st_biases+0x49c>)
 800940a:	f7fc f919 	bl	8005640 <HAL_I2C_Mem_Write>
 800940e:	4603      	mov	r3, r0
 8009410:	2b00      	cmp	r3, #0
 8009412:	d002      	beq.n	800941a <get_st_biases+0x2fa>
        return -1;
 8009414:	f04f 33ff 	mov.w	r3, #4294967295
 8009418:	e23a      	b.n	8009890 <get_st_biases+0x770>
    if (hw_test)
 800941a:	7ffb      	ldrb	r3, [r7, #31]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d002      	beq.n	8009426 <get_st_biases+0x306>
        delay_ms(200);
 8009420:	20c8      	movs	r0, #200	; 0xc8
 8009422:	f7fb fc7d 	bl	8004d20 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8009426:	2340      	movs	r3, #64	; 0x40
 8009428:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 800942c:	4b62      	ldr	r3, [pc, #392]	; (80095b8 <get_st_biases+0x498>)
 800942e:	685b      	ldr	r3, [r3, #4]
 8009430:	781b      	ldrb	r3, [r3, #0]
 8009432:	b29b      	uxth	r3, r3
 8009434:	005b      	lsls	r3, r3, #1
 8009436:	b299      	uxth	r1, r3
 8009438:	4b5f      	ldr	r3, [pc, #380]	; (80095b8 <get_st_biases+0x498>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	791b      	ldrb	r3, [r3, #4]
 800943e:	b29a      	uxth	r2, r3
 8009440:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009444:	9302      	str	r3, [sp, #8]
 8009446:	2301      	movs	r3, #1
 8009448:	9301      	str	r3, [sp, #4]
 800944a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800944e:	9300      	str	r3, [sp, #0]
 8009450:	2301      	movs	r3, #1
 8009452:	485a      	ldr	r0, [pc, #360]	; (80095bc <get_st_biases+0x49c>)
 8009454:	f7fc f8f4 	bl	8005640 <HAL_I2C_Mem_Write>
 8009458:	4603      	mov	r3, r0
 800945a:	2b00      	cmp	r3, #0
 800945c:	d002      	beq.n	8009464 <get_st_biases+0x344>
        return -1;
 800945e:	f04f 33ff 	mov.w	r3, #4294967295
 8009462:	e215      	b.n	8009890 <get_st_biases+0x770>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8009464:	2378      	movs	r3, #120	; 0x78
 8009466:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 800946a:	4b53      	ldr	r3, [pc, #332]	; (80095b8 <get_st_biases+0x498>)
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	781b      	ldrb	r3, [r3, #0]
 8009470:	b29b      	uxth	r3, r3
 8009472:	005b      	lsls	r3, r3, #1
 8009474:	b299      	uxth	r1, r3
 8009476:	4b50      	ldr	r3, [pc, #320]	; (80095b8 <get_st_biases+0x498>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	795b      	ldrb	r3, [r3, #5]
 800947c:	b29a      	uxth	r2, r3
 800947e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009482:	9302      	str	r3, [sp, #8]
 8009484:	2301      	movs	r3, #1
 8009486:	9301      	str	r3, [sp, #4]
 8009488:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800948c:	9300      	str	r3, [sp, #0]
 800948e:	2301      	movs	r3, #1
 8009490:	484a      	ldr	r0, [pc, #296]	; (80095bc <get_st_biases+0x49c>)
 8009492:	f7fc f8d5 	bl	8005640 <HAL_I2C_Mem_Write>
 8009496:	4603      	mov	r3, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	d002      	beq.n	80094a2 <get_st_biases+0x382>
        return -1;
 800949c:	f04f 33ff 	mov.w	r3, #4294967295
 80094a0:	e1f6      	b.n	8009890 <get_st_biases+0x770>
    delay_ms(test.wait_ms);
 80094a2:	2332      	movs	r3, #50	; 0x32
 80094a4:	4618      	mov	r0, r3
 80094a6:	f7fb fc3b 	bl	8004d20 <HAL_Delay>
    data[0] = 0;
 80094aa:	2300      	movs	r3, #0
 80094ac:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 80094b0:	4b41      	ldr	r3, [pc, #260]	; (80095b8 <get_st_biases+0x498>)
 80094b2:	685b      	ldr	r3, [r3, #4]
 80094b4:	781b      	ldrb	r3, [r3, #0]
 80094b6:	b29b      	uxth	r3, r3
 80094b8:	005b      	lsls	r3, r3, #1
 80094ba:	b299      	uxth	r1, r3
 80094bc:	4b3e      	ldr	r3, [pc, #248]	; (80095b8 <get_st_biases+0x498>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	795b      	ldrb	r3, [r3, #5]
 80094c2:	b29a      	uxth	r2, r3
 80094c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80094c8:	9302      	str	r3, [sp, #8]
 80094ca:	2301      	movs	r3, #1
 80094cc:	9301      	str	r3, [sp, #4]
 80094ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80094d2:	9300      	str	r3, [sp, #0]
 80094d4:	2301      	movs	r3, #1
 80094d6:	4839      	ldr	r0, [pc, #228]	; (80095bc <get_st_biases+0x49c>)
 80094d8:	f7fc f8b2 	bl	8005640 <HAL_I2C_Mem_Write>
 80094dc:	4603      	mov	r3, r0
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d002      	beq.n	80094e8 <get_st_biases+0x3c8>
        return -1;
 80094e2:	f04f 33ff 	mov.w	r3, #4294967295
 80094e6:	e1d3      	b.n	8009890 <get_st_biases+0x770>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 80094e8:	4b33      	ldr	r3, [pc, #204]	; (80095b8 <get_st_biases+0x498>)
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	781b      	ldrb	r3, [r3, #0]
 80094ee:	b29b      	uxth	r3, r3
 80094f0:	005b      	lsls	r3, r3, #1
 80094f2:	b299      	uxth	r1, r3
 80094f4:	4b30      	ldr	r3, [pc, #192]	; (80095b8 <get_st_biases+0x498>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	7b1b      	ldrb	r3, [r3, #12]
 80094fa:	b29a      	uxth	r2, r3
 80094fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009500:	9302      	str	r3, [sp, #8]
 8009502:	2302      	movs	r3, #2
 8009504:	9301      	str	r3, [sp, #4]
 8009506:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800950a:	9300      	str	r3, [sp, #0]
 800950c:	2301      	movs	r3, #1
 800950e:	482b      	ldr	r0, [pc, #172]	; (80095bc <get_st_biases+0x49c>)
 8009510:	f7fc f990 	bl	8005834 <HAL_I2C_Mem_Read>
 8009514:	4603      	mov	r3, r0
 8009516:	2b00      	cmp	r3, #0
 8009518:	d002      	beq.n	8009520 <get_st_biases+0x400>
        return -1;
 800951a:	f04f 33ff 	mov.w	r3, #4294967295
 800951e:	e1b7      	b.n	8009890 <get_st_biases+0x770>

    fifo_count = (data[0] << 8) | data[1];
 8009520:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8009524:	021b      	lsls	r3, r3, #8
 8009526:	b21a      	sxth	r2, r3
 8009528:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800952c:	b21b      	sxth	r3, r3
 800952e:	4313      	orrs	r3, r2
 8009530:	b21b      	sxth	r3, r3
 8009532:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8009536:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800953a:	4a21      	ldr	r2, [pc, #132]	; (80095c0 <get_st_biases+0x4a0>)
 800953c:	fba2 2303 	umull	r2, r3, r2, r3
 8009540:	08db      	lsrs	r3, r3, #3
 8009542:	b29b      	uxth	r3, r3
 8009544:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    gyro[0] = gyro[1] = gyro[2] = 0;
 8009548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800954a:	f103 0108 	add.w	r1, r3, #8
 800954e:	2300      	movs	r3, #0
 8009550:	600b      	str	r3, [r1, #0]
 8009552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009554:	1d1a      	adds	r2, r3, #4
 8009556:	680b      	ldr	r3, [r1, #0]
 8009558:	6013      	str	r3, [r2, #0]
 800955a:	6812      	ldr	r2, [r2, #0]
 800955c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800955e:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8009560:	6a3b      	ldr	r3, [r7, #32]
 8009562:	f103 0108 	add.w	r1, r3, #8
 8009566:	2300      	movs	r3, #0
 8009568:	600b      	str	r3, [r1, #0]
 800956a:	6a3b      	ldr	r3, [r7, #32]
 800956c:	1d1a      	adds	r2, r3, #4
 800956e:	680b      	ldr	r3, [r1, #0]
 8009570:	6013      	str	r3, [r2, #0]
 8009572:	6812      	ldr	r2, [r2, #0]
 8009574:	6a3b      	ldr	r3, [r7, #32]
 8009576:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8009578:	2300      	movs	r3, #0
 800957a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800957e:	e09a      	b.n	80096b6 <get_st_biases+0x596>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8009580:	4b0d      	ldr	r3, [pc, #52]	; (80095b8 <get_st_biases+0x498>)
 8009582:	685b      	ldr	r3, [r3, #4]
 8009584:	781b      	ldrb	r3, [r3, #0]
 8009586:	b29b      	uxth	r3, r3
 8009588:	005b      	lsls	r3, r3, #1
 800958a:	b299      	uxth	r1, r3
 800958c:	4b0a      	ldr	r3, [pc, #40]	; (80095b8 <get_st_biases+0x498>)
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	7b5b      	ldrb	r3, [r3, #13]
 8009592:	b29a      	uxth	r2, r3
 8009594:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009598:	9302      	str	r3, [sp, #8]
 800959a:	230c      	movs	r3, #12
 800959c:	9301      	str	r3, [sp, #4]
 800959e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80095a2:	9300      	str	r3, [sp, #0]
 80095a4:	2301      	movs	r3, #1
 80095a6:	4805      	ldr	r0, [pc, #20]	; (80095bc <get_st_biases+0x49c>)
 80095a8:	f7fc f944 	bl	8005834 <HAL_I2C_Mem_Read>
 80095ac:	4603      	mov	r3, r0
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d008      	beq.n	80095c4 <get_st_biases+0x4a4>
            return -1;
 80095b2:	f04f 33ff 	mov.w	r3, #4294967295
 80095b6:	e16b      	b.n	8009890 <get_st_biases+0x770>
 80095b8:	2000001c 	.word	0x2000001c
 80095bc:	20000b20 	.word	0x20000b20
 80095c0:	aaaaaaab 	.word	0xaaaaaaab
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 80095c4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80095c8:	021b      	lsls	r3, r3, #8
 80095ca:	b21a      	sxth	r2, r3
 80095cc:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80095d0:	b21b      	sxth	r3, r3
 80095d2:	4313      	orrs	r3, r2
 80095d4:	b21b      	sxth	r3, r3
 80095d6:	86bb      	strh	r3, [r7, #52]	; 0x34
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 80095d8:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80095dc:	021b      	lsls	r3, r3, #8
 80095de:	b21a      	sxth	r2, r3
 80095e0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80095e4:	b21b      	sxth	r3, r3
 80095e6:	4313      	orrs	r3, r2
 80095e8:	b21b      	sxth	r3, r3
 80095ea:	86fb      	strh	r3, [r7, #54]	; 0x36
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 80095ec:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80095f0:	021b      	lsls	r3, r3, #8
 80095f2:	b21a      	sxth	r2, r3
 80095f4:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 80095f8:	b21b      	sxth	r3, r3
 80095fa:	4313      	orrs	r3, r2
 80095fc:	b21b      	sxth	r3, r3
 80095fe:	873b      	strh	r3, [r7, #56]	; 0x38
        accel[0] += (long)accel_cur[0];
 8009600:	6a3b      	ldr	r3, [r7, #32]
 8009602:	681a      	ldr	r2, [r3, #0]
 8009604:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8009608:	441a      	add	r2, r3
 800960a:	6a3b      	ldr	r3, [r7, #32]
 800960c:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 800960e:	6a3b      	ldr	r3, [r7, #32]
 8009610:	3304      	adds	r3, #4
 8009612:	6819      	ldr	r1, [r3, #0]
 8009614:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8009618:	4618      	mov	r0, r3
 800961a:	6a3b      	ldr	r3, [r7, #32]
 800961c:	1d1a      	adds	r2, r3, #4
 800961e:	180b      	adds	r3, r1, r0
 8009620:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8009622:	6a3b      	ldr	r3, [r7, #32]
 8009624:	3308      	adds	r3, #8
 8009626:	6819      	ldr	r1, [r3, #0]
 8009628:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 800962c:	4618      	mov	r0, r3
 800962e:	6a3b      	ldr	r3, [r7, #32]
 8009630:	f103 0208 	add.w	r2, r3, #8
 8009634:	180b      	adds	r3, r1, r0
 8009636:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 8009638:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800963c:	021b      	lsls	r3, r3, #8
 800963e:	b21a      	sxth	r2, r3
 8009640:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009644:	b21b      	sxth	r3, r3
 8009646:	4313      	orrs	r3, r2
 8009648:	b21b      	sxth	r3, r3
 800964a:	85bb      	strh	r3, [r7, #44]	; 0x2c
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 800964c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8009650:	021b      	lsls	r3, r3, #8
 8009652:	b21a      	sxth	r2, r3
 8009654:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8009658:	b21b      	sxth	r3, r3
 800965a:	4313      	orrs	r3, r2
 800965c:	b21b      	sxth	r3, r3
 800965e:	85fb      	strh	r3, [r7, #46]	; 0x2e
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8009660:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8009664:	021b      	lsls	r3, r3, #8
 8009666:	b21a      	sxth	r2, r3
 8009668:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800966c:	b21b      	sxth	r3, r3
 800966e:	4313      	orrs	r3, r2
 8009670:	b21b      	sxth	r3, r3
 8009672:	863b      	strh	r3, [r7, #48]	; 0x30
        gyro[0] += (long)gyro_cur[0];
 8009674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009676:	681a      	ldr	r2, [r3, #0]
 8009678:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800967c:	441a      	add	r2, r3
 800967e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009680:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8009682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009684:	3304      	adds	r3, #4
 8009686:	6819      	ldr	r1, [r3, #0]
 8009688:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800968c:	4618      	mov	r0, r3
 800968e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009690:	1d1a      	adds	r2, r3, #4
 8009692:	180b      	adds	r3, r1, r0
 8009694:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8009696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009698:	3308      	adds	r3, #8
 800969a:	6819      	ldr	r1, [r3, #0]
 800969c:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 80096a0:	4618      	mov	r0, r3
 80096a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096a4:	f103 0208 	add.w	r2, r3, #8
 80096a8:	180b      	adds	r3, r1, r0
 80096aa:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 80096ac:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80096b0:	3301      	adds	r3, #1
 80096b2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80096b6:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80096ba:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80096be:	429a      	cmp	r2, r3
 80096c0:	f4ff af5e 	bcc.w	8009580 <get_st_biases+0x460>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 80096c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	461a      	mov	r2, r3
 80096ca:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80096ce:	1415      	asrs	r5, r2, #16
 80096d0:	0414      	lsls	r4, r2, #16
 80096d2:	2383      	movs	r3, #131	; 0x83
 80096d4:	461a      	mov	r2, r3
 80096d6:	f04f 0300 	mov.w	r3, #0
 80096da:	4620      	mov	r0, r4
 80096dc:	4629      	mov	r1, r5
 80096de:	f7fa f991 	bl	8003a04 <__aeabi_ldivmod>
 80096e2:	4602      	mov	r2, r0
 80096e4:	460b      	mov	r3, r1
 80096e6:	4610      	mov	r0, r2
 80096e8:	4619      	mov	r1, r3
 80096ea:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 80096ee:	f04f 0300 	mov.w	r3, #0
 80096f2:	f7fa f987 	bl	8003a04 <__aeabi_ldivmod>
 80096f6:	4602      	mov	r2, r0
 80096f8:	460b      	mov	r3, r1
 80096fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096fc:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 80096fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009700:	3304      	adds	r3, #4
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	461a      	mov	r2, r3
 8009706:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800970a:	ea4f 4922 	mov.w	r9, r2, asr #16
 800970e:	ea4f 4802 	mov.w	r8, r2, lsl #16
 8009712:	2383      	movs	r3, #131	; 0x83
 8009714:	461a      	mov	r2, r3
 8009716:	f04f 0300 	mov.w	r3, #0
 800971a:	4640      	mov	r0, r8
 800971c:	4649      	mov	r1, r9
 800971e:	f7fa f971 	bl	8003a04 <__aeabi_ldivmod>
 8009722:	4602      	mov	r2, r0
 8009724:	460b      	mov	r3, r1
 8009726:	4610      	mov	r0, r2
 8009728:	4619      	mov	r1, r3
 800972a:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 800972e:	f04f 0300 	mov.w	r3, #0
 8009732:	f7fa f967 	bl	8003a04 <__aeabi_ldivmod>
 8009736:	4602      	mov	r2, r0
 8009738:	460b      	mov	r3, r1
 800973a:	4610      	mov	r0, r2
 800973c:	4619      	mov	r1, r3
 800973e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009740:	3304      	adds	r3, #4
 8009742:	4602      	mov	r2, r0
 8009744:	601a      	str	r2, [r3, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8009746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009748:	3308      	adds	r3, #8
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	461a      	mov	r2, r3
 800974e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8009752:	1411      	asrs	r1, r2, #16
 8009754:	6179      	str	r1, [r7, #20]
 8009756:	0413      	lsls	r3, r2, #16
 8009758:	613b      	str	r3, [r7, #16]
 800975a:	2383      	movs	r3, #131	; 0x83
 800975c:	461a      	mov	r2, r3
 800975e:	f04f 0300 	mov.w	r3, #0
 8009762:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009766:	f7fa f94d 	bl	8003a04 <__aeabi_ldivmod>
 800976a:	4602      	mov	r2, r0
 800976c:	460b      	mov	r3, r1
 800976e:	4610      	mov	r0, r2
 8009770:	4619      	mov	r1, r3
 8009772:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8009776:	f04f 0300 	mov.w	r3, #0
 800977a:	f7fa f943 	bl	8003a04 <__aeabi_ldivmod>
 800977e:	4602      	mov	r2, r0
 8009780:	460b      	mov	r3, r1
 8009782:	4610      	mov	r0, r2
 8009784:	4619      	mov	r1, r3
 8009786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009788:	3308      	adds	r3, #8
 800978a:	4602      	mov	r2, r0
 800978c:	601a      	str	r2, [r3, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 800978e:	6a3b      	ldr	r3, [r7, #32]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	461a      	mov	r2, r3
 8009794:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8009798:	1411      	asrs	r1, r2, #16
 800979a:	60f9      	str	r1, [r7, #12]
 800979c:	0413      	lsls	r3, r2, #16
 800979e:	60bb      	str	r3, [r7, #8]
 80097a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80097a4:	461a      	mov	r2, r3
 80097a6:	f04f 0300 	mov.w	r3, #0
 80097aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80097ae:	f7fa f929 	bl	8003a04 <__aeabi_ldivmod>
 80097b2:	4602      	mov	r2, r0
 80097b4:	460b      	mov	r3, r1
 80097b6:	4610      	mov	r0, r2
 80097b8:	4619      	mov	r1, r3
 80097ba:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 80097be:	f04f 0300 	mov.w	r3, #0
 80097c2:	f7fa f91f 	bl	8003a04 <__aeabi_ldivmod>
 80097c6:	4602      	mov	r2, r0
 80097c8:	460b      	mov	r3, r1
 80097ca:	6a3b      	ldr	r3, [r7, #32]
 80097cc:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 80097ce:	6a3b      	ldr	r3, [r7, #32]
 80097d0:	3304      	adds	r3, #4
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	461a      	mov	r2, r3
 80097d6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80097da:	1411      	asrs	r1, r2, #16
 80097dc:	6079      	str	r1, [r7, #4]
 80097de:	0413      	lsls	r3, r2, #16
 80097e0:	603b      	str	r3, [r7, #0]
 80097e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80097e6:	461a      	mov	r2, r3
 80097e8:	f04f 0300 	mov.w	r3, #0
 80097ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80097f0:	f7fa f908 	bl	8003a04 <__aeabi_ldivmod>
 80097f4:	4602      	mov	r2, r0
 80097f6:	460b      	mov	r3, r1
 80097f8:	4610      	mov	r0, r2
 80097fa:	4619      	mov	r1, r3
 80097fc:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8009800:	f04f 0300 	mov.w	r3, #0
 8009804:	f7fa f8fe 	bl	8003a04 <__aeabi_ldivmod>
 8009808:	4602      	mov	r2, r0
 800980a:	460b      	mov	r3, r1
 800980c:	4610      	mov	r0, r2
 800980e:	4619      	mov	r1, r3
 8009810:	6a3b      	ldr	r3, [r7, #32]
 8009812:	3304      	adds	r3, #4
 8009814:	4602      	mov	r2, r0
 8009816:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8009818:	6a3b      	ldr	r3, [r7, #32]
 800981a:	3308      	adds	r3, #8
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	461a      	mov	r2, r3
 8009820:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8009824:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009828:	ea4f 4a02 	mov.w	sl, r2, lsl #16
 800982c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009830:	461a      	mov	r2, r3
 8009832:	f04f 0300 	mov.w	r3, #0
 8009836:	4650      	mov	r0, sl
 8009838:	4659      	mov	r1, fp
 800983a:	f7fa f8e3 	bl	8003a04 <__aeabi_ldivmod>
 800983e:	4602      	mov	r2, r0
 8009840:	460b      	mov	r3, r1
 8009842:	4610      	mov	r0, r2
 8009844:	4619      	mov	r1, r3
 8009846:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 800984a:	f04f 0300 	mov.w	r3, #0
 800984e:	f7fa f8d9 	bl	8003a04 <__aeabi_ldivmod>
 8009852:	4602      	mov	r2, r0
 8009854:	460b      	mov	r3, r1
 8009856:	4610      	mov	r0, r2
 8009858:	4619      	mov	r1, r3
 800985a:	6a3b      	ldr	r3, [r7, #32]
 800985c:	3308      	adds	r3, #8
 800985e:	4602      	mov	r2, r0
 8009860:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8009862:	6a3b      	ldr	r3, [r7, #32]
 8009864:	3308      	adds	r3, #8
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	2b00      	cmp	r3, #0
 800986a:	dd08      	ble.n	800987e <get_st_biases+0x75e>
        accel[2] -= 65536L;
 800986c:	6a3b      	ldr	r3, [r7, #32]
 800986e:	3308      	adds	r3, #8
 8009870:	681a      	ldr	r2, [r3, #0]
 8009872:	6a3b      	ldr	r3, [r7, #32]
 8009874:	3308      	adds	r3, #8
 8009876:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 800987a:	601a      	str	r2, [r3, #0]
 800987c:	e007      	b.n	800988e <get_st_biases+0x76e>
    else
        accel[2] += 65536L;
 800987e:	6a3b      	ldr	r3, [r7, #32]
 8009880:	3308      	adds	r3, #8
 8009882:	681a      	ldr	r2, [r3, #0]
 8009884:	6a3b      	ldr	r3, [r7, #32]
 8009886:	3308      	adds	r3, #8
 8009888:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 800988c:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 800988e:	2300      	movs	r3, #0
}
 8009890:	4618      	mov	r0, r3
 8009892:	3750      	adds	r7, #80	; 0x50
 8009894:	46bd      	mov	sp, r7
 8009896:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800989a:	bf00      	nop

0800989c <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b08e      	sub	sp, #56	; 0x38
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
 80098a4:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 80098a6:	2302      	movs	r3, #2
 80098a8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 80098ac:	4b65      	ldr	r3, [pc, #404]	; (8009a44 <mpu_run_self_test+0x1a8>)
 80098ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d006      	beq.n	80098c4 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 80098b6:	2000      	movs	r0, #0
 80098b8:	f000 fa24 	bl	8009d04 <mpu_set_dmp_state>
        dmp_was_on = 1;
 80098bc:	2301      	movs	r3, #1
 80098be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80098c2:	e002      	b.n	80098ca <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 80098c4:	2300      	movs	r3, #0
 80098c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 80098ca:	f107 030c 	add.w	r3, r7, #12
 80098ce:	4618      	mov	r0, r3
 80098d0:	f7fe fc5a 	bl	8008188 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 80098d4:	f107 030f 	add.w	r3, r7, #15
 80098d8:	4618      	mov	r0, r3
 80098da:	f7fe fceb 	bl	80082b4 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 80098de:	f107 0308 	add.w	r3, r7, #8
 80098e2:	4618      	mov	r0, r3
 80098e4:	f7fe fd94 	bl	8008410 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 80098e8:	f107 030a 	add.w	r3, r7, #10
 80098ec:	4618      	mov	r0, r3
 80098ee:	f7fe fe29 	bl	8008544 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 80098f2:	4b54      	ldr	r3, [pc, #336]	; (8009a44 <mpu_run_self_test+0x1a8>)
 80098f4:	7a9b      	ldrb	r3, [r3, #10]
 80098f6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 80098fa:	f107 030e 	add.w	r3, r7, #14
 80098fe:	4618      	mov	r0, r3
 8009900:	f7fe ff22 	bl	8008748 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8009904:	2300      	movs	r3, #0
 8009906:	637b      	str	r3, [r7, #52]	; 0x34
 8009908:	e00a      	b.n	8009920 <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 800990a:	2200      	movs	r2, #0
 800990c:	6839      	ldr	r1, [r7, #0]
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f7ff fc06 	bl	8009120 <get_st_biases>
 8009914:	4603      	mov	r3, r0
 8009916:	2b00      	cmp	r3, #0
 8009918:	d008      	beq.n	800992c <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 800991a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800991c:	3301      	adds	r3, #1
 800991e:	637b      	str	r3, [r7, #52]	; 0x34
 8009920:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009924:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009926:	429a      	cmp	r2, r3
 8009928:	dbef      	blt.n	800990a <mpu_run_self_test+0x6e>
 800992a:	e000      	b.n	800992e <mpu_run_self_test+0x92>
            break;
 800992c:	bf00      	nop
    if (ii == tries) {
 800992e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009932:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009934:	429a      	cmp	r2, r3
 8009936:	d102      	bne.n	800993e <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8009938:	2300      	movs	r3, #0
 800993a:	633b      	str	r3, [r7, #48]	; 0x30
        goto restore;
 800993c:	e047      	b.n	80099ce <mpu_run_self_test+0x132>
    }
    for (ii = 0; ii < tries; ii++)
 800993e:	2300      	movs	r3, #0
 8009940:	637b      	str	r3, [r7, #52]	; 0x34
 8009942:	e00d      	b.n	8009960 <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8009944:	f107 0110 	add.w	r1, r7, #16
 8009948:	f107 031c 	add.w	r3, r7, #28
 800994c:	2201      	movs	r2, #1
 800994e:	4618      	mov	r0, r3
 8009950:	f7ff fbe6 	bl	8009120 <get_st_biases>
 8009954:	4603      	mov	r3, r0
 8009956:	2b00      	cmp	r3, #0
 8009958:	d008      	beq.n	800996c <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 800995a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800995c:	3301      	adds	r3, #1
 800995e:	637b      	str	r3, [r7, #52]	; 0x34
 8009960:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009964:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009966:	429a      	cmp	r2, r3
 8009968:	dbec      	blt.n	8009944 <mpu_run_self_test+0xa8>
 800996a:	e000      	b.n	800996e <mpu_run_self_test+0xd2>
            break;
 800996c:	bf00      	nop
    if (ii == tries) {
 800996e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009972:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009974:	429a      	cmp	r2, r3
 8009976:	d102      	bne.n	800997e <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8009978:	2300      	movs	r3, #0
 800997a:	633b      	str	r3, [r7, #48]	; 0x30
        goto restore;
 800997c:	e027      	b.n	80099ce <mpu_run_self_test+0x132>
    }
    accel_result = accel_self_test(accel, accel_st);
 800997e:	f107 0310 	add.w	r3, r7, #16
 8009982:	4619      	mov	r1, r3
 8009984:	6838      	ldr	r0, [r7, #0]
 8009986:	f7ff fa79 	bl	8008e7c <accel_self_test>
 800998a:	4603      	mov	r3, r0
 800998c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8009990:	f107 031c 	add.w	r3, r7, #28
 8009994:	4619      	mov	r1, r3
 8009996:	6878      	ldr	r0, [r7, #4]
 8009998:	f7ff faf6 	bl	8008f88 <gyro_self_test>
 800999c:	4603      	mov	r3, r0
 800999e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    result = 0;
 80099a2:	2300      	movs	r3, #0
 80099a4:	633b      	str	r3, [r7, #48]	; 0x30
    if (!gyro_result)
 80099a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d103      	bne.n	80099b6 <mpu_run_self_test+0x11a>
        result |= 0x01;
 80099ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099b0:	f043 0301 	orr.w	r3, r3, #1
 80099b4:	633b      	str	r3, [r7, #48]	; 0x30
    if (!accel_result)
 80099b6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d103      	bne.n	80099c6 <mpu_run_self_test+0x12a>
        result |= 0x02;
 80099be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099c0:	f043 0302 	orr.w	r3, r3, #2
 80099c4:	633b      	str	r3, [r7, #48]	; 0x30
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#else
        result |= 0x04;
 80099c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099c8:	f043 0304 	orr.w	r3, r3, #4
 80099cc:	633b      	str	r3, [r7, #48]	; 0x30
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 80099ce:	4b1d      	ldr	r3, [pc, #116]	; (8009a44 <mpu_run_self_test+0x1a8>)
 80099d0:	22ff      	movs	r2, #255	; 0xff
 80099d2:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 80099d4:	4b1b      	ldr	r3, [pc, #108]	; (8009a44 <mpu_run_self_test+0x1a8>)
 80099d6:	22ff      	movs	r2, #255	; 0xff
 80099d8:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 80099da:	4b1a      	ldr	r3, [pc, #104]	; (8009a44 <mpu_run_self_test+0x1a8>)
 80099dc:	22ff      	movs	r2, #255	; 0xff
 80099de:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 80099e0:	4b18      	ldr	r3, [pc, #96]	; (8009a44 <mpu_run_self_test+0x1a8>)
 80099e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80099e6:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 80099e8:	4b16      	ldr	r3, [pc, #88]	; (8009a44 <mpu_run_self_test+0x1a8>)
 80099ea:	22ff      	movs	r2, #255	; 0xff
 80099ec:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 80099ee:	4b15      	ldr	r3, [pc, #84]	; (8009a44 <mpu_run_self_test+0x1a8>)
 80099f0:	22ff      	movs	r2, #255	; 0xff
 80099f2:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 80099f4:	4b13      	ldr	r3, [pc, #76]	; (8009a44 <mpu_run_self_test+0x1a8>)
 80099f6:	2201      	movs	r2, #1
 80099f8:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 80099fa:	89bb      	ldrh	r3, [r7, #12]
 80099fc:	4618      	mov	r0, r3
 80099fe:	f7fe fbf7 	bl	80081f0 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 8009a02:	7bfb      	ldrb	r3, [r7, #15]
 8009a04:	4618      	mov	r0, r3
 8009a06:	f7fe fc8f 	bl	8008328 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8009a0a:	893b      	ldrh	r3, [r7, #8]
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	f7fe fd3d 	bl	800848c <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 8009a12:	897b      	ldrh	r3, [r7, #10]
 8009a14:	4618      	mov	r0, r3
 8009a16:	f7fe fdaf 	bl	8008578 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 8009a1a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8009a1e:	4618      	mov	r0, r3
 8009a20:	f7fe fef6 	bl	8008810 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 8009a24:	7bbb      	ldrb	r3, [r7, #14]
 8009a26:	4618      	mov	r0, r3
 8009a28:	f7fe fea0 	bl	800876c <mpu_configure_fifo>

    if (dmp_was_on)
 8009a2c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d002      	beq.n	8009a3a <mpu_run_self_test+0x19e>
        mpu_set_dmp_state(1);
 8009a34:	2001      	movs	r0, #1
 8009a36:	f000 f965 	bl	8009d04 <mpu_set_dmp_state>

    return result;
 8009a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	3738      	adds	r7, #56	; 0x38
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bd80      	pop	{r7, pc}
 8009a44:	2000001c 	.word	0x2000001c

08009a48 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b088      	sub	sp, #32
 8009a4c:	af04      	add	r7, sp, #16
 8009a4e:	4603      	mov	r3, r0
 8009a50:	603a      	str	r2, [r7, #0]
 8009a52:	80fb      	strh	r3, [r7, #6]
 8009a54:	460b      	mov	r3, r1
 8009a56:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d102      	bne.n	8009a64 <mpu_write_mem+0x1c>
        return -1;
 8009a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8009a62:	e052      	b.n	8009b0a <mpu_write_mem+0xc2>
    if (!st.chip_cfg.sensors)
 8009a64:	4b2b      	ldr	r3, [pc, #172]	; (8009b14 <mpu_write_mem+0xcc>)
 8009a66:	7a9b      	ldrb	r3, [r3, #10]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d102      	bne.n	8009a72 <mpu_write_mem+0x2a>
        return -1;
 8009a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8009a70:	e04b      	b.n	8009b0a <mpu_write_mem+0xc2>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8009a72:	88fb      	ldrh	r3, [r7, #6]
 8009a74:	0a1b      	lsrs	r3, r3, #8
 8009a76:	b29b      	uxth	r3, r3
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8009a7c:	88fb      	ldrh	r3, [r7, #6]
 8009a7e:	b2db      	uxtb	r3, r3
 8009a80:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8009a82:	7b7b      	ldrb	r3, [r7, #13]
 8009a84:	461a      	mov	r2, r3
 8009a86:	88bb      	ldrh	r3, [r7, #4]
 8009a88:	4413      	add	r3, r2
 8009a8a:	4a22      	ldr	r2, [pc, #136]	; (8009b14 <mpu_write_mem+0xcc>)
 8009a8c:	6852      	ldr	r2, [r2, #4]
 8009a8e:	8952      	ldrh	r2, [r2, #10]
 8009a90:	4293      	cmp	r3, r2
 8009a92:	dd02      	ble.n	8009a9a <mpu_write_mem+0x52>
        return -1;
 8009a94:	f04f 33ff 	mov.w	r3, #4294967295
 8009a98:	e037      	b.n	8009b0a <mpu_write_mem+0xc2>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8009a9a:	4b1e      	ldr	r3, [pc, #120]	; (8009b14 <mpu_write_mem+0xcc>)
 8009a9c:	685b      	ldr	r3, [r3, #4]
 8009a9e:	781b      	ldrb	r3, [r3, #0]
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	005b      	lsls	r3, r3, #1
 8009aa4:	b299      	uxth	r1, r3
 8009aa6:	4b1b      	ldr	r3, [pc, #108]	; (8009b14 <mpu_write_mem+0xcc>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	7edb      	ldrb	r3, [r3, #27]
 8009aac:	b29a      	uxth	r2, r3
 8009aae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009ab2:	9302      	str	r3, [sp, #8]
 8009ab4:	2302      	movs	r3, #2
 8009ab6:	9301      	str	r3, [sp, #4]
 8009ab8:	f107 030c 	add.w	r3, r7, #12
 8009abc:	9300      	str	r3, [sp, #0]
 8009abe:	2301      	movs	r3, #1
 8009ac0:	4815      	ldr	r0, [pc, #84]	; (8009b18 <mpu_write_mem+0xd0>)
 8009ac2:	f7fb fdbd 	bl	8005640 <HAL_I2C_Mem_Write>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d002      	beq.n	8009ad2 <mpu_write_mem+0x8a>
        return -1;
 8009acc:	f04f 33ff 	mov.w	r3, #4294967295
 8009ad0:	e01b      	b.n	8009b0a <mpu_write_mem+0xc2>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8009ad2:	4b10      	ldr	r3, [pc, #64]	; (8009b14 <mpu_write_mem+0xcc>)
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	781b      	ldrb	r3, [r3, #0]
 8009ad8:	b29b      	uxth	r3, r3
 8009ada:	005b      	lsls	r3, r3, #1
 8009adc:	b299      	uxth	r1, r3
 8009ade:	4b0d      	ldr	r3, [pc, #52]	; (8009b14 <mpu_write_mem+0xcc>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	7e1b      	ldrb	r3, [r3, #24]
 8009ae4:	b29a      	uxth	r2, r3
 8009ae6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009aea:	9302      	str	r3, [sp, #8]
 8009aec:	88bb      	ldrh	r3, [r7, #4]
 8009aee:	9301      	str	r3, [sp, #4]
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	9300      	str	r3, [sp, #0]
 8009af4:	2301      	movs	r3, #1
 8009af6:	4808      	ldr	r0, [pc, #32]	; (8009b18 <mpu_write_mem+0xd0>)
 8009af8:	f7fb fda2 	bl	8005640 <HAL_I2C_Mem_Write>
 8009afc:	4603      	mov	r3, r0
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d002      	beq.n	8009b08 <mpu_write_mem+0xc0>
        return -1;
 8009b02:	f04f 33ff 	mov.w	r3, #4294967295
 8009b06:	e000      	b.n	8009b0a <mpu_write_mem+0xc2>
    return 0;
 8009b08:	2300      	movs	r3, #0
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	3710      	adds	r7, #16
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bd80      	pop	{r7, pc}
 8009b12:	bf00      	nop
 8009b14:	2000001c 	.word	0x2000001c
 8009b18:	20000b20 	.word	0x20000b20

08009b1c <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b088      	sub	sp, #32
 8009b20:	af04      	add	r7, sp, #16
 8009b22:	4603      	mov	r3, r0
 8009b24:	603a      	str	r2, [r7, #0]
 8009b26:	80fb      	strh	r3, [r7, #6]
 8009b28:	460b      	mov	r3, r1
 8009b2a:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d102      	bne.n	8009b38 <mpu_read_mem+0x1c>
        return -1;
 8009b32:	f04f 33ff 	mov.w	r3, #4294967295
 8009b36:	e052      	b.n	8009bde <mpu_read_mem+0xc2>
    if (!st.chip_cfg.sensors)
 8009b38:	4b2b      	ldr	r3, [pc, #172]	; (8009be8 <mpu_read_mem+0xcc>)
 8009b3a:	7a9b      	ldrb	r3, [r3, #10]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d102      	bne.n	8009b46 <mpu_read_mem+0x2a>
        return -1;
 8009b40:	f04f 33ff 	mov.w	r3, #4294967295
 8009b44:	e04b      	b.n	8009bde <mpu_read_mem+0xc2>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8009b46:	88fb      	ldrh	r3, [r7, #6]
 8009b48:	0a1b      	lsrs	r3, r3, #8
 8009b4a:	b29b      	uxth	r3, r3
 8009b4c:	b2db      	uxtb	r3, r3
 8009b4e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8009b50:	88fb      	ldrh	r3, [r7, #6]
 8009b52:	b2db      	uxtb	r3, r3
 8009b54:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8009b56:	7b7b      	ldrb	r3, [r7, #13]
 8009b58:	461a      	mov	r2, r3
 8009b5a:	88bb      	ldrh	r3, [r7, #4]
 8009b5c:	4413      	add	r3, r2
 8009b5e:	4a22      	ldr	r2, [pc, #136]	; (8009be8 <mpu_read_mem+0xcc>)
 8009b60:	6852      	ldr	r2, [r2, #4]
 8009b62:	8952      	ldrh	r2, [r2, #10]
 8009b64:	4293      	cmp	r3, r2
 8009b66:	dd02      	ble.n	8009b6e <mpu_read_mem+0x52>
        return -1;
 8009b68:	f04f 33ff 	mov.w	r3, #4294967295
 8009b6c:	e037      	b.n	8009bde <mpu_read_mem+0xc2>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8009b6e:	4b1e      	ldr	r3, [pc, #120]	; (8009be8 <mpu_read_mem+0xcc>)
 8009b70:	685b      	ldr	r3, [r3, #4]
 8009b72:	781b      	ldrb	r3, [r3, #0]
 8009b74:	b29b      	uxth	r3, r3
 8009b76:	005b      	lsls	r3, r3, #1
 8009b78:	b299      	uxth	r1, r3
 8009b7a:	4b1b      	ldr	r3, [pc, #108]	; (8009be8 <mpu_read_mem+0xcc>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	7edb      	ldrb	r3, [r3, #27]
 8009b80:	b29a      	uxth	r2, r3
 8009b82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009b86:	9302      	str	r3, [sp, #8]
 8009b88:	2302      	movs	r3, #2
 8009b8a:	9301      	str	r3, [sp, #4]
 8009b8c:	f107 030c 	add.w	r3, r7, #12
 8009b90:	9300      	str	r3, [sp, #0]
 8009b92:	2301      	movs	r3, #1
 8009b94:	4815      	ldr	r0, [pc, #84]	; (8009bec <mpu_read_mem+0xd0>)
 8009b96:	f7fb fd53 	bl	8005640 <HAL_I2C_Mem_Write>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d002      	beq.n	8009ba6 <mpu_read_mem+0x8a>
        return -1;
 8009ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8009ba4:	e01b      	b.n	8009bde <mpu_read_mem+0xc2>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8009ba6:	4b10      	ldr	r3, [pc, #64]	; (8009be8 <mpu_read_mem+0xcc>)
 8009ba8:	685b      	ldr	r3, [r3, #4]
 8009baa:	781b      	ldrb	r3, [r3, #0]
 8009bac:	b29b      	uxth	r3, r3
 8009bae:	005b      	lsls	r3, r3, #1
 8009bb0:	b299      	uxth	r1, r3
 8009bb2:	4b0d      	ldr	r3, [pc, #52]	; (8009be8 <mpu_read_mem+0xcc>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	7e1b      	ldrb	r3, [r3, #24]
 8009bb8:	b29a      	uxth	r2, r3
 8009bba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009bbe:	9302      	str	r3, [sp, #8]
 8009bc0:	88bb      	ldrh	r3, [r7, #4]
 8009bc2:	9301      	str	r3, [sp, #4]
 8009bc4:	683b      	ldr	r3, [r7, #0]
 8009bc6:	9300      	str	r3, [sp, #0]
 8009bc8:	2301      	movs	r3, #1
 8009bca:	4808      	ldr	r0, [pc, #32]	; (8009bec <mpu_read_mem+0xd0>)
 8009bcc:	f7fb fe32 	bl	8005834 <HAL_I2C_Mem_Read>
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d002      	beq.n	8009bdc <mpu_read_mem+0xc0>
        return -1;
 8009bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8009bda:	e000      	b.n	8009bde <mpu_read_mem+0xc2>
    return 0;
 8009bdc:	2300      	movs	r3, #0
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	3710      	adds	r7, #16
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}
 8009be6:	bf00      	nop
 8009be8:	2000001c 	.word	0x2000001c
 8009bec:	20000b20 	.word	0x20000b20

08009bf0 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b08e      	sub	sp, #56	; 0x38
 8009bf4:	af04      	add	r7, sp, #16
 8009bf6:	60b9      	str	r1, [r7, #8]
 8009bf8:	4611      	mov	r1, r2
 8009bfa:	461a      	mov	r2, r3
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	81fb      	strh	r3, [r7, #14]
 8009c00:	460b      	mov	r3, r1
 8009c02:	81bb      	strh	r3, [r7, #12]
 8009c04:	4613      	mov	r3, r2
 8009c06:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8009c08:	4b3c      	ldr	r3, [pc, #240]	; (8009cfc <mpu_load_firmware+0x10c>)
 8009c0a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d002      	beq.n	8009c18 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 8009c12:	f04f 33ff 	mov.w	r3, #4294967295
 8009c16:	e06d      	b.n	8009cf4 <mpu_load_firmware+0x104>

    if (!firmware)
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d102      	bne.n	8009c24 <mpu_load_firmware+0x34>
        return -1;
 8009c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8009c22:	e067      	b.n	8009cf4 <mpu_load_firmware+0x104>
    for (ii = 0; ii < length; ii += this_write) {
 8009c24:	2300      	movs	r3, #0
 8009c26:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009c28:	e034      	b.n	8009c94 <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8009c2a:	89fa      	ldrh	r2, [r7, #14]
 8009c2c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009c2e:	1ad3      	subs	r3, r2, r3
 8009c30:	2b10      	cmp	r3, #16
 8009c32:	bfa8      	it	ge
 8009c34:	2310      	movge	r3, #16
 8009c36:	84bb      	strh	r3, [r7, #36]	; 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8009c38:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009c3a:	68ba      	ldr	r2, [r7, #8]
 8009c3c:	441a      	add	r2, r3
 8009c3e:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8009c40:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009c42:	4618      	mov	r0, r3
 8009c44:	f7ff ff00 	bl	8009a48 <mpu_write_mem>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d002      	beq.n	8009c54 <mpu_load_firmware+0x64>
            return -1;
 8009c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8009c52:	e04f      	b.n	8009cf4 <mpu_load_firmware+0x104>
        if (mpu_read_mem(ii, this_write, cur))
 8009c54:	f107 0214 	add.w	r2, r7, #20
 8009c58:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8009c5a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	f7ff ff5d 	bl	8009b1c <mpu_read_mem>
 8009c62:	4603      	mov	r3, r0
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d002      	beq.n	8009c6e <mpu_load_firmware+0x7e>
            return -1;
 8009c68:	f04f 33ff 	mov.w	r3, #4294967295
 8009c6c:	e042      	b.n	8009cf4 <mpu_load_firmware+0x104>
        if (memcmp(firmware+ii, cur, this_write))
 8009c6e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009c70:	68ba      	ldr	r2, [r7, #8]
 8009c72:	4413      	add	r3, r2
 8009c74:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009c76:	f107 0114 	add.w	r1, r7, #20
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	f003 f892 	bl	800cda4 <memcmp>
 8009c80:	4603      	mov	r3, r0
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d002      	beq.n	8009c8c <mpu_load_firmware+0x9c>
            return -2;
 8009c86:	f06f 0301 	mvn.w	r3, #1
 8009c8a:	e033      	b.n	8009cf4 <mpu_load_firmware+0x104>
    for (ii = 0; ii < length; ii += this_write) {
 8009c8c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009c8e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009c90:	4413      	add	r3, r2
 8009c92:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009c94:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009c96:	89fb      	ldrh	r3, [r7, #14]
 8009c98:	429a      	cmp	r2, r3
 8009c9a:	d3c6      	bcc.n	8009c2a <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8009c9c:	89bb      	ldrh	r3, [r7, #12]
 8009c9e:	0a1b      	lsrs	r3, r3, #8
 8009ca0:	b29b      	uxth	r3, r3
 8009ca2:	b2db      	uxtb	r3, r3
 8009ca4:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 8009ca6:	89bb      	ldrh	r3, [r7, #12]
 8009ca8:	b2db      	uxtb	r3, r3
 8009caa:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8009cac:	4b13      	ldr	r3, [pc, #76]	; (8009cfc <mpu_load_firmware+0x10c>)
 8009cae:	685b      	ldr	r3, [r3, #4]
 8009cb0:	781b      	ldrb	r3, [r3, #0]
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	005b      	lsls	r3, r3, #1
 8009cb6:	b299      	uxth	r1, r3
 8009cb8:	4b10      	ldr	r3, [pc, #64]	; (8009cfc <mpu_load_firmware+0x10c>)
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	7f5b      	ldrb	r3, [r3, #29]
 8009cbe:	b29a      	uxth	r2, r3
 8009cc0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009cc4:	9302      	str	r3, [sp, #8]
 8009cc6:	2302      	movs	r3, #2
 8009cc8:	9301      	str	r3, [sp, #4]
 8009cca:	f107 0310 	add.w	r3, r7, #16
 8009cce:	9300      	str	r3, [sp, #0]
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	480b      	ldr	r0, [pc, #44]	; (8009d00 <mpu_load_firmware+0x110>)
 8009cd4:	f7fb fcb4 	bl	8005640 <HAL_I2C_Mem_Write>
 8009cd8:	4603      	mov	r3, r0
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d002      	beq.n	8009ce4 <mpu_load_firmware+0xf4>
        return -1;
 8009cde:	f04f 33ff 	mov.w	r3, #4294967295
 8009ce2:	e007      	b.n	8009cf4 <mpu_load_firmware+0x104>

    st.chip_cfg.dmp_loaded = 1;
 8009ce4:	4b05      	ldr	r3, [pc, #20]	; (8009cfc <mpu_load_firmware+0x10c>)
 8009ce6:	2201      	movs	r2, #1
 8009ce8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8009cec:	4a03      	ldr	r2, [pc, #12]	; (8009cfc <mpu_load_firmware+0x10c>)
 8009cee:	88fb      	ldrh	r3, [r7, #6]
 8009cf0:	84d3      	strh	r3, [r2, #38]	; 0x26
    return 0;
 8009cf2:	2300      	movs	r3, #0
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	3728      	adds	r7, #40	; 0x28
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}
 8009cfc:	2000001c 	.word	0x2000001c
 8009d00:	20000b20 	.word	0x20000b20

08009d04 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b088      	sub	sp, #32
 8009d08:	af04      	add	r7, sp, #16
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8009d0e:	4b30      	ldr	r3, [pc, #192]	; (8009dd0 <mpu_set_dmp_state+0xcc>)
 8009d10:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009d14:	79fa      	ldrb	r2, [r7, #7]
 8009d16:	429a      	cmp	r2, r3
 8009d18:	d101      	bne.n	8009d1e <mpu_set_dmp_state+0x1a>
        return 0;
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	e054      	b.n	8009dc8 <mpu_set_dmp_state+0xc4>

    if (enable) {
 8009d1e:	79fb      	ldrb	r3, [r7, #7]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d031      	beq.n	8009d88 <mpu_set_dmp_state+0x84>
        if (!st.chip_cfg.dmp_loaded)
 8009d24:	4b2a      	ldr	r3, [pc, #168]	; (8009dd0 <mpu_set_dmp_state+0xcc>)
 8009d26:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d102      	bne.n	8009d34 <mpu_set_dmp_state+0x30>
            return -1;
 8009d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8009d32:	e049      	b.n	8009dc8 <mpu_set_dmp_state+0xc4>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8009d34:	2000      	movs	r0, #0
 8009d36:	f7fd fedb 	bl	8007af0 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 8009d3a:	2000      	movs	r0, #0
 8009d3c:	f7fe fea6 	bl	8008a8c <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 8009d40:	4b23      	ldr	r3, [pc, #140]	; (8009dd0 <mpu_set_dmp_state+0xcc>)
 8009d42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009d44:	4618      	mov	r0, r3
 8009d46:	f7fe fc17 	bl	8008578 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8009d4e:	4b20      	ldr	r3, [pc, #128]	; (8009dd0 <mpu_set_dmp_state+0xcc>)
 8009d50:	685b      	ldr	r3, [r3, #4]
 8009d52:	781b      	ldrb	r3, [r3, #0]
 8009d54:	b29b      	uxth	r3, r3
 8009d56:	005b      	lsls	r3, r3, #1
 8009d58:	b299      	uxth	r1, r3
 8009d5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009d5e:	9302      	str	r3, [sp, #8]
 8009d60:	2301      	movs	r3, #1
 8009d62:	9301      	str	r3, [sp, #4]
 8009d64:	f107 030f 	add.w	r3, r7, #15
 8009d68:	9300      	str	r3, [sp, #0]
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	2223      	movs	r2, #35	; 0x23
 8009d6e:	4819      	ldr	r0, [pc, #100]	; (8009dd4 <mpu_set_dmp_state+0xd0>)
 8009d70:	f7fb fc66 	bl	8005640 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 1;
 8009d74:	4b16      	ldr	r3, [pc, #88]	; (8009dd0 <mpu_set_dmp_state+0xcc>)
 8009d76:	2201      	movs	r2, #1
 8009d78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 8009d7c:	2001      	movs	r0, #1
 8009d7e:	f7fd feb7 	bl	8007af0 <set_int_enable>
        mpu_reset_fifo();
 8009d82:	f7fe f87b 	bl	8007e7c <mpu_reset_fifo>
 8009d86:	e01e      	b.n	8009dc6 <mpu_set_dmp_state+0xc2>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 8009d88:	2000      	movs	r0, #0
 8009d8a:	f7fd feb1 	bl	8007af0 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 8009d8e:	4b10      	ldr	r3, [pc, #64]	; (8009dd0 <mpu_set_dmp_state+0xcc>)
 8009d90:	7c1b      	ldrb	r3, [r3, #16]
 8009d92:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8009d94:	4b0e      	ldr	r3, [pc, #56]	; (8009dd0 <mpu_set_dmp_state+0xcc>)
 8009d96:	685b      	ldr	r3, [r3, #4]
 8009d98:	781b      	ldrb	r3, [r3, #0]
 8009d9a:	b29b      	uxth	r3, r3
 8009d9c:	005b      	lsls	r3, r3, #1
 8009d9e:	b299      	uxth	r1, r3
 8009da0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009da4:	9302      	str	r3, [sp, #8]
 8009da6:	2301      	movs	r3, #1
 8009da8:	9301      	str	r3, [sp, #4]
 8009daa:	f107 030f 	add.w	r3, r7, #15
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	2301      	movs	r3, #1
 8009db2:	2223      	movs	r2, #35	; 0x23
 8009db4:	4807      	ldr	r0, [pc, #28]	; (8009dd4 <mpu_set_dmp_state+0xd0>)
 8009db6:	f7fb fc43 	bl	8005640 <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 0;
 8009dba:	4b05      	ldr	r3, [pc, #20]	; (8009dd0 <mpu_set_dmp_state+0xcc>)
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        mpu_reset_fifo();
 8009dc2:	f7fe f85b 	bl	8007e7c <mpu_reset_fifo>
    }
    return 0;
 8009dc6:	2300      	movs	r3, #0
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	3710      	adds	r7, #16
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	bd80      	pop	{r7, pc}
 8009dd0:	2000001c 	.word	0x2000001c
 8009dd4:	20000b20 	.word	0x20000b20

08009dd8 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8009ddc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009de0:	23c8      	movs	r3, #200	; 0xc8
 8009de2:	4904      	ldr	r1, [pc, #16]	; (8009df4 <dmp_load_motion_driver_firmware+0x1c>)
 8009de4:	f640 30f6 	movw	r0, #3062	; 0xbf6
 8009de8:	f7ff ff02 	bl	8009bf0 <mpu_load_firmware>
 8009dec:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	bd80      	pop	{r7, pc}
 8009df2:	bf00      	nop
 8009df4:	080127ac 	.word	0x080127ac

08009df8 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b088      	sub	sp, #32
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	4603      	mov	r3, r0
 8009e00:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 8009e02:	4a71      	ldr	r2, [pc, #452]	; (8009fc8 <dmp_set_orientation+0x1d0>)
 8009e04:	f107 0314 	add.w	r3, r7, #20
 8009e08:	6812      	ldr	r2, [r2, #0]
 8009e0a:	4611      	mov	r1, r2
 8009e0c:	8019      	strh	r1, [r3, #0]
 8009e0e:	3302      	adds	r3, #2
 8009e10:	0c12      	lsrs	r2, r2, #16
 8009e12:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8009e14:	4a6d      	ldr	r2, [pc, #436]	; (8009fcc <dmp_set_orientation+0x1d4>)
 8009e16:	f107 0310 	add.w	r3, r7, #16
 8009e1a:	6812      	ldr	r2, [r2, #0]
 8009e1c:	4611      	mov	r1, r2
 8009e1e:	8019      	strh	r1, [r3, #0]
 8009e20:	3302      	adds	r3, #2
 8009e22:	0c12      	lsrs	r2, r2, #16
 8009e24:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8009e26:	4a6a      	ldr	r2, [pc, #424]	; (8009fd0 <dmp_set_orientation+0x1d8>)
 8009e28:	f107 030c 	add.w	r3, r7, #12
 8009e2c:	6812      	ldr	r2, [r2, #0]
 8009e2e:	4611      	mov	r1, r2
 8009e30:	8019      	strh	r1, [r3, #0]
 8009e32:	3302      	adds	r3, #2
 8009e34:	0c12      	lsrs	r2, r2, #16
 8009e36:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8009e38:	4a66      	ldr	r2, [pc, #408]	; (8009fd4 <dmp_set_orientation+0x1dc>)
 8009e3a:	f107 0308 	add.w	r3, r7, #8
 8009e3e:	6812      	ldr	r2, [r2, #0]
 8009e40:	4611      	mov	r1, r2
 8009e42:	8019      	strh	r1, [r3, #0]
 8009e44:	3302      	adds	r3, #2
 8009e46:	0c12      	lsrs	r2, r2, #16
 8009e48:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 8009e4a:	88fb      	ldrh	r3, [r7, #6]
 8009e4c:	f003 0303 	and.w	r3, r3, #3
 8009e50:	f107 0220 	add.w	r2, r7, #32
 8009e54:	4413      	add	r3, r2
 8009e56:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8009e5a:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8009e5c:	88fb      	ldrh	r3, [r7, #6]
 8009e5e:	08db      	lsrs	r3, r3, #3
 8009e60:	b29b      	uxth	r3, r3
 8009e62:	f003 0303 	and.w	r3, r3, #3
 8009e66:	f107 0220 	add.w	r2, r7, #32
 8009e6a:	4413      	add	r3, r2
 8009e6c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8009e70:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 8009e72:	88fb      	ldrh	r3, [r7, #6]
 8009e74:	099b      	lsrs	r3, r3, #6
 8009e76:	b29b      	uxth	r3, r3
 8009e78:	f003 0303 	and.w	r3, r3, #3
 8009e7c:	f107 0220 	add.w	r2, r7, #32
 8009e80:	4413      	add	r3, r2
 8009e82:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8009e86:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 8009e88:	88fb      	ldrh	r3, [r7, #6]
 8009e8a:	f003 0303 	and.w	r3, r3, #3
 8009e8e:	f107 0220 	add.w	r2, r7, #32
 8009e92:	4413      	add	r3, r2
 8009e94:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8009e98:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 8009e9a:	88fb      	ldrh	r3, [r7, #6]
 8009e9c:	08db      	lsrs	r3, r3, #3
 8009e9e:	b29b      	uxth	r3, r3
 8009ea0:	f003 0303 	and.w	r3, r3, #3
 8009ea4:	f107 0220 	add.w	r2, r7, #32
 8009ea8:	4413      	add	r3, r2
 8009eaa:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8009eae:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8009eb0:	88fb      	ldrh	r3, [r7, #6]
 8009eb2:	099b      	lsrs	r3, r3, #6
 8009eb4:	b29b      	uxth	r3, r3
 8009eb6:	f003 0303 	and.w	r3, r3, #3
 8009eba:	f107 0220 	add.w	r2, r7, #32
 8009ebe:	4413      	add	r3, r2
 8009ec0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8009ec4:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8009ec6:	f107 031c 	add.w	r3, r7, #28
 8009eca:	461a      	mov	r2, r3
 8009ecc:	2103      	movs	r1, #3
 8009ece:	f240 4026 	movw	r0, #1062	; 0x426
 8009ed2:	f7ff fdb9 	bl	8009a48 <mpu_write_mem>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d002      	beq.n	8009ee2 <dmp_set_orientation+0xea>
        return -1;
 8009edc:	f04f 33ff 	mov.w	r3, #4294967295
 8009ee0:	e06e      	b.n	8009fc0 <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8009ee2:	f107 0318 	add.w	r3, r7, #24
 8009ee6:	461a      	mov	r2, r3
 8009ee8:	2103      	movs	r1, #3
 8009eea:	f240 402a 	movw	r0, #1066	; 0x42a
 8009eee:	f7ff fdab 	bl	8009a48 <mpu_write_mem>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d002      	beq.n	8009efe <dmp_set_orientation+0x106>
        return -1;
 8009ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8009efc:	e060      	b.n	8009fc0 <dmp_set_orientation+0x1c8>

    memcpy(gyro_regs, gyro_sign, 3);
 8009efe:	f107 031c 	add.w	r3, r7, #28
 8009f02:	f107 020c 	add.w	r2, r7, #12
 8009f06:	6812      	ldr	r2, [r2, #0]
 8009f08:	4611      	mov	r1, r2
 8009f0a:	8019      	strh	r1, [r3, #0]
 8009f0c:	3302      	adds	r3, #2
 8009f0e:	0c12      	lsrs	r2, r2, #16
 8009f10:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 8009f12:	f107 0318 	add.w	r3, r7, #24
 8009f16:	f107 0208 	add.w	r2, r7, #8
 8009f1a:	6812      	ldr	r2, [r2, #0]
 8009f1c:	4611      	mov	r1, r2
 8009f1e:	8019      	strh	r1, [r3, #0]
 8009f20:	3302      	adds	r3, #2
 8009f22:	0c12      	lsrs	r2, r2, #16
 8009f24:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 8009f26:	88fb      	ldrh	r3, [r7, #6]
 8009f28:	f003 0304 	and.w	r3, r3, #4
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d009      	beq.n	8009f44 <dmp_set_orientation+0x14c>
        gyro_regs[0] |= 1;
 8009f30:	7f3b      	ldrb	r3, [r7, #28]
 8009f32:	f043 0301 	orr.w	r3, r3, #1
 8009f36:	b2db      	uxtb	r3, r3
 8009f38:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 8009f3a:	7e3b      	ldrb	r3, [r7, #24]
 8009f3c:	f043 0301 	orr.w	r3, r3, #1
 8009f40:	b2db      	uxtb	r3, r3
 8009f42:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8009f44:	88fb      	ldrh	r3, [r7, #6]
 8009f46:	f003 0320 	and.w	r3, r3, #32
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d009      	beq.n	8009f62 <dmp_set_orientation+0x16a>
        gyro_regs[1] |= 1;
 8009f4e:	7f7b      	ldrb	r3, [r7, #29]
 8009f50:	f043 0301 	orr.w	r3, r3, #1
 8009f54:	b2db      	uxtb	r3, r3
 8009f56:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 8009f58:	7e7b      	ldrb	r3, [r7, #25]
 8009f5a:	f043 0301 	orr.w	r3, r3, #1
 8009f5e:	b2db      	uxtb	r3, r3
 8009f60:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8009f62:	88fb      	ldrh	r3, [r7, #6]
 8009f64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d009      	beq.n	8009f80 <dmp_set_orientation+0x188>
        gyro_regs[2] |= 1;
 8009f6c:	7fbb      	ldrb	r3, [r7, #30]
 8009f6e:	f043 0301 	orr.w	r3, r3, #1
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 8009f76:	7ebb      	ldrb	r3, [r7, #26]
 8009f78:	f043 0301 	orr.w	r3, r3, #1
 8009f7c:	b2db      	uxtb	r3, r3
 8009f7e:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8009f80:	f107 031c 	add.w	r3, r7, #28
 8009f84:	461a      	mov	r2, r3
 8009f86:	2103      	movs	r1, #3
 8009f88:	f44f 6088 	mov.w	r0, #1088	; 0x440
 8009f8c:	f7ff fd5c 	bl	8009a48 <mpu_write_mem>
 8009f90:	4603      	mov	r3, r0
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d002      	beq.n	8009f9c <dmp_set_orientation+0x1a4>
        return -1;
 8009f96:	f04f 33ff 	mov.w	r3, #4294967295
 8009f9a:	e011      	b.n	8009fc0 <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 8009f9c:	f107 0318 	add.w	r3, r7, #24
 8009fa0:	461a      	mov	r2, r3
 8009fa2:	2103      	movs	r1, #3
 8009fa4:	f240 4031 	movw	r0, #1073	; 0x431
 8009fa8:	f7ff fd4e 	bl	8009a48 <mpu_write_mem>
 8009fac:	4603      	mov	r3, r0
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d002      	beq.n	8009fb8 <dmp_set_orientation+0x1c0>
        return -1;
 8009fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8009fb6:	e003      	b.n	8009fc0 <dmp_set_orientation+0x1c8>
    dmp.orient = orient;
 8009fb8:	4a07      	ldr	r2, [pc, #28]	; (8009fd8 <dmp_set_orientation+0x1e0>)
 8009fba:	88fb      	ldrh	r3, [r7, #6]
 8009fbc:	8113      	strh	r3, [r2, #8]
    return 0;
 8009fbe:	2300      	movs	r3, #0
}
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	3720      	adds	r7, #32
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	bd80      	pop	{r7, pc}
 8009fc8:	08012670 	.word	0x08012670
 8009fcc:	08012674 	.word	0x08012674
 8009fd0:	08012678 	.word	0x08012678
 8009fd4:	0801267c 	.word	0x0801267c
 8009fd8:	20000590 	.word	0x20000590

08009fdc <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b088      	sub	sp, #32
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8009fe6:	4a1f      	ldr	r2, [pc, #124]	; (800a064 <dmp_set_fifo_rate+0x88>)
 8009fe8:	f107 0310 	add.w	r3, r7, #16
 8009fec:	ca07      	ldmia	r2, {r0, r1, r2}
 8009fee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8009ff2:	88fb      	ldrh	r3, [r7, #6]
 8009ff4:	2bc8      	cmp	r3, #200	; 0xc8
 8009ff6:	d902      	bls.n	8009ffe <dmp_set_fifo_rate+0x22>
        return -1;
 8009ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8009ffc:	e02e      	b.n	800a05c <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8009ffe:	88fb      	ldrh	r3, [r7, #6]
 800a000:	22c8      	movs	r2, #200	; 0xc8
 800a002:	fb92 f3f3 	sdiv	r3, r2, r3
 800a006:	b29b      	uxth	r3, r3
 800a008:	3b01      	subs	r3, #1
 800a00a:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 800a00c:	8bfb      	ldrh	r3, [r7, #30]
 800a00e:	0a1b      	lsrs	r3, r3, #8
 800a010:	b29b      	uxth	r3, r3
 800a012:	b2db      	uxtb	r3, r3
 800a014:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 800a016:	8bfb      	ldrh	r3, [r7, #30]
 800a018:	b2db      	uxtb	r3, r3
 800a01a:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 800a01c:	f107 0308 	add.w	r3, r7, #8
 800a020:	461a      	mov	r2, r3
 800a022:	2102      	movs	r1, #2
 800a024:	f240 2016 	movw	r0, #534	; 0x216
 800a028:	f7ff fd0e 	bl	8009a48 <mpu_write_mem>
 800a02c:	4603      	mov	r3, r0
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d002      	beq.n	800a038 <dmp_set_fifo_rate+0x5c>
        return -1;
 800a032:	f04f 33ff 	mov.w	r3, #4294967295
 800a036:	e011      	b.n	800a05c <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 800a038:	f107 0310 	add.w	r3, r7, #16
 800a03c:	461a      	mov	r2, r3
 800a03e:	210c      	movs	r1, #12
 800a040:	f640 20c1 	movw	r0, #2753	; 0xac1
 800a044:	f7ff fd00 	bl	8009a48 <mpu_write_mem>
 800a048:	4603      	mov	r3, r0
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d002      	beq.n	800a054 <dmp_set_fifo_rate+0x78>
        return -1;
 800a04e:	f04f 33ff 	mov.w	r3, #4294967295
 800a052:	e003      	b.n	800a05c <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 800a054:	4a04      	ldr	r2, [pc, #16]	; (800a068 <dmp_set_fifo_rate+0x8c>)
 800a056:	88fb      	ldrh	r3, [r7, #6]
 800a058:	8193      	strh	r3, [r2, #12]
    return 0;
 800a05a:	2300      	movs	r3, #0
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	3720      	adds	r7, #32
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}
 800a064:	08012680 	.word	0x08012680
 800a068:	20000590 	.word	0x20000590

0800a06c <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b086      	sub	sp, #24
 800a070:	af00      	add	r7, sp, #0
 800a072:	4603      	mov	r3, r0
 800a074:	460a      	mov	r2, r1
 800a076:	71fb      	strb	r3, [r7, #7]
 800a078:	4613      	mov	r3, r2
 800a07a:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 800a07c:	79fb      	ldrb	r3, [r7, #7]
 800a07e:	f003 0307 	and.w	r3, r3, #7
 800a082:	2b00      	cmp	r3, #0
 800a084:	d003      	beq.n	800a08e <dmp_set_tap_thresh+0x22>
 800a086:	88bb      	ldrh	r3, [r7, #4]
 800a088:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800a08c:	d902      	bls.n	800a094 <dmp_set_tap_thresh+0x28>
        return -1;
 800a08e:	f04f 33ff 	mov.w	r3, #4294967295
 800a092:	e10b      	b.n	800a2ac <dmp_set_tap_thresh+0x240>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 800a094:	88bb      	ldrh	r3, [r7, #4]
 800a096:	ee07 3a90 	vmov	s15, r3
 800a09a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a09e:	eddf 6a85 	vldr	s13, [pc, #532]	; 800a2b4 <dmp_set_tap_thresh+0x248>
 800a0a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a0a6:	edc7 7a04 	vstr	s15, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 800a0aa:	f107 030b 	add.w	r3, r7, #11
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f7fe f900 	bl	80082b4 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 800a0b4:	7afb      	ldrb	r3, [r7, #11]
 800a0b6:	3b02      	subs	r3, #2
 800a0b8:	2b0e      	cmp	r3, #14
 800a0ba:	d87d      	bhi.n	800a1b8 <dmp_set_tap_thresh+0x14c>
 800a0bc:	a201      	add	r2, pc, #4	; (adr r2, 800a0c4 <dmp_set_tap_thresh+0x58>)
 800a0be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0c2:	bf00      	nop
 800a0c4:	0800a101 	.word	0x0800a101
 800a0c8:	0800a1b9 	.word	0x0800a1b9
 800a0cc:	0800a12f 	.word	0x0800a12f
 800a0d0:	0800a1b9 	.word	0x0800a1b9
 800a0d4:	0800a1b9 	.word	0x0800a1b9
 800a0d8:	0800a1b9 	.word	0x0800a1b9
 800a0dc:	0800a15d 	.word	0x0800a15d
 800a0e0:	0800a1b9 	.word	0x0800a1b9
 800a0e4:	0800a1b9 	.word	0x0800a1b9
 800a0e8:	0800a1b9 	.word	0x0800a1b9
 800a0ec:	0800a1b9 	.word	0x0800a1b9
 800a0f0:	0800a1b9 	.word	0x0800a1b9
 800a0f4:	0800a1b9 	.word	0x0800a1b9
 800a0f8:	0800a1b9 	.word	0x0800a1b9
 800a0fc:	0800a18b 	.word	0x0800a18b
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 800a100:	edd7 7a04 	vldr	s15, [r7, #16]
 800a104:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 800a2b8 <dmp_set_tap_thresh+0x24c>
 800a108:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a10c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a110:	ee17 3a90 	vmov	r3, s15
 800a114:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 800a116:	edd7 7a04 	vldr	s15, [r7, #16]
 800a11a:	ed9f 7a68 	vldr	s14, [pc, #416]	; 800a2bc <dmp_set_tap_thresh+0x250>
 800a11e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a122:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a126:	ee17 3a90 	vmov	r3, s15
 800a12a:	82bb      	strh	r3, [r7, #20]
        break;
 800a12c:	e047      	b.n	800a1be <dmp_set_tap_thresh+0x152>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 800a12e:	edd7 7a04 	vldr	s15, [r7, #16]
 800a132:	ed9f 7a63 	vldr	s14, [pc, #396]	; 800a2c0 <dmp_set_tap_thresh+0x254>
 800a136:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a13a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a13e:	ee17 3a90 	vmov	r3, s15
 800a142:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 800a144:	edd7 7a04 	vldr	s15, [r7, #16]
 800a148:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800a2c4 <dmp_set_tap_thresh+0x258>
 800a14c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a150:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a154:	ee17 3a90 	vmov	r3, s15
 800a158:	82bb      	strh	r3, [r7, #20]
        break;
 800a15a:	e030      	b.n	800a1be <dmp_set_tap_thresh+0x152>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 800a15c:	edd7 7a04 	vldr	s15, [r7, #16]
 800a160:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800a2c8 <dmp_set_tap_thresh+0x25c>
 800a164:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a168:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a16c:	ee17 3a90 	vmov	r3, s15
 800a170:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 800a172:	edd7 7a04 	vldr	s15, [r7, #16]
 800a176:	ed9f 7a55 	vldr	s14, [pc, #340]	; 800a2cc <dmp_set_tap_thresh+0x260>
 800a17a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a17e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a182:	ee17 3a90 	vmov	r3, s15
 800a186:	82bb      	strh	r3, [r7, #20]
        break;
 800a188:	e019      	b.n	800a1be <dmp_set_tap_thresh+0x152>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 800a18a:	edd7 7a04 	vldr	s15, [r7, #16]
 800a18e:	ed9f 7a50 	vldr	s14, [pc, #320]	; 800a2d0 <dmp_set_tap_thresh+0x264>
 800a192:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a196:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a19a:	ee17 3a90 	vmov	r3, s15
 800a19e:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 800a1a0:	edd7 7a04 	vldr	s15, [r7, #16]
 800a1a4:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800a2d4 <dmp_set_tap_thresh+0x268>
 800a1a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a1ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a1b0:	ee17 3a90 	vmov	r3, s15
 800a1b4:	82bb      	strh	r3, [r7, #20]
        break;
 800a1b6:	e002      	b.n	800a1be <dmp_set_tap_thresh+0x152>
    default:
        return -1;
 800a1b8:	f04f 33ff 	mov.w	r3, #4294967295
 800a1bc:	e076      	b.n	800a2ac <dmp_set_tap_thresh+0x240>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 800a1be:	8afb      	ldrh	r3, [r7, #22]
 800a1c0:	0a1b      	lsrs	r3, r3, #8
 800a1c2:	b29b      	uxth	r3, r3
 800a1c4:	b2db      	uxtb	r3, r3
 800a1c6:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 800a1c8:	8afb      	ldrh	r3, [r7, #22]
 800a1ca:	b2db      	uxtb	r3, r3
 800a1cc:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 800a1ce:	8abb      	ldrh	r3, [r7, #20]
 800a1d0:	0a1b      	lsrs	r3, r3, #8
 800a1d2:	b29b      	uxth	r3, r3
 800a1d4:	b2db      	uxtb	r3, r3
 800a1d6:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 800a1d8:	8abb      	ldrh	r3, [r7, #20]
 800a1da:	b2db      	uxtb	r3, r3
 800a1dc:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 800a1de:	79fb      	ldrb	r3, [r7, #7]
 800a1e0:	f003 0301 	and.w	r3, r3, #1
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d01c      	beq.n	800a222 <dmp_set_tap_thresh+0x1b6>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 800a1e8:	f107 030c 	add.w	r3, r7, #12
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	2102      	movs	r1, #2
 800a1f0:	f44f 70ea 	mov.w	r0, #468	; 0x1d4
 800a1f4:	f7ff fc28 	bl	8009a48 <mpu_write_mem>
 800a1f8:	4603      	mov	r3, r0
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d002      	beq.n	800a204 <dmp_set_tap_thresh+0x198>
            return -1;
 800a1fe:	f04f 33ff 	mov.w	r3, #4294967295
 800a202:	e053      	b.n	800a2ac <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 800a204:	f107 030c 	add.w	r3, r7, #12
 800a208:	3302      	adds	r3, #2
 800a20a:	461a      	mov	r2, r3
 800a20c:	2102      	movs	r1, #2
 800a20e:	f44f 7092 	mov.w	r0, #292	; 0x124
 800a212:	f7ff fc19 	bl	8009a48 <mpu_write_mem>
 800a216:	4603      	mov	r3, r0
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d002      	beq.n	800a222 <dmp_set_tap_thresh+0x1b6>
            return -1;
 800a21c:	f04f 33ff 	mov.w	r3, #4294967295
 800a220:	e044      	b.n	800a2ac <dmp_set_tap_thresh+0x240>
    }
    if (axis & TAP_Y) {
 800a222:	79fb      	ldrb	r3, [r7, #7]
 800a224:	f003 0302 	and.w	r3, r3, #2
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d01c      	beq.n	800a266 <dmp_set_tap_thresh+0x1fa>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 800a22c:	f107 030c 	add.w	r3, r7, #12
 800a230:	461a      	mov	r2, r3
 800a232:	2102      	movs	r1, #2
 800a234:	f44f 70ec 	mov.w	r0, #472	; 0x1d8
 800a238:	f7ff fc06 	bl	8009a48 <mpu_write_mem>
 800a23c:	4603      	mov	r3, r0
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d002      	beq.n	800a248 <dmp_set_tap_thresh+0x1dc>
            return -1;
 800a242:	f04f 33ff 	mov.w	r3, #4294967295
 800a246:	e031      	b.n	800a2ac <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 800a248:	f107 030c 	add.w	r3, r7, #12
 800a24c:	3302      	adds	r3, #2
 800a24e:	461a      	mov	r2, r3
 800a250:	2102      	movs	r1, #2
 800a252:	f44f 7094 	mov.w	r0, #296	; 0x128
 800a256:	f7ff fbf7 	bl	8009a48 <mpu_write_mem>
 800a25a:	4603      	mov	r3, r0
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d002      	beq.n	800a266 <dmp_set_tap_thresh+0x1fa>
            return -1;
 800a260:	f04f 33ff 	mov.w	r3, #4294967295
 800a264:	e022      	b.n	800a2ac <dmp_set_tap_thresh+0x240>
    }
    if (axis & TAP_Z) {
 800a266:	79fb      	ldrb	r3, [r7, #7]
 800a268:	f003 0304 	and.w	r3, r3, #4
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d01c      	beq.n	800a2aa <dmp_set_tap_thresh+0x23e>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 800a270:	f107 030c 	add.w	r3, r7, #12
 800a274:	461a      	mov	r2, r3
 800a276:	2102      	movs	r1, #2
 800a278:	f44f 70ee 	mov.w	r0, #476	; 0x1dc
 800a27c:	f7ff fbe4 	bl	8009a48 <mpu_write_mem>
 800a280:	4603      	mov	r3, r0
 800a282:	2b00      	cmp	r3, #0
 800a284:	d002      	beq.n	800a28c <dmp_set_tap_thresh+0x220>
            return -1;
 800a286:	f04f 33ff 	mov.w	r3, #4294967295
 800a28a:	e00f      	b.n	800a2ac <dmp_set_tap_thresh+0x240>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 800a28c:	f107 030c 	add.w	r3, r7, #12
 800a290:	3302      	adds	r3, #2
 800a292:	461a      	mov	r2, r3
 800a294:	2102      	movs	r1, #2
 800a296:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800a29a:	f7ff fbd5 	bl	8009a48 <mpu_write_mem>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d002      	beq.n	800a2aa <dmp_set_tap_thresh+0x23e>
            return -1;
 800a2a4:	f04f 33ff 	mov.w	r3, #4294967295
 800a2a8:	e000      	b.n	800a2ac <dmp_set_tap_thresh+0x240>
    }
    return 0;
 800a2aa:	2300      	movs	r3, #0
}
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	3718      	adds	r7, #24
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}
 800a2b4:	43480000 	.word	0x43480000
 800a2b8:	46800000 	.word	0x46800000
 800a2bc:	46400000 	.word	0x46400000
 800a2c0:	46000000 	.word	0x46000000
 800a2c4:	45c00000 	.word	0x45c00000
 800a2c8:	45800000 	.word	0x45800000
 800a2cc:	45400000 	.word	0x45400000
 800a2d0:	45000000 	.word	0x45000000
 800a2d4:	44c00000 	.word	0x44c00000

0800a2d8 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b084      	sub	sp, #16
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	4603      	mov	r3, r0
 800a2e0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 800a2e6:	79fb      	ldrb	r3, [r7, #7]
 800a2e8:	f003 0301 	and.w	r3, r3, #1
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d004      	beq.n	800a2fa <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 800a2f0:	7bfb      	ldrb	r3, [r7, #15]
 800a2f2:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800a2f6:	b2db      	uxtb	r3, r3
 800a2f8:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 800a2fa:	79fb      	ldrb	r3, [r7, #7]
 800a2fc:	f003 0302 	and.w	r3, r3, #2
 800a300:	2b00      	cmp	r3, #0
 800a302:	d004      	beq.n	800a30e <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 800a304:	7bfb      	ldrb	r3, [r7, #15]
 800a306:	f043 030c 	orr.w	r3, r3, #12
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 800a30e:	79fb      	ldrb	r3, [r7, #7]
 800a310:	f003 0304 	and.w	r3, r3, #4
 800a314:	2b00      	cmp	r3, #0
 800a316:	d004      	beq.n	800a322 <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 800a318:	7bfb      	ldrb	r3, [r7, #15]
 800a31a:	f043 0303 	orr.w	r3, r3, #3
 800a31e:	b2db      	uxtb	r3, r3
 800a320:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 800a322:	f107 030f 	add.w	r3, r7, #15
 800a326:	461a      	mov	r2, r3
 800a328:	2101      	movs	r1, #1
 800a32a:	f44f 70a4 	mov.w	r0, #328	; 0x148
 800a32e:	f7ff fb8b 	bl	8009a48 <mpu_write_mem>
 800a332:	4603      	mov	r3, r0
}
 800a334:	4618      	mov	r0, r3
 800a336:	3710      	adds	r7, #16
 800a338:	46bd      	mov	sp, r7
 800a33a:	bd80      	pop	{r7, pc}

0800a33c <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b084      	sub	sp, #16
 800a340:	af00      	add	r7, sp, #0
 800a342:	4603      	mov	r3, r0
 800a344:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 800a346:	79fb      	ldrb	r3, [r7, #7]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d102      	bne.n	800a352 <dmp_set_tap_count+0x16>
        min_taps = 1;
 800a34c:	2301      	movs	r3, #1
 800a34e:	71fb      	strb	r3, [r7, #7]
 800a350:	e004      	b.n	800a35c <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 800a352:	79fb      	ldrb	r3, [r7, #7]
 800a354:	2b04      	cmp	r3, #4
 800a356:	d901      	bls.n	800a35c <dmp_set_tap_count+0x20>
        min_taps = 4;
 800a358:	2304      	movs	r3, #4
 800a35a:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 800a35c:	79fb      	ldrb	r3, [r7, #7]
 800a35e:	3b01      	subs	r3, #1
 800a360:	b2db      	uxtb	r3, r3
 800a362:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 800a364:	f107 030f 	add.w	r3, r7, #15
 800a368:	461a      	mov	r2, r3
 800a36a:	2101      	movs	r1, #1
 800a36c:	f240 104f 	movw	r0, #335	; 0x14f
 800a370:	f7ff fb6a 	bl	8009a48 <mpu_write_mem>
 800a374:	4603      	mov	r3, r0
}
 800a376:	4618      	mov	r0, r3
 800a378:	3710      	adds	r7, #16
 800a37a:	46bd      	mov	sp, r7
 800a37c:	bd80      	pop	{r7, pc}
	...

0800a380 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b084      	sub	sp, #16
 800a384:	af00      	add	r7, sp, #0
 800a386:	4603      	mov	r3, r0
 800a388:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800a38a:	88fb      	ldrh	r3, [r7, #6]
 800a38c:	4a0c      	ldr	r2, [pc, #48]	; (800a3c0 <dmp_set_tap_time+0x40>)
 800a38e:	fba2 2303 	umull	r2, r3, r2, r3
 800a392:	089b      	lsrs	r3, r3, #2
 800a394:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800a396:	89fb      	ldrh	r3, [r7, #14]
 800a398:	0a1b      	lsrs	r3, r3, #8
 800a39a:	b29b      	uxth	r3, r3
 800a39c:	b2db      	uxtb	r3, r3
 800a39e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 800a3a0:	89fb      	ldrh	r3, [r7, #14]
 800a3a2:	b2db      	uxtb	r3, r3
 800a3a4:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 800a3a6:	f107 030c 	add.w	r3, r7, #12
 800a3aa:	461a      	mov	r2, r3
 800a3ac:	2102      	movs	r1, #2
 800a3ae:	f44f 70ef 	mov.w	r0, #478	; 0x1de
 800a3b2:	f7ff fb49 	bl	8009a48 <mpu_write_mem>
 800a3b6:	4603      	mov	r3, r0
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3710      	adds	r7, #16
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}
 800a3c0:	cccccccd 	.word	0xcccccccd

0800a3c4 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b084      	sub	sp, #16
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800a3ce:	88fb      	ldrh	r3, [r7, #6]
 800a3d0:	4a0c      	ldr	r2, [pc, #48]	; (800a404 <dmp_set_tap_time_multi+0x40>)
 800a3d2:	fba2 2303 	umull	r2, r3, r2, r3
 800a3d6:	089b      	lsrs	r3, r3, #2
 800a3d8:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800a3da:	89fb      	ldrh	r3, [r7, #14]
 800a3dc:	0a1b      	lsrs	r3, r3, #8
 800a3de:	b29b      	uxth	r3, r3
 800a3e0:	b2db      	uxtb	r3, r3
 800a3e2:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 800a3e4:	89fb      	ldrh	r3, [r7, #14]
 800a3e6:	b2db      	uxtb	r3, r3
 800a3e8:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 800a3ea:	f107 030c 	add.w	r3, r7, #12
 800a3ee:	461a      	mov	r2, r3
 800a3f0:	2102      	movs	r1, #2
 800a3f2:	f44f 70ed 	mov.w	r0, #474	; 0x1da
 800a3f6:	f7ff fb27 	bl	8009a48 <mpu_write_mem>
 800a3fa:	4603      	mov	r3, r0
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3710      	adds	r7, #16
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}
 800a404:	cccccccd 	.word	0xcccccccd

0800a408 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b084      	sub	sp, #16
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
 800a410:	460b      	mov	r3, r1
 800a412:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	4a13      	ldr	r2, [pc, #76]	; (800a464 <dmp_set_shake_reject_thresh+0x5c>)
 800a418:	fb82 1203 	smull	r1, r2, r2, r3
 800a41c:	1192      	asrs	r2, r2, #6
 800a41e:	17db      	asrs	r3, r3, #31
 800a420:	1ad3      	subs	r3, r2, r3
 800a422:	887a      	ldrh	r2, [r7, #2]
 800a424:	fb02 f303 	mul.w	r3, r2, r3
 800a428:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	161b      	asrs	r3, r3, #24
 800a42e:	b2db      	uxtb	r3, r3
 800a430:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	141b      	asrs	r3, r3, #16
 800a436:	b2db      	uxtb	r3, r3
 800a438:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	121b      	asrs	r3, r3, #8
 800a43e:	b2db      	uxtb	r3, r3
 800a440:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	b2db      	uxtb	r3, r3
 800a446:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 800a448:	f107 0308 	add.w	r3, r7, #8
 800a44c:	461a      	mov	r2, r3
 800a44e:	2104      	movs	r1, #4
 800a450:	f44f 70ae 	mov.w	r0, #348	; 0x15c
 800a454:	f7ff faf8 	bl	8009a48 <mpu_write_mem>
 800a458:	4603      	mov	r3, r0
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3710      	adds	r7, #16
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}
 800a462:	bf00      	nop
 800a464:	10624dd3 	.word	0x10624dd3

0800a468 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b084      	sub	sp, #16
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	4603      	mov	r3, r0
 800a470:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800a472:	88fb      	ldrh	r3, [r7, #6]
 800a474:	4a0c      	ldr	r2, [pc, #48]	; (800a4a8 <dmp_set_shake_reject_time+0x40>)
 800a476:	fba2 2303 	umull	r2, r3, r2, r3
 800a47a:	089b      	lsrs	r3, r3, #2
 800a47c:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800a47e:	88fb      	ldrh	r3, [r7, #6]
 800a480:	0a1b      	lsrs	r3, r3, #8
 800a482:	b29b      	uxth	r3, r3
 800a484:	b2db      	uxtb	r3, r3
 800a486:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800a488:	88fb      	ldrh	r3, [r7, #6]
 800a48a:	b2db      	uxtb	r3, r3
 800a48c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 800a48e:	f107 030c 	add.w	r3, r7, #12
 800a492:	461a      	mov	r2, r3
 800a494:	2102      	movs	r1, #2
 800a496:	f44f 70ad 	mov.w	r0, #346	; 0x15a
 800a49a:	f7ff fad5 	bl	8009a48 <mpu_write_mem>
 800a49e:	4603      	mov	r3, r0
}
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	3710      	adds	r7, #16
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}
 800a4a8:	cccccccd 	.word	0xcccccccd

0800a4ac <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b084      	sub	sp, #16
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800a4b6:	88fb      	ldrh	r3, [r7, #6]
 800a4b8:	4a0c      	ldr	r2, [pc, #48]	; (800a4ec <dmp_set_shake_reject_timeout+0x40>)
 800a4ba:	fba2 2303 	umull	r2, r3, r2, r3
 800a4be:	089b      	lsrs	r3, r3, #2
 800a4c0:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800a4c2:	88fb      	ldrh	r3, [r7, #6]
 800a4c4:	0a1b      	lsrs	r3, r3, #8
 800a4c6:	b29b      	uxth	r3, r3
 800a4c8:	b2db      	uxtb	r3, r3
 800a4ca:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800a4cc:	88fb      	ldrh	r3, [r7, #6]
 800a4ce:	b2db      	uxtb	r3, r3
 800a4d0:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 800a4d2:	f107 030c 	add.w	r3, r7, #12
 800a4d6:	461a      	mov	r2, r3
 800a4d8:	2102      	movs	r1, #2
 800a4da:	f44f 70ac 	mov.w	r0, #344	; 0x158
 800a4de:	f7ff fab3 	bl	8009a48 <mpu_write_mem>
 800a4e2:	4603      	mov	r3, r0
}
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	3710      	adds	r7, #16
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}
 800a4ec:	cccccccd 	.word	0xcccccccd

0800a4f0 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b086      	sub	sp, #24
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	4603      	mov	r3, r0
 800a4f8:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 800a4fa:	2302      	movs	r3, #2
 800a4fc:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 800a4fe:	23ca      	movs	r3, #202	; 0xca
 800a500:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 800a502:	23e3      	movs	r3, #227	; 0xe3
 800a504:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 800a506:	2309      	movs	r3, #9
 800a508:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 800a50a:	f107 030c 	add.w	r3, r7, #12
 800a50e:	461a      	mov	r2, r3
 800a510:	2104      	movs	r1, #4
 800a512:	2068      	movs	r0, #104	; 0x68
 800a514:	f7ff fa98 	bl	8009a48 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 800a518:	23a3      	movs	r3, #163	; 0xa3
 800a51a:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 800a51c:	88fb      	ldrh	r3, [r7, #6]
 800a51e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a522:	2b00      	cmp	r3, #0
 800a524:	d006      	beq.n	800a534 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 800a526:	23c0      	movs	r3, #192	; 0xc0
 800a528:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 800a52a:	23c8      	movs	r3, #200	; 0xc8
 800a52c:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 800a52e:	23c2      	movs	r3, #194	; 0xc2
 800a530:	73fb      	strb	r3, [r7, #15]
 800a532:	e005      	b.n	800a540 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 800a534:	23a3      	movs	r3, #163	; 0xa3
 800a536:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 800a538:	23a3      	movs	r3, #163	; 0xa3
 800a53a:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 800a53c:	23a3      	movs	r3, #163	; 0xa3
 800a53e:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800a540:	88fb      	ldrh	r3, [r7, #6]
 800a542:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800a546:	2b00      	cmp	r3, #0
 800a548:	d006      	beq.n	800a558 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 800a54a:	23c4      	movs	r3, #196	; 0xc4
 800a54c:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 800a54e:	23cc      	movs	r3, #204	; 0xcc
 800a550:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 800a552:	23c6      	movs	r3, #198	; 0xc6
 800a554:	74bb      	strb	r3, [r7, #18]
 800a556:	e005      	b.n	800a564 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 800a558:	23a3      	movs	r3, #163	; 0xa3
 800a55a:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 800a55c:	23a3      	movs	r3, #163	; 0xa3
 800a55e:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 800a560:	23a3      	movs	r3, #163	; 0xa3
 800a562:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 800a564:	23a3      	movs	r3, #163	; 0xa3
 800a566:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 800a568:	23a3      	movs	r3, #163	; 0xa3
 800a56a:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 800a56c:	23a3      	movs	r3, #163	; 0xa3
 800a56e:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 800a570:	f107 030c 	add.w	r3, r7, #12
 800a574:	461a      	mov	r2, r3
 800a576:	210a      	movs	r1, #10
 800a578:	f640 20a7 	movw	r0, #2727	; 0xaa7
 800a57c:	f7ff fa64 	bl	8009a48 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800a580:	88fb      	ldrh	r3, [r7, #6]
 800a582:	f003 0303 	and.w	r3, r3, #3
 800a586:	2b00      	cmp	r3, #0
 800a588:	d002      	beq.n	800a590 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 800a58a:	2320      	movs	r3, #32
 800a58c:	733b      	strb	r3, [r7, #12]
 800a58e:	e001      	b.n	800a594 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 800a590:	23d8      	movs	r3, #216	; 0xd8
 800a592:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 800a594:	f107 030c 	add.w	r3, r7, #12
 800a598:	461a      	mov	r2, r3
 800a59a:	2101      	movs	r1, #1
 800a59c:	f640 20b6 	movw	r0, #2742	; 0xab6
 800a5a0:	f7ff fa52 	bl	8009a48 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 800a5a4:	88fb      	ldrh	r3, [r7, #6]
 800a5a6:	f003 0320 	and.w	r3, r3, #32
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d003      	beq.n	800a5b6 <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 800a5ae:	2001      	movs	r0, #1
 800a5b0:	f000 f8c6 	bl	800a740 <dmp_enable_gyro_cal>
 800a5b4:	e002      	b.n	800a5bc <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 800a5b6:	2000      	movs	r0, #0
 800a5b8:	f000 f8c2 	bl	800a740 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800a5bc:	88fb      	ldrh	r3, [r7, #6]
 800a5be:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d01d      	beq.n	800a602 <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 800a5c6:	88fb      	ldrh	r3, [r7, #6]
 800a5c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d008      	beq.n	800a5e2 <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 800a5d0:	23b2      	movs	r3, #178	; 0xb2
 800a5d2:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 800a5d4:	238b      	movs	r3, #139	; 0x8b
 800a5d6:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 800a5d8:	23b6      	movs	r3, #182	; 0xb6
 800a5da:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 800a5dc:	239b      	movs	r3, #155	; 0x9b
 800a5de:	73fb      	strb	r3, [r7, #15]
 800a5e0:	e007      	b.n	800a5f2 <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 800a5e2:	23b0      	movs	r3, #176	; 0xb0
 800a5e4:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 800a5e6:	2380      	movs	r3, #128	; 0x80
 800a5e8:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 800a5ea:	23b4      	movs	r3, #180	; 0xb4
 800a5ec:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 800a5ee:	2390      	movs	r3, #144	; 0x90
 800a5f0:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 800a5f2:	f107 030c 	add.w	r3, r7, #12
 800a5f6:	461a      	mov	r2, r3
 800a5f8:	2104      	movs	r1, #4
 800a5fa:	f640 20a2 	movw	r0, #2722	; 0xaa2
 800a5fe:	f7ff fa23 	bl	8009a48 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 800a602:	88fb      	ldrh	r3, [r7, #6]
 800a604:	f003 0301 	and.w	r3, r3, #1
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d025      	beq.n	800a658 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 800a60c:	23f8      	movs	r3, #248	; 0xf8
 800a60e:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 800a610:	f107 030c 	add.w	r3, r7, #12
 800a614:	461a      	mov	r2, r3
 800a616:	2101      	movs	r1, #1
 800a618:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 800a61c:	f7ff fa14 	bl	8009a48 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 800a620:	21fa      	movs	r1, #250	; 0xfa
 800a622:	2007      	movs	r0, #7
 800a624:	f7ff fd22 	bl	800a06c <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 800a628:	2007      	movs	r0, #7
 800a62a:	f7ff fe55 	bl	800a2d8 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 800a62e:	2001      	movs	r0, #1
 800a630:	f7ff fe84 	bl	800a33c <dmp_set_tap_count>
        dmp_set_tap_time(100);
 800a634:	2064      	movs	r0, #100	; 0x64
 800a636:	f7ff fea3 	bl	800a380 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 800a63a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a63e:	f7ff fec1 	bl	800a3c4 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 800a642:	21c8      	movs	r1, #200	; 0xc8
 800a644:	483c      	ldr	r0, [pc, #240]	; (800a738 <dmp_enable_feature+0x248>)
 800a646:	f7ff fedf 	bl	800a408 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 800a64a:	2028      	movs	r0, #40	; 0x28
 800a64c:	f7ff ff0c 	bl	800a468 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 800a650:	200a      	movs	r0, #10
 800a652:	f7ff ff2b 	bl	800a4ac <dmp_set_shake_reject_timeout>
 800a656:	e009      	b.n	800a66c <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 800a658:	23d8      	movs	r3, #216	; 0xd8
 800a65a:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 800a65c:	f107 030c 	add.w	r3, r7, #12
 800a660:	461a      	mov	r2, r3
 800a662:	2101      	movs	r1, #1
 800a664:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 800a668:	f7ff f9ee 	bl	8009a48 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 800a66c:	88fb      	ldrh	r3, [r7, #6]
 800a66e:	f003 0302 	and.w	r3, r3, #2
 800a672:	2b00      	cmp	r3, #0
 800a674:	d002      	beq.n	800a67c <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 800a676:	23d9      	movs	r3, #217	; 0xd9
 800a678:	733b      	strb	r3, [r7, #12]
 800a67a:	e001      	b.n	800a680 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 800a67c:	23d8      	movs	r3, #216	; 0xd8
 800a67e:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 800a680:	f107 030c 	add.w	r3, r7, #12
 800a684:	461a      	mov	r2, r3
 800a686:	2101      	movs	r1, #1
 800a688:	f240 703d 	movw	r0, #1853	; 0x73d
 800a68c:	f7ff f9dc 	bl	8009a48 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 800a690:	88fb      	ldrh	r3, [r7, #6]
 800a692:	f003 0304 	and.w	r3, r3, #4
 800a696:	2b00      	cmp	r3, #0
 800a698:	d003      	beq.n	800a6a2 <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 800a69a:	2001      	movs	r0, #1
 800a69c:	f000 f880 	bl	800a7a0 <dmp_enable_lp_quat>
 800a6a0:	e002      	b.n	800a6a8 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 800a6a2:	2000      	movs	r0, #0
 800a6a4:	f000 f87c 	bl	800a7a0 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 800a6a8:	88fb      	ldrh	r3, [r7, #6]
 800a6aa:	f003 0310 	and.w	r3, r3, #16
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d003      	beq.n	800a6ba <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 800a6b2:	2001      	movs	r0, #1
 800a6b4:	f000 f89b 	bl	800a7ee <dmp_enable_6x_lp_quat>
 800a6b8:	e002      	b.n	800a6c0 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 800a6ba:	2000      	movs	r0, #0
 800a6bc:	f000 f897 	bl	800a7ee <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 800a6c0:	88fb      	ldrh	r3, [r7, #6]
 800a6c2:	f043 0308 	orr.w	r3, r3, #8
 800a6c6:	b29a      	uxth	r2, r3
 800a6c8:	4b1c      	ldr	r3, [pc, #112]	; (800a73c <dmp_enable_feature+0x24c>)
 800a6ca:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 800a6cc:	f7fd fbd6 	bl	8007e7c <mpu_reset_fifo>

    dmp.packet_length = 0;
 800a6d0:	4b1a      	ldr	r3, [pc, #104]	; (800a73c <dmp_enable_feature+0x24c>)
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 800a6d6:	88fb      	ldrh	r3, [r7, #6]
 800a6d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d005      	beq.n	800a6ec <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 800a6e0:	4b16      	ldr	r3, [pc, #88]	; (800a73c <dmp_enable_feature+0x24c>)
 800a6e2:	7b9b      	ldrb	r3, [r3, #14]
 800a6e4:	3306      	adds	r3, #6
 800a6e6:	b2da      	uxtb	r2, r3
 800a6e8:	4b14      	ldr	r3, [pc, #80]	; (800a73c <dmp_enable_feature+0x24c>)
 800a6ea:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 800a6ec:	88fb      	ldrh	r3, [r7, #6]
 800a6ee:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d005      	beq.n	800a702 <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 800a6f6:	4b11      	ldr	r3, [pc, #68]	; (800a73c <dmp_enable_feature+0x24c>)
 800a6f8:	7b9b      	ldrb	r3, [r3, #14]
 800a6fa:	3306      	adds	r3, #6
 800a6fc:	b2da      	uxtb	r2, r3
 800a6fe:	4b0f      	ldr	r3, [pc, #60]	; (800a73c <dmp_enable_feature+0x24c>)
 800a700:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 800a702:	88fb      	ldrh	r3, [r7, #6]
 800a704:	f003 0314 	and.w	r3, r3, #20
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d005      	beq.n	800a718 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 800a70c:	4b0b      	ldr	r3, [pc, #44]	; (800a73c <dmp_enable_feature+0x24c>)
 800a70e:	7b9b      	ldrb	r3, [r3, #14]
 800a710:	3310      	adds	r3, #16
 800a712:	b2da      	uxtb	r2, r3
 800a714:	4b09      	ldr	r3, [pc, #36]	; (800a73c <dmp_enable_feature+0x24c>)
 800a716:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800a718:	88fb      	ldrh	r3, [r7, #6]
 800a71a:	f003 0303 	and.w	r3, r3, #3
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d005      	beq.n	800a72e <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 800a722:	4b06      	ldr	r3, [pc, #24]	; (800a73c <dmp_enable_feature+0x24c>)
 800a724:	7b9b      	ldrb	r3, [r3, #14]
 800a726:	3304      	adds	r3, #4
 800a728:	b2da      	uxtb	r2, r3
 800a72a:	4b04      	ldr	r3, [pc, #16]	; (800a73c <dmp_enable_feature+0x24c>)
 800a72c:	739a      	strb	r2, [r3, #14]

    return 0;
 800a72e:	2300      	movs	r3, #0
}
 800a730:	4618      	mov	r0, r3
 800a732:	3718      	adds	r7, #24
 800a734:	46bd      	mov	sp, r7
 800a736:	bd80      	pop	{r7, pc}
 800a738:	02cae309 	.word	0x02cae309
 800a73c:	20000590 	.word	0x20000590

0800a740 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b088      	sub	sp, #32
 800a744:	af00      	add	r7, sp, #0
 800a746:	4603      	mov	r3, r0
 800a748:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 800a74a:	79fb      	ldrb	r3, [r7, #7]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d00f      	beq.n	800a770 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 800a750:	4a11      	ldr	r2, [pc, #68]	; (800a798 <dmp_enable_gyro_cal+0x58>)
 800a752:	f107 0314 	add.w	r3, r7, #20
 800a756:	ca07      	ldmia	r2, {r0, r1, r2}
 800a758:	c303      	stmia	r3!, {r0, r1}
 800a75a:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 800a75c:	f107 0314 	add.w	r3, r7, #20
 800a760:	461a      	mov	r2, r3
 800a762:	2109      	movs	r1, #9
 800a764:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 800a768:	f7ff f96e 	bl	8009a48 <mpu_write_mem>
 800a76c:	4603      	mov	r3, r0
 800a76e:	e00e      	b.n	800a78e <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 800a770:	4a0a      	ldr	r2, [pc, #40]	; (800a79c <dmp_enable_gyro_cal+0x5c>)
 800a772:	f107 0308 	add.w	r3, r7, #8
 800a776:	ca07      	ldmia	r2, {r0, r1, r2}
 800a778:	c303      	stmia	r3!, {r0, r1}
 800a77a:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 800a77c:	f107 0308 	add.w	r3, r7, #8
 800a780:	461a      	mov	r2, r3
 800a782:	2109      	movs	r1, #9
 800a784:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 800a788:	f7ff f95e 	bl	8009a48 <mpu_write_mem>
 800a78c:	4603      	mov	r3, r0
    }
}
 800a78e:	4618      	mov	r0, r3
 800a790:	3720      	adds	r7, #32
 800a792:	46bd      	mov	sp, r7
 800a794:	bd80      	pop	{r7, pc}
 800a796:	bf00      	nop
 800a798:	0801268c 	.word	0x0801268c
 800a79c:	08012698 	.word	0x08012698

0800a7a0 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b084      	sub	sp, #16
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	4603      	mov	r3, r0
 800a7a8:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800a7aa:	79fb      	ldrb	r3, [r7, #7]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d008      	beq.n	800a7c2 <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 800a7b0:	23c0      	movs	r3, #192	; 0xc0
 800a7b2:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 800a7b4:	23c2      	movs	r3, #194	; 0xc2
 800a7b6:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 800a7b8:	23c4      	movs	r3, #196	; 0xc4
 800a7ba:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 800a7bc:	23c6      	movs	r3, #198	; 0xc6
 800a7be:	73fb      	strb	r3, [r7, #15]
 800a7c0:	e006      	b.n	800a7d0 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 800a7c2:	f107 030c 	add.w	r3, r7, #12
 800a7c6:	2204      	movs	r2, #4
 800a7c8:	218b      	movs	r1, #139	; 0x8b
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f002 fb20 	bl	800ce10 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 800a7d0:	f107 030c 	add.w	r3, r7, #12
 800a7d4:	461a      	mov	r2, r3
 800a7d6:	2104      	movs	r1, #4
 800a7d8:	f640 2098 	movw	r0, #2712	; 0xa98
 800a7dc:	f7ff f934 	bl	8009a48 <mpu_write_mem>

    return mpu_reset_fifo();
 800a7e0:	f7fd fb4c 	bl	8007e7c <mpu_reset_fifo>
 800a7e4:	4603      	mov	r3, r0
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3710      	adds	r7, #16
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}

0800a7ee <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 800a7ee:	b580      	push	{r7, lr}
 800a7f0:	b084      	sub	sp, #16
 800a7f2:	af00      	add	r7, sp, #0
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800a7f8:	79fb      	ldrb	r3, [r7, #7]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d008      	beq.n	800a810 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 800a7fe:	2320      	movs	r3, #32
 800a800:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 800a802:	2328      	movs	r3, #40	; 0x28
 800a804:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 800a806:	2330      	movs	r3, #48	; 0x30
 800a808:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 800a80a:	2338      	movs	r3, #56	; 0x38
 800a80c:	73fb      	strb	r3, [r7, #15]
 800a80e:	e006      	b.n	800a81e <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 800a810:	f107 030c 	add.w	r3, r7, #12
 800a814:	2204      	movs	r2, #4
 800a816:	21a3      	movs	r1, #163	; 0xa3
 800a818:	4618      	mov	r0, r3
 800a81a:	f002 faf9 	bl	800ce10 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 800a81e:	f107 030c 	add.w	r3, r7, #12
 800a822:	461a      	mov	r2, r3
 800a824:	2104      	movs	r1, #4
 800a826:	f640 209e 	movw	r0, #2718	; 0xa9e
 800a82a:	f7ff f90d 	bl	8009a48 <mpu_write_mem>

    return mpu_reset_fifo();
 800a82e:	f7fd fb25 	bl	8007e7c <mpu_reset_fifo>
 800a832:	4603      	mov	r3, r0
}
 800a834:	4618      	mov	r0, r3
 800a836:	3710      	adds	r7, #16
 800a838:	46bd      	mov	sp, r7
 800a83a:	bd80      	pop	{r7, pc}

0800a83c <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b084      	sub	sp, #16
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	3303      	adds	r3, #3
 800a848:	781b      	ldrb	r3, [r3, #0]
 800a84a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a84e:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	3303      	adds	r3, #3
 800a854:	781b      	ldrb	r3, [r3, #0]
 800a856:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a85a:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	3301      	adds	r3, #1
 800a860:	781b      	ldrb	r3, [r3, #0]
 800a862:	f003 0301 	and.w	r3, r3, #1
 800a866:	2b00      	cmp	r3, #0
 800a868:	d012      	beq.n	800a890 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 800a86a:	7bbb      	ldrb	r3, [r7, #14]
 800a86c:	08db      	lsrs	r3, r3, #3
 800a86e:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 800a870:	7bbb      	ldrb	r3, [r7, #14]
 800a872:	f003 0307 	and.w	r3, r3, #7
 800a876:	b2db      	uxtb	r3, r3
 800a878:	3301      	adds	r3, #1
 800a87a:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 800a87c:	4b10      	ldr	r3, [pc, #64]	; (800a8c0 <decode_gesture+0x84>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d005      	beq.n	800a890 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 800a884:	4b0e      	ldr	r3, [pc, #56]	; (800a8c0 <decode_gesture+0x84>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	7b39      	ldrb	r1, [r7, #12]
 800a88a:	7b7a      	ldrb	r2, [r7, #13]
 800a88c:	4610      	mov	r0, r2
 800a88e:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	3301      	adds	r3, #1
 800a894:	781b      	ldrb	r3, [r3, #0]
 800a896:	f003 0308 	and.w	r3, r3, #8
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d00a      	beq.n	800a8b4 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 800a89e:	4b08      	ldr	r3, [pc, #32]	; (800a8c0 <decode_gesture+0x84>)
 800a8a0:	685b      	ldr	r3, [r3, #4]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d006      	beq.n	800a8b4 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 800a8a6:	4b06      	ldr	r3, [pc, #24]	; (800a8c0 <decode_gesture+0x84>)
 800a8a8:	685b      	ldr	r3, [r3, #4]
 800a8aa:	7bfa      	ldrb	r2, [r7, #15]
 800a8ac:	0992      	lsrs	r2, r2, #6
 800a8ae:	b2d2      	uxtb	r2, r2
 800a8b0:	4610      	mov	r0, r2
 800a8b2:	4798      	blx	r3
    }

    return 0;
 800a8b4:	2300      	movs	r3, #0
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3710      	adds	r7, #16
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}
 800a8be:	bf00      	nop
 800a8c0:	20000590 	.word	0x20000590

0800a8c4 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b092      	sub	sp, #72	; 0x48
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	60f8      	str	r0, [r7, #12]
 800a8cc:	60b9      	str	r1, [r7, #8]
 800a8ce:	607a      	str	r2, [r7, #4]
 800a8d0:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 800a8d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a8da:	2200      	movs	r2, #0
 800a8dc:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 800a8de:	4bb5      	ldr	r3, [pc, #724]	; (800abb4 <dmp_read_fifo+0x2f0>)
 800a8e0:	7b9b      	ldrb	r3, [r3, #14]
 800a8e2:	b29b      	uxth	r3, r3
 800a8e4:	f107 0120 	add.w	r1, r7, #32
 800a8e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f7fe f82e 	bl	800894c <mpu_read_fifo_stream>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d002      	beq.n	800a8fc <dmp_read_fifo+0x38>
        return -1;
 800a8f6:	f04f 33ff 	mov.w	r3, #4294967295
 800a8fa:	e156      	b.n	800abaa <dmp_read_fifo+0x2e6>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 800a8fc:	4bad      	ldr	r3, [pc, #692]	; (800abb4 <dmp_read_fifo+0x2f0>)
 800a8fe:	895b      	ldrh	r3, [r3, #10]
 800a900:	f003 0314 	and.w	r3, r3, #20
 800a904:	2b00      	cmp	r3, #0
 800a906:	f000 808a 	beq.w	800aa1e <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800a90a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a90e:	061a      	lsls	r2, r3, #24
 800a910:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800a914:	041b      	lsls	r3, r3, #16
 800a916:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 800a918:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a91c:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800a91e:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 800a920:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800a924:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800a92a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a92e:	061a      	lsls	r2, r3, #24
 800a930:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800a934:	041b      	lsls	r3, r3, #16
 800a936:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 800a938:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a93c:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800a93e:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 800a940:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a944:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 800a94a:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800a94c:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800a94e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a952:	061a      	lsls	r2, r3, #24
 800a954:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800a958:	041b      	lsls	r3, r3, #16
 800a95a:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800a95c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800a960:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800a962:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800a964:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a968:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800a96e:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800a970:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800a972:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a976:	061a      	lsls	r2, r3, #24
 800a978:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800a97c:	041b      	lsls	r3, r3, #16
 800a97e:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800a980:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a984:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800a986:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800a988:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a98c:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800a992:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800a994:	601a      	str	r2, [r3, #0]
        ii += 16;
 800a996:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a99a:	3310      	adds	r3, #16
 800a99c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	141b      	asrs	r3, r3, #16
 800a9a6:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	3304      	adds	r3, #4
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	141b      	asrs	r3, r3, #16
 800a9b0:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	3308      	adds	r3, #8
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	141b      	asrs	r3, r3, #16
 800a9ba:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	330c      	adds	r3, #12
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	141b      	asrs	r3, r3, #16
 800a9c4:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800a9c6:	693b      	ldr	r3, [r7, #16]
 800a9c8:	693a      	ldr	r2, [r7, #16]
 800a9ca:	fb02 f203 	mul.w	r2, r2, r3
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	6979      	ldr	r1, [r7, #20]
 800a9d2:	fb01 f303 	mul.w	r3, r1, r3
 800a9d6:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800a9d8:	69bb      	ldr	r3, [r7, #24]
 800a9da:	69b9      	ldr	r1, [r7, #24]
 800a9dc:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800a9e0:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800a9e2:	69fb      	ldr	r3, [r7, #28]
 800a9e4:	69f9      	ldr	r1, [r7, #28]
 800a9e6:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800a9ea:	4413      	add	r3, r2
 800a9ec:	643b      	str	r3, [r7, #64]	; 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 800a9ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a9f0:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800a9f4:	db03      	blt.n	800a9fe <dmp_read_fifo+0x13a>
 800a9f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a9f8:	f1b3 5f88 	cmp.w	r3, #285212672	; 0x11000000
 800a9fc:	dd07      	ble.n	800aa0e <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 800a9fe:	f7fd fa3d 	bl	8007e7c <mpu_reset_fifo>
            sensors[0] = 0;
 800aa02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aa04:	2200      	movs	r2, #0
 800aa06:	801a      	strh	r2, [r3, #0]
            return -1;
 800aa08:	f04f 33ff 	mov.w	r3, #4294967295
 800aa0c:	e0cd      	b.n	800abaa <dmp_read_fifo+0x2e6>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 800aa0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aa10:	f9b3 3000 	ldrsh.w	r3, [r3]
 800aa14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa18:	b21a      	sxth	r2, r3
 800aa1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aa1c:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 800aa1e:	4b65      	ldr	r3, [pc, #404]	; (800abb4 <dmp_read_fifo+0x2f0>)
 800aa20:	895b      	ldrh	r3, [r3, #10]
 800aa22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d052      	beq.n	800aad0 <dmp_read_fifo+0x20c>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 800aa2a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800aa2e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800aa32:	4413      	add	r3, r2
 800aa34:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800aa38:	021b      	lsls	r3, r3, #8
 800aa3a:	b21a      	sxth	r2, r3
 800aa3c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800aa40:	3301      	adds	r3, #1
 800aa42:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800aa46:	440b      	add	r3, r1
 800aa48:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800aa4c:	b21b      	sxth	r3, r3
 800aa4e:	4313      	orrs	r3, r2
 800aa50:	b21a      	sxth	r2, r3
 800aa52:	68bb      	ldr	r3, [r7, #8]
 800aa54:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 800aa56:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800aa5a:	3302      	adds	r3, #2
 800aa5c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800aa60:	4413      	add	r3, r2
 800aa62:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800aa66:	021b      	lsls	r3, r3, #8
 800aa68:	b219      	sxth	r1, r3
 800aa6a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800aa6e:	3303      	adds	r3, #3
 800aa70:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800aa74:	4413      	add	r3, r2
 800aa76:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800aa7a:	b21a      	sxth	r2, r3
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	3302      	adds	r3, #2
 800aa80:	430a      	orrs	r2, r1
 800aa82:	b212      	sxth	r2, r2
 800aa84:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 800aa86:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800aa8a:	3304      	adds	r3, #4
 800aa8c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800aa90:	4413      	add	r3, r2
 800aa92:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800aa96:	021b      	lsls	r3, r3, #8
 800aa98:	b219      	sxth	r1, r3
 800aa9a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800aa9e:	3305      	adds	r3, #5
 800aaa0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800aaa4:	4413      	add	r3, r2
 800aaa6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800aaaa:	b21a      	sxth	r2, r3
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	3304      	adds	r3, #4
 800aab0:	430a      	orrs	r2, r1
 800aab2:	b212      	sxth	r2, r2
 800aab4:	801a      	strh	r2, [r3, #0]
        ii += 6;
 800aab6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800aaba:	3306      	adds	r3, #6
 800aabc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 800aac0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aac2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800aac6:	f043 0308 	orr.w	r3, r3, #8
 800aaca:	b21a      	sxth	r2, r3
 800aacc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aace:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800aad0:	4b38      	ldr	r3, [pc, #224]	; (800abb4 <dmp_read_fifo+0x2f0>)
 800aad2:	895b      	ldrh	r3, [r3, #10]
 800aad4:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d052      	beq.n	800ab82 <dmp_read_fifo+0x2be>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 800aadc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800aae0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800aae4:	4413      	add	r3, r2
 800aae6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800aaea:	021b      	lsls	r3, r3, #8
 800aaec:	b21a      	sxth	r2, r3
 800aaee:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800aaf2:	3301      	adds	r3, #1
 800aaf4:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800aaf8:	440b      	add	r3, r1
 800aafa:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800aafe:	b21b      	sxth	r3, r3
 800ab00:	4313      	orrs	r3, r2
 800ab02:	b21a      	sxth	r2, r3
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 800ab08:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ab0c:	3302      	adds	r3, #2
 800ab0e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800ab12:	4413      	add	r3, r2
 800ab14:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800ab18:	021b      	lsls	r3, r3, #8
 800ab1a:	b219      	sxth	r1, r3
 800ab1c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ab20:	3303      	adds	r3, #3
 800ab22:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800ab26:	4413      	add	r3, r2
 800ab28:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800ab2c:	b21a      	sxth	r2, r3
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	3302      	adds	r3, #2
 800ab32:	430a      	orrs	r2, r1
 800ab34:	b212      	sxth	r2, r2
 800ab36:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 800ab38:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ab3c:	3304      	adds	r3, #4
 800ab3e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800ab42:	4413      	add	r3, r2
 800ab44:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800ab48:	021b      	lsls	r3, r3, #8
 800ab4a:	b219      	sxth	r1, r3
 800ab4c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ab50:	3305      	adds	r3, #5
 800ab52:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800ab56:	4413      	add	r3, r2
 800ab58:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800ab5c:	b21a      	sxth	r2, r3
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	3304      	adds	r3, #4
 800ab62:	430a      	orrs	r2, r1
 800ab64:	b212      	sxth	r2, r2
 800ab66:	801a      	strh	r2, [r3, #0]
        ii += 6;
 800ab68:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ab6c:	3306      	adds	r3, #6
 800ab6e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        sensors[0] |= INV_XYZ_GYRO;
 800ab72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab74:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ab78:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800ab7c:	b21a      	sxth	r2, r3
 800ab7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab80:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800ab82:	4b0c      	ldr	r3, [pc, #48]	; (800abb4 <dmp_read_fifo+0x2f0>)
 800ab84:	895b      	ldrh	r3, [r3, #10]
 800ab86:	f003 0303 	and.w	r3, r3, #3
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d007      	beq.n	800ab9e <dmp_read_fifo+0x2da>
        decode_gesture(fifo_data + ii);
 800ab8e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ab92:	f107 0220 	add.w	r2, r7, #32
 800ab96:	4413      	add	r3, r2
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f7ff fe4f 	bl	800a83c <decode_gesture>

    get_ms(timestamp);
 800ab9e:	f7fa f8b3 	bl	8004d08 <HAL_GetTick>
 800aba2:	4602      	mov	r2, r0
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	601a      	str	r2, [r3, #0]
    return 0;
 800aba8:	2300      	movs	r3, #0
}
 800abaa:	4618      	mov	r0, r3
 800abac:	3748      	adds	r7, #72	; 0x48
 800abae:	46bd      	mov	sp, r7
 800abb0:	bd80      	pop	{r7, pc}
 800abb2:	bf00      	nop
 800abb4:	20000590 	.word	0x20000590

0800abb8 <_MLPrintLog>:
 *  @param[in]  fmt         String of text with optional format tags.
 *
 *  @return     0 if successful.
 */
int _MLPrintLog (int priority, const char* tag, const char* fmt, ...)
{
 800abb8:	b40c      	push	{r2, r3}
 800abba:	b580      	push	{r7, lr}
 800abbc:	b0ce      	sub	sp, #312	; 0x138
 800abbe:	af00      	add	r7, sp, #0
 800abc0:	1d3b      	adds	r3, r7, #4
 800abc2:	6018      	str	r0, [r3, #0]
 800abc4:	463b      	mov	r3, r7
 800abc6:	6019      	str	r1, [r3, #0]
    va_list args;
    int length, ii, i;
    char buf[BUF_SIZE], out[PACKET_LENGTH], this_length;

    /* This can be modified to exit for unsupported priorities. */
    switch (priority) {
 800abc8:	1d3b      	adds	r3, r7, #4
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	2b06      	cmp	r3, #6
 800abce:	dc04      	bgt.n	800abda <_MLPrintLog+0x22>
 800abd0:	1d3b      	adds	r3, r7, #4
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	da06      	bge.n	800abe6 <_MLPrintLog+0x2e>
 800abd8:	e003      	b.n	800abe2 <_MLPrintLog+0x2a>
 800abda:	1d3b      	adds	r3, r7, #4
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	2b08      	cmp	r3, #8
 800abe0:	d001      	beq.n	800abe6 <_MLPrintLog+0x2e>
    case MPL_LOG_WARN:
    case MPL_LOG_ERROR:
    case MPL_LOG_SILENT:
        break;
    default:
        return 0;
 800abe2:	2300      	movs	r3, #0
 800abe4:	e07a      	b.n	800acdc <_MLPrintLog+0x124>
        break;
 800abe6:	bf00      	nop
    }

    va_start(args, fmt);
 800abe8:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 800abec:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124

    length = vsprintf(buf, fmt, args);
 800abf0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800abf4:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800abf8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800abfc:	4618      	mov	r0, r3
 800abfe:	f002 fd8f 	bl	800d720 <vsiprintf>
 800ac02:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c
    if (length <= 0) {
 800ac06:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	dc02      	bgt.n	800ac14 <_MLPrintLog+0x5c>
        va_end(args);
        return length;
 800ac0e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ac12:	e063      	b.n	800acdc <_MLPrintLog+0x124>
    }

    memset(out, 0, PACKET_LENGTH);
 800ac14:	f107 030c 	add.w	r3, r7, #12
 800ac18:	2217      	movs	r2, #23
 800ac1a:	2100      	movs	r1, #0
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f002 f8f7 	bl	800ce10 <memset>
    out[0] = '$';
 800ac22:	f107 030c 	add.w	r3, r7, #12
 800ac26:	2224      	movs	r2, #36	; 0x24
 800ac28:	701a      	strb	r2, [r3, #0]
    out[1] = PACKET_DEBUG;
 800ac2a:	f107 030c 	add.w	r3, r7, #12
 800ac2e:	2201      	movs	r2, #1
 800ac30:	705a      	strb	r2, [r3, #1]
    out[2] = priority;
 800ac32:	1d3b      	adds	r3, r7, #4
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	b2da      	uxtb	r2, r3
 800ac38:	f107 030c 	add.w	r3, r7, #12
 800ac3c:	709a      	strb	r2, [r3, #2]
    out[21] = '\r';
 800ac3e:	f107 030c 	add.w	r3, r7, #12
 800ac42:	220d      	movs	r2, #13
 800ac44:	755a      	strb	r2, [r3, #21]
    out[22] = '\n';
 800ac46:	f107 030c 	add.w	r3, r7, #12
 800ac4a:	220a      	movs	r2, #10
 800ac4c:	759a      	strb	r2, [r3, #22]
    for (ii = 0; ii < length; ii += (PACKET_LENGTH-5)) {
 800ac4e:	2300      	movs	r3, #0
 800ac50:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800ac54:	e03b      	b.n	800acce <_MLPrintLog+0x116>
        this_length = min(length-ii, PACKET_LENGTH-5);
 800ac56:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 800ac5a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ac5e:	1ad3      	subs	r3, r2, r3
 800ac60:	2b12      	cmp	r3, #18
 800ac62:	bfa8      	it	ge
 800ac64:	2312      	movge	r3, #18
 800ac66:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
        memset(out+3, 0, 18);
 800ac6a:	f107 030c 	add.w	r3, r7, #12
 800ac6e:	3303      	adds	r3, #3
 800ac70:	2212      	movs	r2, #18
 800ac72:	2100      	movs	r1, #0
 800ac74:	4618      	mov	r0, r3
 800ac76:	f002 f8cb 	bl	800ce10 <memset>
        memcpy(out+3, buf+ii, this_length);
 800ac7a:	f107 030c 	add.w	r3, r7, #12
 800ac7e:	3303      	adds	r3, #3
 800ac80:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 800ac84:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800ac88:	4411      	add	r1, r2
 800ac8a:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800ac8e:	4618      	mov	r0, r3
 800ac90:	f002 f896 	bl	800cdc0 <memcpy>
        for (i=0; i<PACKET_LENGTH; i++) {
 800ac94:	2300      	movs	r3, #0
 800ac96:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800ac9a:	e00f      	b.n	800acbc <_MLPrintLog+0x104>
          fputc(out[i]);
 800ac9c:	f107 020c 	add.w	r2, r7, #12
 800aca0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800aca4:	18d1      	adds	r1, r2, r3
 800aca6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800acaa:	2201      	movs	r2, #1
 800acac:	480f      	ldr	r0, [pc, #60]	; (800acec <_MLPrintLog+0x134>)
 800acae:	f7fc f804 	bl	8006cba <HAL_UART_Transmit>
        for (i=0; i<PACKET_LENGTH; i++) {
 800acb2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800acb6:	3301      	adds	r3, #1
 800acb8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800acbc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800acc0:	2b16      	cmp	r3, #22
 800acc2:	ddeb      	ble.n	800ac9c <_MLPrintLog+0xe4>
    for (ii = 0; ii < length; ii += (PACKET_LENGTH-5)) {
 800acc4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800acc8:	3312      	adds	r3, #18
 800acca:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800acce:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 800acd2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800acd6:	429a      	cmp	r2, r3
 800acd8:	dbbd      	blt.n	800ac56 <_MLPrintLog+0x9e>
    }
    
            
    va_end(args);

    return 0;
 800acda:	2300      	movs	r3, #0
}
 800acdc:	4618      	mov	r0, r3
 800acde:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800ace2:	46bd      	mov	sp, r7
 800ace4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ace8:	b002      	add	sp, #8
 800acea:	4770      	bx	lr
 800acec:	20000b74 	.word	0x20000b74

0800acf0 <eMPL_send_quat>:

void eMPL_send_quat(long *quat)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b08a      	sub	sp, #40	; 0x28
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
    char out[PACKET_LENGTH];
    int i;
    if (!quat)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d07c      	beq.n	800adf8 <eMPL_send_quat+0x108>
        return;
    memset(out, 0, PACKET_LENGTH);
 800acfe:	f107 030c 	add.w	r3, r7, #12
 800ad02:	2217      	movs	r2, #23
 800ad04:	2100      	movs	r1, #0
 800ad06:	4618      	mov	r0, r3
 800ad08:	f002 f882 	bl	800ce10 <memset>
    out[0] = '$';
 800ad0c:	2324      	movs	r3, #36	; 0x24
 800ad0e:	733b      	strb	r3, [r7, #12]
    out[1] = PACKET_QUAT;
 800ad10:	2302      	movs	r3, #2
 800ad12:	737b      	strb	r3, [r7, #13]
    out[3] = (char)(quat[0] >> 24);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	161b      	asrs	r3, r3, #24
 800ad1a:	b2db      	uxtb	r3, r3
 800ad1c:	73fb      	strb	r3, [r7, #15]
    out[4] = (char)(quat[0] >> 16);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	141b      	asrs	r3, r3, #16
 800ad24:	b2db      	uxtb	r3, r3
 800ad26:	743b      	strb	r3, [r7, #16]
    out[5] = (char)(quat[0] >> 8);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	121b      	asrs	r3, r3, #8
 800ad2e:	b2db      	uxtb	r3, r3
 800ad30:	747b      	strb	r3, [r7, #17]
    out[6] = (char)quat[0];
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	b2db      	uxtb	r3, r3
 800ad38:	74bb      	strb	r3, [r7, #18]
    out[7] = (char)(quat[1] >> 24);
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	3304      	adds	r3, #4
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	161b      	asrs	r3, r3, #24
 800ad42:	b2db      	uxtb	r3, r3
 800ad44:	74fb      	strb	r3, [r7, #19]
    out[8] = (char)(quat[1] >> 16);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	3304      	adds	r3, #4
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	141b      	asrs	r3, r3, #16
 800ad4e:	b2db      	uxtb	r3, r3
 800ad50:	753b      	strb	r3, [r7, #20]
    out[9] = (char)(quat[1] >> 8);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	3304      	adds	r3, #4
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	121b      	asrs	r3, r3, #8
 800ad5a:	b2db      	uxtb	r3, r3
 800ad5c:	757b      	strb	r3, [r7, #21]
    out[10] = (char)quat[1];
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	3304      	adds	r3, #4
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	b2db      	uxtb	r3, r3
 800ad66:	75bb      	strb	r3, [r7, #22]
    out[11] = (char)(quat[2] >> 24);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	3308      	adds	r3, #8
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	161b      	asrs	r3, r3, #24
 800ad70:	b2db      	uxtb	r3, r3
 800ad72:	75fb      	strb	r3, [r7, #23]
    out[12] = (char)(quat[2] >> 16);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	3308      	adds	r3, #8
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	141b      	asrs	r3, r3, #16
 800ad7c:	b2db      	uxtb	r3, r3
 800ad7e:	763b      	strb	r3, [r7, #24]
    out[13] = (char)(quat[2] >> 8);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	3308      	adds	r3, #8
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	121b      	asrs	r3, r3, #8
 800ad88:	b2db      	uxtb	r3, r3
 800ad8a:	767b      	strb	r3, [r7, #25]
    out[14] = (char)quat[2];
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	3308      	adds	r3, #8
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	b2db      	uxtb	r3, r3
 800ad94:	76bb      	strb	r3, [r7, #26]
    out[15] = (char)(quat[3] >> 24);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	330c      	adds	r3, #12
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	161b      	asrs	r3, r3, #24
 800ad9e:	b2db      	uxtb	r3, r3
 800ada0:	76fb      	strb	r3, [r7, #27]
    out[16] = (char)(quat[3] >> 16);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	330c      	adds	r3, #12
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	141b      	asrs	r3, r3, #16
 800adaa:	b2db      	uxtb	r3, r3
 800adac:	773b      	strb	r3, [r7, #28]
    out[17] = (char)(quat[3] >> 8);
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	330c      	adds	r3, #12
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	121b      	asrs	r3, r3, #8
 800adb6:	b2db      	uxtb	r3, r3
 800adb8:	777b      	strb	r3, [r7, #29]
    out[18] = (char)quat[3];
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	330c      	adds	r3, #12
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	b2db      	uxtb	r3, r3
 800adc2:	77bb      	strb	r3, [r7, #30]
    out[21] = '\r';
 800adc4:	230d      	movs	r3, #13
 800adc6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    out[22] = '\n';
 800adca:	230a      	movs	r3, #10
 800adcc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    
    for (i=0; i<PACKET_LENGTH; i++) {
 800add0:	2300      	movs	r3, #0
 800add2:	627b      	str	r3, [r7, #36]	; 0x24
 800add4:	e00c      	b.n	800adf0 <eMPL_send_quat+0x100>
      fputc(out[i]);
 800add6:	f107 020c 	add.w	r2, r7, #12
 800adda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800addc:	18d1      	adds	r1, r2, r3
 800adde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ade2:	2201      	movs	r2, #1
 800ade4:	4806      	ldr	r0, [pc, #24]	; (800ae00 <eMPL_send_quat+0x110>)
 800ade6:	f7fb ff68 	bl	8006cba <HAL_UART_Transmit>
    for (i=0; i<PACKET_LENGTH; i++) {
 800adea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adec:	3301      	adds	r3, #1
 800adee:	627b      	str	r3, [r7, #36]	; 0x24
 800adf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adf2:	2b16      	cmp	r3, #22
 800adf4:	ddef      	ble.n	800add6 <eMPL_send_quat+0xe6>
 800adf6:	e000      	b.n	800adfa <eMPL_send_quat+0x10a>
        return;
 800adf8:	bf00      	nop
    }
}
 800adfa:	3728      	adds	r7, #40	; 0x28
 800adfc:	46bd      	mov	sp, r7
 800adfe:	bd80      	pop	{r7, pc}
 800ae00:	20000b74 	.word	0x20000b74

0800ae04 <inv_generate_eMPL_outputs>:
    return eMPL_out.nine_axis_status;
}

static inv_error_t inv_generate_eMPL_outputs
    (struct inv_sensor_cal_t *sensor_cal)
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b084      	sub	sp, #16
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
    int use_sensor;
    long sr = 1000;
 800ae0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ae10:	60bb      	str	r3, [r7, #8]
    inv_get_quaternion_set(eMPL_out.quat, &eMPL_out.quat_accuracy, &eMPL_out.nine_axis_timestamp);
 800ae12:	4a4c      	ldr	r2, [pc, #304]	; (800af44 <inv_generate_eMPL_outputs+0x140>)
 800ae14:	494c      	ldr	r1, [pc, #304]	; (800af48 <inv_generate_eMPL_outputs+0x144>)
 800ae16:	484d      	ldr	r0, [pc, #308]	; (800af4c <inv_generate_eMPL_outputs+0x148>)
 800ae18:	f001 fdb4 	bl	800c984 <inv_get_quaternion_set>
    eMPL_out.gyro_status = sensor_cal->gyro.status;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae20:	4a4a      	ldr	r2, [pc, #296]	; (800af4c <inv_generate_eMPL_outputs+0x148>)
 800ae22:	6153      	str	r3, [r2, #20]
    eMPL_out.accel_status = sensor_cal->accel.status;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ae28:	4a48      	ldr	r2, [pc, #288]	; (800af4c <inv_generate_eMPL_outputs+0x148>)
 800ae2a:	6193      	str	r3, [r2, #24]
    eMPL_out.compass_status = sensor_cal->compass.status;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800ae32:	4a46      	ldr	r2, [pc, #280]	; (800af4c <inv_generate_eMPL_outputs+0x148>)
 800ae34:	61d3      	str	r3, [r2, #28]
    
    /* Find the highest sample rate and tie sensor fusion timestamps to that one. */
    if (sensor_cal->gyro.status & INV_SENSOR_ON) {
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d004      	beq.n	800ae4c <inv_generate_eMPL_outputs+0x48>
        sr = sensor_cal->gyro.sample_rate_ms;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae46:	60bb      	str	r3, [r7, #8]
        use_sensor = 0;
 800ae48:	2300      	movs	r3, #0
 800ae4a:	60fb      	str	r3, [r7, #12]
    }
    if ((sensor_cal->accel.status & INV_SENSOR_ON) && (sr > sensor_cal->accel.sample_rate_ms)) {
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ae50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d009      	beq.n	800ae6c <inv_generate_eMPL_outputs+0x68>
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae5c:	68ba      	ldr	r2, [r7, #8]
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	dd04      	ble.n	800ae6c <inv_generate_eMPL_outputs+0x68>
        sr = sensor_cal->accel.sample_rate_ms;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae66:	60bb      	str	r3, [r7, #8]
        use_sensor = 1;
 800ae68:	2301      	movs	r3, #1
 800ae6a:	60fb      	str	r3, [r7, #12]
    }
    if ((sensor_cal->compass.status & INV_SENSOR_ON) && (sr > sensor_cal->compass.sample_rate_ms)) {
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800ae72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d00b      	beq.n	800ae92 <inv_generate_eMPL_outputs+0x8e>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800ae80:	68ba      	ldr	r2, [r7, #8]
 800ae82:	429a      	cmp	r2, r3
 800ae84:	dd05      	ble.n	800ae92 <inv_generate_eMPL_outputs+0x8e>
        sr = sensor_cal->compass.sample_rate_ms;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800ae8c:	60bb      	str	r3, [r7, #8]
        use_sensor = 2;
 800ae8e:	2302      	movs	r3, #2
 800ae90:	60fb      	str	r3, [r7, #12]
    }
    if ((sensor_cal->quat.status & INV_SENSOR_ON) && (sr > sensor_cal->quat.sample_rate_ms)) {
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800ae98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d00b      	beq.n	800aeb8 <inv_generate_eMPL_outputs+0xb4>
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800aea6:	68ba      	ldr	r2, [r7, #8]
 800aea8:	429a      	cmp	r2, r3
 800aeaa:	dd05      	ble.n	800aeb8 <inv_generate_eMPL_outputs+0xb4>
        sr = sensor_cal->quat.sample_rate_ms;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800aeb2:	60bb      	str	r3, [r7, #8]
        use_sensor = 3;
 800aeb4:	2303      	movs	r3, #3
 800aeb6:	60fb      	str	r3, [r7, #12]
    }

    switch (use_sensor) {
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	2b03      	cmp	r3, #3
 800aebc:	d02e      	beq.n	800af1c <inv_generate_eMPL_outputs+0x118>
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	2b03      	cmp	r3, #3
 800aec2:	dc05      	bgt.n	800aed0 <inv_generate_eMPL_outputs+0xcc>
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	2b01      	cmp	r3, #1
 800aec8:	d00e      	beq.n	800aee8 <inv_generate_eMPL_outputs+0xe4>
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	2b02      	cmp	r3, #2
 800aece:	d017      	beq.n	800af00 <inv_generate_eMPL_outputs+0xfc>
    default:
    case 0:
        eMPL_out.nine_axis_status = (sensor_cal->gyro.status & INV_NEW_DATA) ? 1 : 0;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aed4:	119b      	asrs	r3, r3, #6
 800aed6:	f003 0301 	and.w	r3, r3, #1
 800aeda:	4a1c      	ldr	r2, [pc, #112]	; (800af4c <inv_generate_eMPL_outputs+0x148>)
 800aedc:	6213      	str	r3, [r2, #32]
        eMPL_out.nine_axis_timestamp = sensor_cal->gyro.timestamp;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aee2:	4a1a      	ldr	r2, [pc, #104]	; (800af4c <inv_generate_eMPL_outputs+0x148>)
 800aee4:	6253      	str	r3, [r2, #36]	; 0x24
        break;
 800aee6:	e027      	b.n	800af38 <inv_generate_eMPL_outputs+0x134>
    case 1:
        eMPL_out.nine_axis_status = (sensor_cal->accel.status & INV_NEW_DATA) ? 1 : 0;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aeec:	119b      	asrs	r3, r3, #6
 800aeee:	f003 0301 	and.w	r3, r3, #1
 800aef2:	4a16      	ldr	r2, [pc, #88]	; (800af4c <inv_generate_eMPL_outputs+0x148>)
 800aef4:	6213      	str	r3, [r2, #32]
        eMPL_out.nine_axis_timestamp = sensor_cal->accel.timestamp;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aefa:	4a14      	ldr	r2, [pc, #80]	; (800af4c <inv_generate_eMPL_outputs+0x148>)
 800aefc:	6253      	str	r3, [r2, #36]	; 0x24
        break;
 800aefe:	e01b      	b.n	800af38 <inv_generate_eMPL_outputs+0x134>
    case 2:
        eMPL_out.nine_axis_status = (sensor_cal->compass.status & INV_NEW_DATA) ? 1 : 0;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800af06:	119b      	asrs	r3, r3, #6
 800af08:	f003 0301 	and.w	r3, r3, #1
 800af0c:	4a0f      	ldr	r2, [pc, #60]	; (800af4c <inv_generate_eMPL_outputs+0x148>)
 800af0e:	6213      	str	r3, [r2, #32]
        eMPL_out.nine_axis_timestamp = sensor_cal->compass.timestamp;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800af16:	4a0d      	ldr	r2, [pc, #52]	; (800af4c <inv_generate_eMPL_outputs+0x148>)
 800af18:	6253      	str	r3, [r2, #36]	; 0x24
        break;
 800af1a:	e00d      	b.n	800af38 <inv_generate_eMPL_outputs+0x134>
    case 3:
        eMPL_out.nine_axis_status = (sensor_cal->quat.status & INV_NEW_DATA) ? 1 : 0;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800af22:	119b      	asrs	r3, r3, #6
 800af24:	f003 0301 	and.w	r3, r3, #1
 800af28:	4a08      	ldr	r2, [pc, #32]	; (800af4c <inv_generate_eMPL_outputs+0x148>)
 800af2a:	6213      	str	r3, [r2, #32]
        eMPL_out.nine_axis_timestamp = sensor_cal->quat.timestamp;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800af32:	4a06      	ldr	r2, [pc, #24]	; (800af4c <inv_generate_eMPL_outputs+0x148>)
 800af34:	6253      	str	r3, [r2, #36]	; 0x24
        break;
 800af36:	bf00      	nop
    }
    
    
    return INV_SUCCESS;
 800af38:	2300      	movs	r3, #0
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	3710      	adds	r7, #16
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}
 800af42:	bf00      	nop
 800af44:	200005c4 	.word	0x200005c4
 800af48:	200005b0 	.word	0x200005b0
 800af4c:	200005a0 	.word	0x200005a0

0800af50 <inv_start_eMPL_outputs>:

static inv_error_t inv_start_eMPL_outputs(void)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	af00      	add	r7, sp, #0
    return inv_register_data_cb(inv_generate_eMPL_outputs,
 800af54:	2207      	movs	r2, #7
 800af56:	f44f 7161 	mov.w	r1, #900	; 0x384
 800af5a:	4803      	ldr	r0, [pc, #12]	; (800af68 <inv_start_eMPL_outputs+0x18>)
 800af5c:	f000 fab8 	bl	800b4d0 <inv_register_data_cb>
 800af60:	4603      	mov	r3, r0
        INV_PRIORITY_HAL_OUTPUTS, INV_GYRO_NEW | INV_ACCEL_NEW | INV_MAG_NEW);
}
 800af62:	4618      	mov	r0, r3
 800af64:	bd80      	pop	{r7, pc}
 800af66:	bf00      	nop
 800af68:	0800ae05 	.word	0x0800ae05

0800af6c <inv_init_eMPL_outputs>:
{
    return inv_unregister_data_cb(inv_generate_eMPL_outputs);
}

static inv_error_t inv_init_eMPL_outputs(void)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	af00      	add	r7, sp, #0
    memset(&eMPL_out, 0, sizeof(eMPL_out));
 800af70:	2228      	movs	r2, #40	; 0x28
 800af72:	2100      	movs	r1, #0
 800af74:	4802      	ldr	r0, [pc, #8]	; (800af80 <inv_init_eMPL_outputs+0x14>)
 800af76:	f001 ff4b 	bl	800ce10 <memset>
    return INV_SUCCESS;
 800af7a:	2300      	movs	r3, #0
}
 800af7c:	4618      	mov	r0, r3
 800af7e:	bd80      	pop	{r7, pc}
 800af80:	200005a0 	.word	0x200005a0

0800af84 <inv_enable_eMPL_outputs>:

/**
 *  @brief  Turns on creation and storage of HAL type results.
 */
inv_error_t inv_enable_eMPL_outputs(void)
{
 800af84:	b580      	push	{r7, lr}
 800af86:	b082      	sub	sp, #8
 800af88:	af00      	add	r7, sp, #0
    inv_error_t result;
    result = inv_init_eMPL_outputs();
 800af8a:	f7ff ffef 	bl	800af6c <inv_init_eMPL_outputs>
 800af8e:	6078      	str	r0, [r7, #4]
    if (result)
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d001      	beq.n	800af9a <inv_enable_eMPL_outputs+0x16>
        return result;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	e003      	b.n	800afa2 <inv_enable_eMPL_outputs+0x1e>
    return inv_register_mpl_start_notification(inv_start_eMPL_outputs);
 800af9a:	4804      	ldr	r0, [pc, #16]	; (800afac <inv_enable_eMPL_outputs+0x28>)
 800af9c:	f001 fe22 	bl	800cbe4 <inv_register_mpl_start_notification>
 800afa0:	4603      	mov	r3, r0
}
 800afa2:	4618      	mov	r0, r3
 800afa4:	3708      	adds	r7, #8
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}
 800afaa:	bf00      	nop
 800afac:	0800af51 	.word	0x0800af51

0800afb0 <inv_db_load_func>:
}
#endif

/** This function receives the data that was stored in non-volatile memory between power off */
static inv_error_t inv_db_load_func(const unsigned char *data)
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b082      	sub	sp, #8
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
    memcpy(&inv_data_builder.save, data, sizeof(inv_data_builder.save));
 800afb8:	2248      	movs	r2, #72	; 0x48
 800afba:	6879      	ldr	r1, [r7, #4]
 800afbc:	480f      	ldr	r0, [pc, #60]	; (800affc <inv_db_load_func+0x4c>)
 800afbe:	f001 feff 	bl	800cdc0 <memcpy>
    // copy in the saved accuracy in the actual sensors accuracy
    sensors.gyro.accuracy = inv_data_builder.save.gyro_accuracy;
 800afc2:	4b0f      	ldr	r3, [pc, #60]	; (800b000 <inv_db_load_func+0x50>)
 800afc4:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800afc8:	4a0e      	ldr	r2, [pc, #56]	; (800b004 <inv_db_load_func+0x54>)
 800afca:	6353      	str	r3, [r2, #52]	; 0x34
    sensors.accel.accuracy = inv_data_builder.save.accel_accuracy;
 800afcc:	4b0c      	ldr	r3, [pc, #48]	; (800b000 <inv_db_load_func+0x50>)
 800afce:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800afd2:	4a0c      	ldr	r2, [pc, #48]	; (800b004 <inv_db_load_func+0x54>)
 800afd4:	6793      	str	r3, [r2, #120]	; 0x78
    sensors.compass.accuracy = inv_data_builder.save.compass_accuracy;
 800afd6:	4b0a      	ldr	r3, [pc, #40]	; (800b000 <inv_db_load_func+0x50>)
 800afd8:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800afdc:	4a09      	ldr	r2, [pc, #36]	; (800b004 <inv_db_load_func+0x54>)
 800afde:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
    // TODO
    if (sensors.compass.accuracy == 3) {
 800afe2:	4b08      	ldr	r3, [pc, #32]	; (800b004 <inv_db_load_func+0x54>)
 800afe4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800afe8:	2b03      	cmp	r3, #3
 800afea:	d102      	bne.n	800aff2 <inv_db_load_func+0x42>
        inv_set_compass_bias_found(1);
 800afec:	2001      	movs	r0, #1
 800afee:	f001 fd6b 	bl	800cac8 <inv_set_compass_bias_found>
    }
    return INV_SUCCESS;
 800aff2:	2300      	movs	r3, #0
}
 800aff4:	4618      	mov	r0, r3
 800aff6:	3708      	adds	r7, #8
 800aff8:	46bd      	mov	sp, r7
 800affa:	bd80      	pop	{r7, pc}
 800affc:	200006bc 	.word	0x200006bc
 800b000:	200005c8 	.word	0x200005c8
 800b004:	20000708 	.word	0x20000708

0800b008 <inv_db_save_func>:

/** This function returns the data to be stored in non-volatile memory between power off */
static inv_error_t inv_db_save_func(unsigned char *data)
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b082      	sub	sp, #8
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
    memcpy(data, &inv_data_builder.save, sizeof(inv_data_builder.save));
 800b010:	2248      	movs	r2, #72	; 0x48
 800b012:	4904      	ldr	r1, [pc, #16]	; (800b024 <inv_db_save_func+0x1c>)
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	f001 fed3 	bl	800cdc0 <memcpy>
    return INV_SUCCESS;
 800b01a:	2300      	movs	r3, #0
}
 800b01c:	4618      	mov	r0, r3
 800b01e:	3708      	adds	r7, #8
 800b020:	46bd      	mov	sp, r7
 800b022:	bd80      	pop	{r7, pc}
 800b024:	200006bc 	.word	0x200006bc

0800b028 <inv_init_data_builder>:

/** Initialize the data builder
*/
inv_error_t inv_init_data_builder(void)
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	af00      	add	r7, sp, #0
    /* TODO: Hardcode temperature scale/offset here. */
    memset(&inv_data_builder, 0, sizeof(inv_data_builder));
 800b02c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800b030:	2100      	movs	r1, #0
 800b032:	480a      	ldr	r0, [pc, #40]	; (800b05c <inv_init_data_builder+0x34>)
 800b034:	f001 feec 	bl	800ce10 <memset>
    memset(&sensors, 0, sizeof(sensors));
 800b038:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800b03c:	2100      	movs	r1, #0
 800b03e:	4808      	ldr	r0, [pc, #32]	; (800b060 <inv_init_data_builder+0x38>)
 800b040:	f001 fee6 	bl	800ce10 <memset>

    // disable the soft iron transform process
    inv_reset_compass_soft_iron_matrix();
 800b044:	f000 fb9a 	bl	800b77c <inv_reset_compass_soft_iron_matrix>

    return inv_register_load_store(inv_db_load_func, inv_db_save_func,
 800b048:	f24d 0393 	movw	r3, #53395	; 0xd093
 800b04c:	2248      	movs	r2, #72	; 0x48
 800b04e:	4905      	ldr	r1, [pc, #20]	; (800b064 <inv_init_data_builder+0x3c>)
 800b050:	4805      	ldr	r0, [pc, #20]	; (800b068 <inv_init_data_builder+0x40>)
 800b052:	f001 fe1d 	bl	800cc90 <inv_register_load_store>
 800b056:	4603      	mov	r3, r0
                                   sizeof(inv_data_builder.save),
                                   INV_DB_SAVE_KEY);
}
 800b058:	4618      	mov	r0, r3
 800b05a:	bd80      	pop	{r7, pc}
 800b05c:	200005c8 	.word	0x200005c8
 800b060:	20000708 	.word	0x20000708
 800b064:	0800b009 	.word	0x0800b009
 800b068:	0800afb1 	.word	0x0800afb1

0800b06c <set_sensor_orientation_and_scale>:
* @param[in] sensitivity A Scale factor to convert from hardware units to
*            standard units (dps, uT, g).
*/
void set_sensor_orientation_and_scale(struct inv_single_sensor_t *sensor,
                                 int orientation, long sensitivity)
{
 800b06c:	b480      	push	{r7}
 800b06e:	b085      	sub	sp, #20
 800b070:	af00      	add	r7, sp, #0
 800b072:	60f8      	str	r0, [r7, #12]
 800b074:	60b9      	str	r1, [r7, #8]
 800b076:	607a      	str	r2, [r7, #4]
    sensor->sensitivity = sensitivity;
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	687a      	ldr	r2, [r7, #4]
 800b07c:	625a      	str	r2, [r3, #36]	; 0x24
    sensor->orientation = orientation;
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	68ba      	ldr	r2, [r7, #8]
 800b082:	601a      	str	r2, [r3, #0]
}
 800b084:	bf00      	nop
 800b086:	3714      	adds	r7, #20
 800b088:	46bd      	mov	sp, r7
 800b08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b08e:	4770      	bx	lr

0800b090 <inv_set_gyro_orientation_and_scale>:
* @param[in] sensitivity A scale factor to convert device units to degrees per second scaled by 2^16
*            such that degrees_per_second  = device_units * sensitivity / 2^30. Typically
*            it works out to be the maximum rate * 2^15.
*/
void inv_set_gyro_orientation_and_scale(int orientation, long sensitivity)
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b082      	sub	sp, #8
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
 800b098:	6039      	str	r1, [r7, #0]
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&orientation, sizeof(orientation), 1, inv_data_builder.file);
        fwrite(&sensitivity, sizeof(sensitivity), 1, inv_data_builder.file);
    }
#endif
    set_sensor_orientation_and_scale(&sensors.gyro, orientation,
 800b09a:	683a      	ldr	r2, [r7, #0]
 800b09c:	6879      	ldr	r1, [r7, #4]
 800b09e:	4803      	ldr	r0, [pc, #12]	; (800b0ac <inv_set_gyro_orientation_and_scale+0x1c>)
 800b0a0:	f7ff ffe4 	bl	800b06c <set_sensor_orientation_and_scale>
                                     sensitivity);
}
 800b0a4:	bf00      	nop
 800b0a6:	3708      	adds	r7, #8
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	bd80      	pop	{r7, pc}
 800b0ac:	20000708 	.word	0x20000708

0800b0b0 <inv_set_gyro_sample_rate>:

/** Set Gyro Sample rate in micro seconds.
* @param[in] sample_rate_us Set Gyro Sample rate in us
*/
void inv_set_gyro_sample_rate(long sample_rate_us)
{
 800b0b0:	b480      	push	{r7}
 800b0b2:	b083      	sub	sp, #12
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]
        int type = PLAYBACK_DBG_TYPE_G_SAMPLE_RATE;
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&sample_rate_us, sizeof(sample_rate_us), 1, inv_data_builder.file);
    }
#endif
    sensors.gyro.sample_rate_us = sample_rate_us;
 800b0b8:	4a0d      	ldr	r2, [pc, #52]	; (800b0f0 <inv_set_gyro_sample_rate+0x40>)
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	6293      	str	r3, [r2, #40]	; 0x28
    sensors.gyro.sample_rate_ms = sample_rate_us / 1000;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	4a0c      	ldr	r2, [pc, #48]	; (800b0f4 <inv_set_gyro_sample_rate+0x44>)
 800b0c2:	fb82 1203 	smull	r1, r2, r2, r3
 800b0c6:	1192      	asrs	r2, r2, #6
 800b0c8:	17db      	asrs	r3, r3, #31
 800b0ca:	1ad3      	subs	r3, r2, r3
 800b0cc:	4a08      	ldr	r2, [pc, #32]	; (800b0f0 <inv_set_gyro_sample_rate+0x40>)
 800b0ce:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (sensors.gyro.bandwidth == 0) {
 800b0d0:	4b07      	ldr	r3, [pc, #28]	; (800b0f0 <inv_set_gyro_sample_rate+0x40>)
 800b0d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d105      	bne.n	800b0e4 <inv_set_gyro_sample_rate+0x34>
        sensors.gyro.bandwidth = (int)(1000000L / sample_rate_us);
 800b0d8:	4a07      	ldr	r2, [pc, #28]	; (800b0f8 <inv_set_gyro_sample_rate+0x48>)
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	fb92 f3f3 	sdiv	r3, r2, r3
 800b0e0:	4a03      	ldr	r2, [pc, #12]	; (800b0f0 <inv_set_gyro_sample_rate+0x40>)
 800b0e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
}
 800b0e4:	bf00      	nop
 800b0e6:	370c      	adds	r7, #12
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ee:	4770      	bx	lr
 800b0f0:	20000708 	.word	0x20000708
 800b0f4:	10624dd3 	.word	0x10624dd3
 800b0f8:	000f4240 	.word	0x000f4240

0800b0fc <inv_set_accel_sample_rate>:

/** Set Accel Sample rate in micro seconds.
* @param[in] sample_rate_us Set Accel Sample rate in us
*/
void inv_set_accel_sample_rate(long sample_rate_us)
{
 800b0fc:	b480      	push	{r7}
 800b0fe:	b083      	sub	sp, #12
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
        int type = PLAYBACK_DBG_TYPE_A_SAMPLE_RATE;
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&sample_rate_us, sizeof(sample_rate_us), 1, inv_data_builder.file);
    }
#endif
    sensors.accel.sample_rate_us = sample_rate_us;
 800b104:	4a0e      	ldr	r2, [pc, #56]	; (800b140 <inv_set_accel_sample_rate+0x44>)
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	66d3      	str	r3, [r2, #108]	; 0x6c
    sensors.accel.sample_rate_ms = sample_rate_us / 1000;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	4a0d      	ldr	r2, [pc, #52]	; (800b144 <inv_set_accel_sample_rate+0x48>)
 800b10e:	fb82 1203 	smull	r1, r2, r2, r3
 800b112:	1192      	asrs	r2, r2, #6
 800b114:	17db      	asrs	r3, r3, #31
 800b116:	1ad3      	subs	r3, r2, r3
 800b118:	4a09      	ldr	r2, [pc, #36]	; (800b140 <inv_set_accel_sample_rate+0x44>)
 800b11a:	6713      	str	r3, [r2, #112]	; 0x70
    if (sensors.accel.bandwidth == 0) {
 800b11c:	4b08      	ldr	r3, [pc, #32]	; (800b140 <inv_set_accel_sample_rate+0x44>)
 800b11e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b122:	2b00      	cmp	r3, #0
 800b124:	d106      	bne.n	800b134 <inv_set_accel_sample_rate+0x38>
        sensors.accel.bandwidth = (int)(1000000L / sample_rate_us);
 800b126:	4a08      	ldr	r2, [pc, #32]	; (800b148 <inv_set_accel_sample_rate+0x4c>)
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	fb92 f3f3 	sdiv	r3, r2, r3
 800b12e:	4a04      	ldr	r2, [pc, #16]	; (800b140 <inv_set_accel_sample_rate+0x44>)
 800b130:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }
}
 800b134:	bf00      	nop
 800b136:	370c      	adds	r7, #12
 800b138:	46bd      	mov	sp, r7
 800b13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13e:	4770      	bx	lr
 800b140:	20000708 	.word	0x20000708
 800b144:	10624dd3 	.word	0x10624dd3
 800b148:	000f4240 	.word	0x000f4240

0800b14c <inv_get_compass_on>:

/** Helper function stating whether the compass is on or off.
 * @return TRUE if compass if on, 0 if compass if off
*/
int inv_get_compass_on()
{
 800b14c:	b480      	push	{r7}
 800b14e:	af00      	add	r7, sp, #0
    return (sensors.compass.status & INV_SENSOR_ON) == INV_SENSOR_ON;
 800b150:	4b07      	ldr	r3, [pc, #28]	; (800b170 <inv_get_compass_on+0x24>)
 800b152:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800b156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	bf14      	ite	ne
 800b15e:	2301      	movne	r3, #1
 800b160:	2300      	moveq	r3, #0
 800b162:	b2db      	uxtb	r3, r3
}
 800b164:	4618      	mov	r0, r3
 800b166:	46bd      	mov	sp, r7
 800b168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16c:	4770      	bx	lr
 800b16e:	bf00      	nop
 800b170:	20000708 	.word	0x20000708

0800b174 <inv_get_gyro_on>:

/** Helper function stating whether the gyro is on or off.
 * @return TRUE if gyro if on, 0 if gyro if off
*/
int inv_get_gyro_on()
{
 800b174:	b480      	push	{r7}
 800b176:	af00      	add	r7, sp, #0
    return (sensors.gyro.status & INV_SENSOR_ON) == INV_SENSOR_ON;
 800b178:	4b06      	ldr	r3, [pc, #24]	; (800b194 <inv_get_gyro_on+0x20>)
 800b17a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b17c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b180:	2b00      	cmp	r3, #0
 800b182:	bf14      	ite	ne
 800b184:	2301      	movne	r3, #1
 800b186:	2300      	moveq	r3, #0
 800b188:	b2db      	uxtb	r3, r3
}
 800b18a:	4618      	mov	r0, r3
 800b18c:	46bd      	mov	sp, r7
 800b18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b192:	4770      	bx	lr
 800b194:	20000708 	.word	0x20000708

0800b198 <inv_get_accel_on>:

/** Helper function stating whether the acceleromter is on or off.
 * @return TRUE if accel if on, 0 if accel if off
*/
int inv_get_accel_on()
{
 800b198:	b480      	push	{r7}
 800b19a:	af00      	add	r7, sp, #0
    return (sensors.accel.status & INV_SENSOR_ON) == INV_SENSOR_ON;
 800b19c:	4b06      	ldr	r3, [pc, #24]	; (800b1b8 <inv_get_accel_on+0x20>)
 800b19e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b1a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	bf14      	ite	ne
 800b1a8:	2301      	movne	r3, #1
 800b1aa:	2300      	moveq	r3, #0
 800b1ac:	b2db      	uxtb	r3, r3
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b6:	4770      	bx	lr
 800b1b8:	20000708 	.word	0x20000708

0800b1bc <inv_get_last_timestamp>:
/** Get last timestamp across all 3 sensors that are on.
* This find out which timestamp has the largest value for sensors that are on.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_time_t inv_get_last_timestamp()
{
 800b1bc:	b480      	push	{r7}
 800b1be:	b083      	sub	sp, #12
 800b1c0:	af00      	add	r7, sp, #0
    inv_time_t timestamp = 0;
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	607b      	str	r3, [r7, #4]
    if (sensors.accel.status & INV_SENSOR_ON) {
 800b1c6:	4b20      	ldr	r3, [pc, #128]	; (800b248 <inv_get_last_timestamp+0x8c>)
 800b1c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b1ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d002      	beq.n	800b1d8 <inv_get_last_timestamp+0x1c>
        timestamp = sensors.accel.timestamp;
 800b1d2:	4b1d      	ldr	r3, [pc, #116]	; (800b248 <inv_get_last_timestamp+0x8c>)
 800b1d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b1d6:	607b      	str	r3, [r7, #4]
    }
    if (sensors.gyro.status & INV_SENSOR_ON) {
 800b1d8:	4b1b      	ldr	r3, [pc, #108]	; (800b248 <inv_get_last_timestamp+0x8c>)
 800b1da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d007      	beq.n	800b1f4 <inv_get_last_timestamp+0x38>
        if (timestamp < sensors.gyro.timestamp) {
 800b1e4:	4b18      	ldr	r3, [pc, #96]	; (800b248 <inv_get_last_timestamp+0x8c>)
 800b1e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1e8:	687a      	ldr	r2, [r7, #4]
 800b1ea:	429a      	cmp	r2, r3
 800b1ec:	d202      	bcs.n	800b1f4 <inv_get_last_timestamp+0x38>
            timestamp = sensors.gyro.timestamp;
 800b1ee:	4b16      	ldr	r3, [pc, #88]	; (800b248 <inv_get_last_timestamp+0x8c>)
 800b1f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1f2:	607b      	str	r3, [r7, #4]
        }
    }
    if (sensors.compass.status & INV_SENSOR_ON) {
 800b1f4:	4b14      	ldr	r3, [pc, #80]	; (800b248 <inv_get_last_timestamp+0x8c>)
 800b1f6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800b1fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d009      	beq.n	800b216 <inv_get_last_timestamp+0x5a>
        if (timestamp < sensors.compass.timestamp) {
 800b202:	4b11      	ldr	r3, [pc, #68]	; (800b248 <inv_get_last_timestamp+0x8c>)
 800b204:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800b208:	687a      	ldr	r2, [r7, #4]
 800b20a:	429a      	cmp	r2, r3
 800b20c:	d203      	bcs.n	800b216 <inv_get_last_timestamp+0x5a>
            timestamp = sensors.compass.timestamp;
 800b20e:	4b0e      	ldr	r3, [pc, #56]	; (800b248 <inv_get_last_timestamp+0x8c>)
 800b210:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800b214:	607b      	str	r3, [r7, #4]
        }
    }
    if (sensors.temp.status & INV_SENSOR_ON) {
 800b216:	4b0c      	ldr	r3, [pc, #48]	; (800b248 <inv_get_last_timestamp+0x8c>)
 800b218:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800b21c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b220:	2b00      	cmp	r3, #0
 800b222:	d009      	beq.n	800b238 <inv_get_last_timestamp+0x7c>
        if (timestamp < sensors.temp.timestamp)
 800b224:	4b08      	ldr	r3, [pc, #32]	; (800b248 <inv_get_last_timestamp+0x8c>)
 800b226:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800b22a:	687a      	ldr	r2, [r7, #4]
 800b22c:	429a      	cmp	r2, r3
 800b22e:	d203      	bcs.n	800b238 <inv_get_last_timestamp+0x7c>
            timestamp = sensors.temp.timestamp;
 800b230:	4b05      	ldr	r3, [pc, #20]	; (800b248 <inv_get_last_timestamp+0x8c>)
 800b232:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800b236:	607b      	str	r3, [r7, #4]
    }
    return timestamp;
 800b238:	687b      	ldr	r3, [r7, #4]
}
 800b23a:	4618      	mov	r0, r3
 800b23c:	370c      	adds	r7, #12
 800b23e:	46bd      	mov	sp, r7
 800b240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b244:	4770      	bx	lr
 800b246:	bf00      	nop
 800b248:	20000708 	.word	0x20000708

0800b24c <inv_set_accel_orientation_and_scale>:
* @param[in] sensitivity A scale factor to convert device units to g's
*            such that g's = device_units * sensitivity / 2^30. Typically
*            it works out to be the maximum g_value * 2^15.
*/
void inv_set_accel_orientation_and_scale(int orientation, long sensitivity)
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b082      	sub	sp, #8
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
 800b254:	6039      	str	r1, [r7, #0]
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&orientation, sizeof(orientation), 1, inv_data_builder.file);
        fwrite(&sensitivity, sizeof(sensitivity), 1, inv_data_builder.file);
    }
#endif
    set_sensor_orientation_and_scale(&sensors.accel, orientation,
 800b256:	683a      	ldr	r2, [r7, #0]
 800b258:	6879      	ldr	r1, [r7, #4]
 800b25a:	4803      	ldr	r0, [pc, #12]	; (800b268 <inv_set_accel_orientation_and_scale+0x1c>)
 800b25c:	f7ff ff06 	bl	800b06c <set_sensor_orientation_and_scale>
                                     sensitivity);
}
 800b260:	bf00      	nop
 800b262:	3708      	adds	r7, #8
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}
 800b268:	2000074c 	.word	0x2000074c

0800b26c <inv_apply_calibration>:
* @param[in,out] sensor structure to modify
* @param[in] bias bias in the mounting frame, in hardware units scaled by
*                 2^16. Length 3.
*/
void inv_apply_calibration(struct inv_single_sensor_t *sensor, const long *bias)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b086      	sub	sp, #24
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
 800b274:	6039      	str	r1, [r7, #0]
    long raw32[3];

    // Convert raw to calibrated
    raw32[0] = (long)sensor->raw[0] << 15;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b27c:	03db      	lsls	r3, r3, #15
 800b27e:	60fb      	str	r3, [r7, #12]
    raw32[1] = (long)sensor->raw[1] << 15;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800b286:	03db      	lsls	r3, r3, #15
 800b288:	613b      	str	r3, [r7, #16]
    raw32[2] = (long)sensor->raw[2] << 15;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b290:	03db      	lsls	r3, r3, #15
 800b292:	617b      	str	r3, [r7, #20]

    inv_convert_to_body_with_scale(sensor->orientation, sensor->sensitivity << 1, raw32, sensor->raw_scaled);
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	b298      	uxth	r0, r3
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b29e:	0059      	lsls	r1, r3, #1
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	330c      	adds	r3, #12
 800b2a4:	f107 020c 	add.w	r2, r7, #12
 800b2a8:	f001 f96a 	bl	800c580 <inv_convert_to_body_with_scale>

    raw32[0] -= bias[0] >> 1;
 800b2ac:	68fa      	ldr	r2, [r7, #12]
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	105b      	asrs	r3, r3, #1
 800b2b4:	1ad3      	subs	r3, r2, r3
 800b2b6:	60fb      	str	r3, [r7, #12]
    raw32[1] -= bias[1] >> 1;
 800b2b8:	693a      	ldr	r2, [r7, #16]
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	3304      	adds	r3, #4
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	105b      	asrs	r3, r3, #1
 800b2c2:	1ad3      	subs	r3, r2, r3
 800b2c4:	613b      	str	r3, [r7, #16]
    raw32[2] -= bias[2] >> 1;
 800b2c6:	697a      	ldr	r2, [r7, #20]
 800b2c8:	683b      	ldr	r3, [r7, #0]
 800b2ca:	3308      	adds	r3, #8
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	105b      	asrs	r3, r3, #1
 800b2d0:	1ad3      	subs	r3, r2, r3
 800b2d2:	617b      	str	r3, [r7, #20]

    inv_convert_to_body_with_scale(sensor->orientation, sensor->sensitivity << 1, raw32, sensor->calibrated);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	b298      	uxth	r0, r3
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2de:	0059      	lsls	r1, r3, #1
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	3318      	adds	r3, #24
 800b2e4:	f107 020c 	add.w	r2, r7, #12
 800b2e8:	f001 f94a 	bl	800c580 <inv_convert_to_body_with_scale>

    sensor->status |= INV_CALIBRATED;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2f0:	f043 0220 	orr.w	r2, r3, #32
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b2f8:	bf00      	nop
 800b2fa:	3718      	adds	r7, #24
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	bd80      	pop	{r7, pc}

0800b300 <inv_set_compass_disturbance>:

/** Set the state of a compass disturbance
* @param[in] dist 1=disturbance, 0=no disturbance
*/
void inv_set_compass_disturbance(int dist)
{
 800b300:	b480      	push	{r7}
 800b302:	b083      	sub	sp, #12
 800b304:	af00      	add	r7, sp, #0
 800b306:	6078      	str	r0, [r7, #4]
    inv_data_builder.compass_disturbance = dist;
 800b308:	4a04      	ldr	r2, [pc, #16]	; (800b31c <inv_set_compass_disturbance+0x1c>)
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	f8c2 313c 	str.w	r3, [r2, #316]	; 0x13c
}
 800b310:	bf00      	nop
 800b312:	370c      	adds	r7, #12
 800b314:	46bd      	mov	sp, r7
 800b316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31a:	4770      	bx	lr
 800b31c:	200005c8 	.word	0x200005c8

0800b320 <inv_set_accel_bias>:
/** Sets the accel bias.
* @param[in] bias Accel bias, length 3. In HW units scaled by 2^16 in body frame
* @param[in] accuracy Accuracy rating from 0 to 3, with 3 being most accurate.
*/
void inv_set_accel_bias(const long *bias, int accuracy)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b082      	sub	sp, #8
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
 800b328:	6039      	str	r1, [r7, #0]
    if (bias) {
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d010      	beq.n	800b352 <inv_set_accel_bias+0x32>
        if (memcmp(inv_data_builder.save.accel_bias, bias, sizeof(inv_data_builder.save.accel_bias))) {
 800b330:	220c      	movs	r2, #12
 800b332:	6879      	ldr	r1, [r7, #4]
 800b334:	480f      	ldr	r0, [pc, #60]	; (800b374 <inv_set_accel_bias+0x54>)
 800b336:	f001 fd35 	bl	800cda4 <memcmp>
 800b33a:	4603      	mov	r3, r0
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d008      	beq.n	800b352 <inv_set_accel_bias+0x32>
            memcpy(inv_data_builder.save.accel_bias, bias, sizeof(inv_data_builder.save.accel_bias));
 800b340:	220c      	movs	r2, #12
 800b342:	6879      	ldr	r1, [r7, #4]
 800b344:	480b      	ldr	r0, [pc, #44]	; (800b374 <inv_set_accel_bias+0x54>)
 800b346:	f001 fd3b 	bl	800cdc0 <memcpy>
            inv_apply_calibration(&sensors.accel, inv_data_builder.save.accel_bias);
 800b34a:	490a      	ldr	r1, [pc, #40]	; (800b374 <inv_set_accel_bias+0x54>)
 800b34c:	480a      	ldr	r0, [pc, #40]	; (800b378 <inv_set_accel_bias+0x58>)
 800b34e:	f7ff ff8d 	bl	800b26c <inv_apply_calibration>
        }
    }
    sensors.accel.accuracy = accuracy;
 800b352:	4a0a      	ldr	r2, [pc, #40]	; (800b37c <inv_set_accel_bias+0x5c>)
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	6793      	str	r3, [r2, #120]	; 0x78
    inv_data_builder.save.accel_accuracy = accuracy;
 800b358:	4a09      	ldr	r2, [pc, #36]	; (800b380 <inv_set_accel_bias+0x60>)
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
    inv_set_message(INV_MSG_NEW_AB_EVENT, INV_MSG_NEW_AB_EVENT, 0);
 800b360:	2200      	movs	r2, #0
 800b362:	2110      	movs	r1, #16
 800b364:	2010      	movs	r0, #16
 800b366:	f000 fa57 	bl	800b818 <inv_set_message>
}
 800b36a:	bf00      	nop
 800b36c:	3708      	adds	r7, #8
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}
 800b372:	bf00      	nop
 800b374:	200006dc 	.word	0x200006dc
 800b378:	2000074c 	.word	0x2000074c
 800b37c:	20000708 	.word	0x20000708
 800b380:	200005c8 	.word	0x200005c8

0800b384 <inv_set_gyro_bias>:
* @param[in] bias Gyro bias in hardware units scaled by 2^16. In chip mounting frame.
*            Length 3.
* @param[in] accuracy Accuracy of bias. 0 = least accurate, 3 = most accurate.
*/
void inv_set_gyro_bias(const long *bias, int accuracy)
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b082      	sub	sp, #8
 800b388:	af00      	add	r7, sp, #0
 800b38a:	6078      	str	r0, [r7, #4]
 800b38c:	6039      	str	r1, [r7, #0]
    if (bias != NULL) {
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d010      	beq.n	800b3b6 <inv_set_gyro_bias+0x32>
        if (memcmp(inv_data_builder.save.gyro_bias, bias, sizeof(inv_data_builder.save.gyro_bias))) {
 800b394:	220c      	movs	r2, #12
 800b396:	6879      	ldr	r1, [r7, #4]
 800b398:	4819      	ldr	r0, [pc, #100]	; (800b400 <inv_set_gyro_bias+0x7c>)
 800b39a:	f001 fd03 	bl	800cda4 <memcmp>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d008      	beq.n	800b3b6 <inv_set_gyro_bias+0x32>
            memcpy(inv_data_builder.save.gyro_bias, bias, sizeof(inv_data_builder.save.gyro_bias));
 800b3a4:	220c      	movs	r2, #12
 800b3a6:	6879      	ldr	r1, [r7, #4]
 800b3a8:	4815      	ldr	r0, [pc, #84]	; (800b400 <inv_set_gyro_bias+0x7c>)
 800b3aa:	f001 fd09 	bl	800cdc0 <memcpy>
            inv_apply_calibration(&sensors.gyro, inv_data_builder.save.gyro_bias);
 800b3ae:	4914      	ldr	r1, [pc, #80]	; (800b400 <inv_set_gyro_bias+0x7c>)
 800b3b0:	4814      	ldr	r0, [pc, #80]	; (800b404 <inv_set_gyro_bias+0x80>)
 800b3b2:	f7ff ff5b 	bl	800b26c <inv_apply_calibration>
        }
    }
    sensors.gyro.accuracy = accuracy;
 800b3b6:	4a13      	ldr	r2, [pc, #76]	; (800b404 <inv_set_gyro_bias+0x80>)
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	6353      	str	r3, [r2, #52]	; 0x34
    inv_data_builder.save.gyro_accuracy = accuracy;
 800b3bc:	4a12      	ldr	r2, [pc, #72]	; (800b408 <inv_set_gyro_bias+0x84>)
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

    /* TODO: What should we do if there's no temperature data? */
    if (sensors.temp.calibrated[0])
 800b3c4:	4b0f      	ldr	r3, [pc, #60]	; (800b404 <inv_set_gyro_bias+0x80>)
 800b3c6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d006      	beq.n	800b3dc <inv_set_gyro_bias+0x58>
        inv_data_builder.save.gyro_temp = sensors.temp.calibrated[0];
 800b3ce:	4b0d      	ldr	r3, [pc, #52]	; (800b404 <inv_set_gyro_bias+0x80>)
 800b3d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b3d4:	4a0c      	ldr	r2, [pc, #48]	; (800b408 <inv_set_gyro_bias+0x84>)
 800b3d6:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 800b3da:	e004      	b.n	800b3e6 <inv_set_gyro_bias+0x62>
    else
        /* Set to 27 deg C for now until we've got a better solution. */
        inv_data_builder.save.gyro_temp = 1769472L;
 800b3dc:	4b0a      	ldr	r3, [pc, #40]	; (800b408 <inv_set_gyro_bias+0x84>)
 800b3de:	f44f 12d8 	mov.w	r2, #1769472	; 0x1b0000
 800b3e2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    inv_set_message(INV_MSG_NEW_GB_EVENT, INV_MSG_NEW_GB_EVENT, 0);
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	2104      	movs	r1, #4
 800b3ea:	2004      	movs	r0, #4
 800b3ec:	f000 fa14 	bl	800b818 <inv_set_message>

    /* TODO: this flag works around the synchronization problem seen with using
       the user-exposed message layer to signal the temperature compensation
       module that gyro biases were set.
       A better, cleaner method is certainly needed. */
    inv_data_builder.save.gyro_bias_tc_set = true;
 800b3f0:	4b05      	ldr	r3, [pc, #20]	; (800b408 <inv_set_gyro_bias+0x84>)
 800b3f2:	2201      	movs	r2, #1
 800b3f4:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
}
 800b3f8:	bf00      	nop
 800b3fa:	3708      	adds	r7, #8
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	bd80      	pop	{r7, pc}
 800b400:	200006c8 	.word	0x200006c8
 800b404:	20000708 	.word	0x20000708
 800b408:	200005c8 	.word	0x200005c8

0800b40c <inv_get_gyro_bias_tc_set>:
 *          The flag clear automatically after is read.
 *  @return true if the flag was set, indicating gyro biases were set.
 *          false if the flag was not set.
 */
int inv_get_gyro_bias_tc_set(void)
{
 800b40c:	b480      	push	{r7}
 800b40e:	b083      	sub	sp, #12
 800b410:	af00      	add	r7, sp, #0
    int flag = (inv_data_builder.save.gyro_bias_tc_set == true);
 800b412:	4b0a      	ldr	r3, [pc, #40]	; (800b43c <inv_get_gyro_bias_tc_set+0x30>)
 800b414:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800b418:	2b01      	cmp	r3, #1
 800b41a:	bf0c      	ite	eq
 800b41c:	2301      	moveq	r3, #1
 800b41e:	2300      	movne	r3, #0
 800b420:	b2db      	uxtb	r3, r3
 800b422:	607b      	str	r3, [r7, #4]
    inv_data_builder.save.gyro_bias_tc_set = false;
 800b424:	4b05      	ldr	r3, [pc, #20]	; (800b43c <inv_get_gyro_bias_tc_set+0x30>)
 800b426:	2200      	movs	r2, #0
 800b428:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    return flag;
 800b42c:	687b      	ldr	r3, [r7, #4]
}
 800b42e:	4618      	mov	r0, r3
 800b430:	370c      	adds	r7, #12
 800b432:	46bd      	mov	sp, r7
 800b434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b438:	4770      	bx	lr
 800b43a:	bf00      	nop
 800b43c:	200005c8 	.word	0x200005c8

0800b440 <inv_get_gyro_bias>:
 *              Length 3.
 *  @param[in] temp
 *              Tempearature in degrees C.
 */
void inv_get_gyro_bias(long *bias, long *temp)
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b082      	sub	sp, #8
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
 800b448:	6039      	str	r1, [r7, #0]
    if (bias != NULL)
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d004      	beq.n	800b45a <inv_get_gyro_bias+0x1a>
        memcpy(bias, inv_data_builder.save.gyro_bias,
 800b450:	220c      	movs	r2, #12
 800b452:	4908      	ldr	r1, [pc, #32]	; (800b474 <inv_get_gyro_bias+0x34>)
 800b454:	6878      	ldr	r0, [r7, #4]
 800b456:	f001 fcb3 	bl	800cdc0 <memcpy>
               sizeof(inv_data_builder.save.gyro_bias));
    if (temp != NULL)
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d004      	beq.n	800b46a <inv_get_gyro_bias+0x2a>
        temp[0] = inv_data_builder.save.gyro_temp;
 800b460:	4b05      	ldr	r3, [pc, #20]	; (800b478 <inv_get_gyro_bias+0x38>)
 800b462:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	601a      	str	r2, [r3, #0]
}
 800b46a:	bf00      	nop
 800b46c:	3708      	adds	r7, #8
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}
 800b472:	bf00      	nop
 800b474:	200006c8 	.word	0x200006c8
 800b478:	200005c8 	.word	0x200005c8

0800b47c <inv_build_quat>:
*                         nanoseconds.
* @param[out] executed Set to 1 if data processing was done.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_build_quat(const long *quat, int status, inv_time_t timestamp)
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b084      	sub	sp, #16
 800b480:	af00      	add	r7, sp, #0
 800b482:	60f8      	str	r0, [r7, #12]
 800b484:	60b9      	str	r1, [r7, #8]
 800b486:	607a      	str	r2, [r7, #4]
        fwrite(quat, sizeof(quat[0]), 4, inv_data_builder.file);
        fwrite(&timestamp, sizeof(timestamp), 1, inv_data_builder.file);
    }
#endif
    
    memcpy(sensors.quat.raw, quat, sizeof(sensors.quat.raw));
 800b488:	2210      	movs	r2, #16
 800b48a:	68f9      	ldr	r1, [r7, #12]
 800b48c:	480e      	ldr	r0, [pc, #56]	; (800b4c8 <inv_build_quat+0x4c>)
 800b48e:	f001 fc97 	bl	800cdc0 <memcpy>
    sensors.quat.timestamp = timestamp;
 800b492:	4a0e      	ldr	r2, [pc, #56]	; (800b4cc <inv_build_quat+0x50>)
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    sensors.quat.status |= INV_NEW_DATA | INV_RAW_DATA | INV_SENSOR_ON;
 800b49a:	4b0c      	ldr	r3, [pc, #48]	; (800b4cc <inv_build_quat+0x50>)
 800b49c:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800b4a0:	f443 73e0 	orr.w	r3, r3, #448	; 0x1c0
 800b4a4:	4a09      	ldr	r2, [pc, #36]	; (800b4cc <inv_build_quat+0x50>)
 800b4a6:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
    sensors.quat.status |= (INV_BIAS_APPLIED & status);
 800b4aa:	4b08      	ldr	r3, [pc, #32]	; (800b4cc <inv_build_quat+0x50>)
 800b4ac:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b4b6:	4313      	orrs	r3, r2
 800b4b8:	4a04      	ldr	r2, [pc, #16]	; (800b4cc <inv_build_quat+0x50>)
 800b4ba:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120

    return INV_SUCCESS;
 800b4be:	2300      	movs	r3, #0
}
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	3710      	adds	r7, #16
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	bd80      	pop	{r7, pc}
 800b4c8:	20000818 	.word	0x20000818
 800b4cc:	20000708 	.word	0x20000708

0800b4d0 <inv_register_data_cb>:
*            callback would be generated if there was new magnetomer data OR new accel data.
*/
inv_error_t inv_register_data_cb(
    inv_error_t (*func)(struct inv_sensor_cal_t *data),
    int priority, int sensor_type)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b088      	sub	sp, #32
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	60f8      	str	r0, [r7, #12]
 800b4d8:	60b9      	str	r1, [r7, #8]
 800b4da:	607a      	str	r2, [r7, #4]
    inv_error_t result = INV_SUCCESS;
 800b4dc:	2300      	movs	r3, #0
 800b4de:	61fb      	str	r3, [r7, #28]
    int kk, nn;

    // Make sure we haven't registered this function already
    // Or used the same priority
    for (kk = 0; kk < inv_data_builder.num_cb; ++kk) {
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	61bb      	str	r3, [r7, #24]
 800b4e4:	e01c      	b.n	800b520 <inv_register_data_cb+0x50>
        if ((inv_data_builder.process[kk].func == func) ||
 800b4e6:	494a      	ldr	r1, [pc, #296]	; (800b610 <inv_register_data_cb+0x140>)
 800b4e8:	69ba      	ldr	r2, [r7, #24]
 800b4ea:	4613      	mov	r3, r2
 800b4ec:	005b      	lsls	r3, r3, #1
 800b4ee:	4413      	add	r3, r2
 800b4f0:	009b      	lsls	r3, r3, #2
 800b4f2:	440b      	add	r3, r1
 800b4f4:	3304      	adds	r3, #4
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	68fa      	ldr	r2, [r7, #12]
 800b4fa:	429a      	cmp	r2, r3
 800b4fc:	d00b      	beq.n	800b516 <inv_register_data_cb+0x46>
                (inv_data_builder.process[kk].priority == priority)) {
 800b4fe:	4944      	ldr	r1, [pc, #272]	; (800b610 <inv_register_data_cb+0x140>)
 800b500:	69ba      	ldr	r2, [r7, #24]
 800b502:	4613      	mov	r3, r2
 800b504:	005b      	lsls	r3, r3, #1
 800b506:	4413      	add	r3, r2
 800b508:	009b      	lsls	r3, r3, #2
 800b50a:	440b      	add	r3, r1
 800b50c:	3308      	adds	r3, #8
 800b50e:	681b      	ldr	r3, [r3, #0]
        if ((inv_data_builder.process[kk].func == func) ||
 800b510:	68ba      	ldr	r2, [r7, #8]
 800b512:	429a      	cmp	r2, r3
 800b514:	d101      	bne.n	800b51a <inv_register_data_cb+0x4a>
            return INV_ERROR_INVALID_PARAMETER;    //fixme give a warning
 800b516:	2316      	movs	r3, #22
 800b518:	e076      	b.n	800b608 <inv_register_data_cb+0x138>
    for (kk = 0; kk < inv_data_builder.num_cb; ++kk) {
 800b51a:	69bb      	ldr	r3, [r7, #24]
 800b51c:	3301      	adds	r3, #1
 800b51e:	61bb      	str	r3, [r7, #24]
 800b520:	4b3b      	ldr	r3, [pc, #236]	; (800b610 <inv_register_data_cb+0x140>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	69ba      	ldr	r2, [r7, #24]
 800b526:	429a      	cmp	r2, r3
 800b528:	dbdd      	blt.n	800b4e6 <inv_register_data_cb+0x16>
        }
    }

    // Make sure we have not filled up our number of allowable callbacks
    if (inv_data_builder.num_cb <= INV_MAX_DATA_CB - 1) {
 800b52a:	4b39      	ldr	r3, [pc, #228]	; (800b610 <inv_register_data_cb+0x140>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	2b13      	cmp	r3, #19
 800b530:	dc62      	bgt.n	800b5f8 <inv_register_data_cb+0x128>
        kk = 0;
 800b532:	2300      	movs	r3, #0
 800b534:	61bb      	str	r3, [r7, #24]
        if (inv_data_builder.num_cb != 0) {
 800b536:	4b36      	ldr	r3, [pc, #216]	; (800b610 <inv_register_data_cb+0x140>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d038      	beq.n	800b5b0 <inv_register_data_cb+0xe0>
            // set kk to be where this new callback goes in the array
            while ((kk < inv_data_builder.num_cb) &&
 800b53e:	e002      	b.n	800b546 <inv_register_data_cb+0x76>
                    (inv_data_builder.process[kk].priority < priority)) {
                kk++;
 800b540:	69bb      	ldr	r3, [r7, #24]
 800b542:	3301      	adds	r3, #1
 800b544:	61bb      	str	r3, [r7, #24]
            while ((kk < inv_data_builder.num_cb) &&
 800b546:	4b32      	ldr	r3, [pc, #200]	; (800b610 <inv_register_data_cb+0x140>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	69ba      	ldr	r2, [r7, #24]
 800b54c:	429a      	cmp	r2, r3
 800b54e:	da0b      	bge.n	800b568 <inv_register_data_cb+0x98>
                    (inv_data_builder.process[kk].priority < priority)) {
 800b550:	492f      	ldr	r1, [pc, #188]	; (800b610 <inv_register_data_cb+0x140>)
 800b552:	69ba      	ldr	r2, [r7, #24]
 800b554:	4613      	mov	r3, r2
 800b556:	005b      	lsls	r3, r3, #1
 800b558:	4413      	add	r3, r2
 800b55a:	009b      	lsls	r3, r3, #2
 800b55c:	440b      	add	r3, r1
 800b55e:	3308      	adds	r3, #8
 800b560:	681b      	ldr	r3, [r3, #0]
            while ((kk < inv_data_builder.num_cb) &&
 800b562:	68ba      	ldr	r2, [r7, #8]
 800b564:	429a      	cmp	r2, r3
 800b566:	dceb      	bgt.n	800b540 <inv_register_data_cb+0x70>
            }
            if (kk != inv_data_builder.num_cb) {
 800b568:	4b29      	ldr	r3, [pc, #164]	; (800b610 <inv_register_data_cb+0x140>)
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	69ba      	ldr	r2, [r7, #24]
 800b56e:	429a      	cmp	r2, r3
 800b570:	d01e      	beq.n	800b5b0 <inv_register_data_cb+0xe0>
                // We need to move the others
                for (nn = inv_data_builder.num_cb; nn > kk; --nn) {
 800b572:	4b27      	ldr	r3, [pc, #156]	; (800b610 <inv_register_data_cb+0x140>)
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	617b      	str	r3, [r7, #20]
 800b578:	e016      	b.n	800b5a8 <inv_register_data_cb+0xd8>
                    inv_data_builder.process[nn] =
                        inv_data_builder.process[nn - 1];
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	1e5a      	subs	r2, r3, #1
                    inv_data_builder.process[nn] =
 800b57e:	4824      	ldr	r0, [pc, #144]	; (800b610 <inv_register_data_cb+0x140>)
 800b580:	6979      	ldr	r1, [r7, #20]
 800b582:	460b      	mov	r3, r1
 800b584:	005b      	lsls	r3, r3, #1
 800b586:	440b      	add	r3, r1
 800b588:	009b      	lsls	r3, r3, #2
 800b58a:	18c1      	adds	r1, r0, r3
 800b58c:	4820      	ldr	r0, [pc, #128]	; (800b610 <inv_register_data_cb+0x140>)
 800b58e:	4613      	mov	r3, r2
 800b590:	005b      	lsls	r3, r3, #1
 800b592:	4413      	add	r3, r2
 800b594:	009b      	lsls	r3, r3, #2
 800b596:	18c2      	adds	r2, r0, r3
 800b598:	1d0b      	adds	r3, r1, #4
 800b59a:	3204      	adds	r2, #4
 800b59c:	ca07      	ldmia	r2, {r0, r1, r2}
 800b59e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                for (nn = inv_data_builder.num_cb; nn > kk; --nn) {
 800b5a2:	697b      	ldr	r3, [r7, #20]
 800b5a4:	3b01      	subs	r3, #1
 800b5a6:	617b      	str	r3, [r7, #20]
 800b5a8:	697a      	ldr	r2, [r7, #20]
 800b5aa:	69bb      	ldr	r3, [r7, #24]
 800b5ac:	429a      	cmp	r2, r3
 800b5ae:	dce4      	bgt.n	800b57a <inv_register_data_cb+0xaa>
                }
            }
        }
        // Add new callback
        inv_data_builder.process[kk].func = func;
 800b5b0:	4917      	ldr	r1, [pc, #92]	; (800b610 <inv_register_data_cb+0x140>)
 800b5b2:	69ba      	ldr	r2, [r7, #24]
 800b5b4:	4613      	mov	r3, r2
 800b5b6:	005b      	lsls	r3, r3, #1
 800b5b8:	4413      	add	r3, r2
 800b5ba:	009b      	lsls	r3, r3, #2
 800b5bc:	440b      	add	r3, r1
 800b5be:	3304      	adds	r3, #4
 800b5c0:	68fa      	ldr	r2, [r7, #12]
 800b5c2:	601a      	str	r2, [r3, #0]
        inv_data_builder.process[kk].priority = priority;
 800b5c4:	4912      	ldr	r1, [pc, #72]	; (800b610 <inv_register_data_cb+0x140>)
 800b5c6:	69ba      	ldr	r2, [r7, #24]
 800b5c8:	4613      	mov	r3, r2
 800b5ca:	005b      	lsls	r3, r3, #1
 800b5cc:	4413      	add	r3, r2
 800b5ce:	009b      	lsls	r3, r3, #2
 800b5d0:	440b      	add	r3, r1
 800b5d2:	3308      	adds	r3, #8
 800b5d4:	68ba      	ldr	r2, [r7, #8]
 800b5d6:	601a      	str	r2, [r3, #0]
        inv_data_builder.process[kk].data_required = sensor_type;
 800b5d8:	490d      	ldr	r1, [pc, #52]	; (800b610 <inv_register_data_cb+0x140>)
 800b5da:	69ba      	ldr	r2, [r7, #24]
 800b5dc:	4613      	mov	r3, r2
 800b5de:	005b      	lsls	r3, r3, #1
 800b5e0:	4413      	add	r3, r2
 800b5e2:	009b      	lsls	r3, r3, #2
 800b5e4:	440b      	add	r3, r1
 800b5e6:	330c      	adds	r3, #12
 800b5e8:	687a      	ldr	r2, [r7, #4]
 800b5ea:	601a      	str	r2, [r3, #0]
        inv_data_builder.num_cb++;
 800b5ec:	4b08      	ldr	r3, [pc, #32]	; (800b610 <inv_register_data_cb+0x140>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	3301      	adds	r3, #1
 800b5f2:	4a07      	ldr	r2, [pc, #28]	; (800b610 <inv_register_data_cb+0x140>)
 800b5f4:	6013      	str	r3, [r2, #0]
 800b5f6:	e006      	b.n	800b606 <inv_register_data_cb+0x136>
    } else {
        MPL_LOGE("Unable to add feature callback as too many were already registered\n");
 800b5f8:	4a06      	ldr	r2, [pc, #24]	; (800b614 <inv_register_data_cb+0x144>)
 800b5fa:	4907      	ldr	r1, [pc, #28]	; (800b618 <inv_register_data_cb+0x148>)
 800b5fc:	2006      	movs	r0, #6
 800b5fe:	f7ff fadb 	bl	800abb8 <_MLPrintLog>
        result = INV_ERROR_MEMORY_EXAUSTED;
 800b602:	230c      	movs	r3, #12
 800b604:	61fb      	str	r3, [r7, #28]
    }

    return result;
 800b606:	69fb      	ldr	r3, [r7, #28]
}
 800b608:	4618      	mov	r0, r3
 800b60a:	3720      	adds	r7, #32
 800b60c:	46bd      	mov	sp, r7
 800b60e:	bd80      	pop	{r7, pc}
 800b610:	200005c8 	.word	0x200005c8
 800b614:	080126bc 	.word	0x080126bc
 800b618:	08012700 	.word	0x08012700

0800b61c <inv_unregister_data_cb>:
*            INV_ACCEL_NEW | INV_MAG_NEW, a
*            callback would be generated if there was new magnetomer data OR new accel data.
*/
inv_error_t inv_unregister_data_cb(
    inv_error_t (*func)(struct inv_sensor_cal_t *data))
{
 800b61c:	b480      	push	{r7}
 800b61e:	b085      	sub	sp, #20
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
    int kk, nn;

    for (kk = 0; kk < inv_data_builder.num_cb; ++kk) {
 800b624:	2300      	movs	r3, #0
 800b626:	60fb      	str	r3, [r7, #12]
 800b628:	e035      	b.n	800b696 <inv_unregister_data_cb+0x7a>
        if (inv_data_builder.process[kk].func == func) {
 800b62a:	4921      	ldr	r1, [pc, #132]	; (800b6b0 <inv_unregister_data_cb+0x94>)
 800b62c:	68fa      	ldr	r2, [r7, #12]
 800b62e:	4613      	mov	r3, r2
 800b630:	005b      	lsls	r3, r3, #1
 800b632:	4413      	add	r3, r2
 800b634:	009b      	lsls	r3, r3, #2
 800b636:	440b      	add	r3, r1
 800b638:	3304      	adds	r3, #4
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	687a      	ldr	r2, [r7, #4]
 800b63e:	429a      	cmp	r2, r3
 800b640:	d126      	bne.n	800b690 <inv_unregister_data_cb+0x74>
            // Delete this callback
            for (nn = kk + 1; nn < inv_data_builder.num_cb; ++nn) {
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	3301      	adds	r3, #1
 800b646:	60bb      	str	r3, [r7, #8]
 800b648:	e016      	b.n	800b678 <inv_unregister_data_cb+0x5c>
                inv_data_builder.process[nn - 1] =
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	1e5a      	subs	r2, r3, #1
 800b64e:	4918      	ldr	r1, [pc, #96]	; (800b6b0 <inv_unregister_data_cb+0x94>)
 800b650:	4613      	mov	r3, r2
 800b652:	005b      	lsls	r3, r3, #1
 800b654:	4413      	add	r3, r2
 800b656:	009b      	lsls	r3, r3, #2
 800b658:	4419      	add	r1, r3
 800b65a:	4815      	ldr	r0, [pc, #84]	; (800b6b0 <inv_unregister_data_cb+0x94>)
 800b65c:	68ba      	ldr	r2, [r7, #8]
 800b65e:	4613      	mov	r3, r2
 800b660:	005b      	lsls	r3, r3, #1
 800b662:	4413      	add	r3, r2
 800b664:	009b      	lsls	r3, r3, #2
 800b666:	18c2      	adds	r2, r0, r3
 800b668:	1d0b      	adds	r3, r1, #4
 800b66a:	3204      	adds	r2, #4
 800b66c:	ca07      	ldmia	r2, {r0, r1, r2}
 800b66e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            for (nn = kk + 1; nn < inv_data_builder.num_cb; ++nn) {
 800b672:	68bb      	ldr	r3, [r7, #8]
 800b674:	3301      	adds	r3, #1
 800b676:	60bb      	str	r3, [r7, #8]
 800b678:	4b0d      	ldr	r3, [pc, #52]	; (800b6b0 <inv_unregister_data_cb+0x94>)
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	68ba      	ldr	r2, [r7, #8]
 800b67e:	429a      	cmp	r2, r3
 800b680:	dbe3      	blt.n	800b64a <inv_unregister_data_cb+0x2e>
                    inv_data_builder.process[nn];
            }
            inv_data_builder.num_cb--;
 800b682:	4b0b      	ldr	r3, [pc, #44]	; (800b6b0 <inv_unregister_data_cb+0x94>)
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	3b01      	subs	r3, #1
 800b688:	4a09      	ldr	r2, [pc, #36]	; (800b6b0 <inv_unregister_data_cb+0x94>)
 800b68a:	6013      	str	r3, [r2, #0]
            return INV_SUCCESS;
 800b68c:	2300      	movs	r3, #0
 800b68e:	e008      	b.n	800b6a2 <inv_unregister_data_cb+0x86>
    for (kk = 0; kk < inv_data_builder.num_cb; ++kk) {
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	3301      	adds	r3, #1
 800b694:	60fb      	str	r3, [r7, #12]
 800b696:	4b06      	ldr	r3, [pc, #24]	; (800b6b0 <inv_unregister_data_cb+0x94>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	68fa      	ldr	r2, [r7, #12]
 800b69c:	429a      	cmp	r2, r3
 800b69e:	dbc4      	blt.n	800b62a <inv_unregister_data_cb+0xe>
        }
    }

    return INV_SUCCESS;    // We did not find the callback
 800b6a0:	2300      	movs	r3, #0
}
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	3714      	adds	r7, #20
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ac:	4770      	bx	lr
 800b6ae:	bf00      	nop
 800b6b0:	200005c8 	.word	0x200005c8

0800b6b4 <inv_get_accel_set>:
 * @param[out] data Accel Data where 1g = 2^16
 * @param[out] accuracy Accuracy 0 being not accurate, and 3 being most accurate.
 * @param[out] timestamp The timestamp of the data sample.
*/
void inv_get_accel_set(long *data, int8_t *accuracy, inv_time_t *timestamp)
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b084      	sub	sp, #16
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	60f8      	str	r0, [r7, #12]
 800b6bc:	60b9      	str	r1, [r7, #8]
 800b6be:	607a      	str	r2, [r7, #4]
    if (data != NULL) {
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d004      	beq.n	800b6d0 <inv_get_accel_set+0x1c>
        memcpy(data, sensors.accel.calibrated, sizeof(sensors.accel.calibrated));
 800b6c6:	220c      	movs	r2, #12
 800b6c8:	490b      	ldr	r1, [pc, #44]	; (800b6f8 <inv_get_accel_set+0x44>)
 800b6ca:	68f8      	ldr	r0, [r7, #12]
 800b6cc:	f001 fb78 	bl	800cdc0 <memcpy>
    }
    if (timestamp != NULL) {
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d003      	beq.n	800b6de <inv_get_accel_set+0x2a>
        *timestamp = sensors.accel.timestamp;
 800b6d6:	4b09      	ldr	r3, [pc, #36]	; (800b6fc <inv_get_accel_set+0x48>)
 800b6d8:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	601a      	str	r2, [r3, #0]
    }
    if (accuracy != NULL) {
 800b6de:	68bb      	ldr	r3, [r7, #8]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d004      	beq.n	800b6ee <inv_get_accel_set+0x3a>
        *accuracy = sensors.accel.accuracy;
 800b6e4:	4b05      	ldr	r3, [pc, #20]	; (800b6fc <inv_get_accel_set+0x48>)
 800b6e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b6e8:	b25a      	sxtb	r2, r3
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	701a      	strb	r2, [r3, #0]
    }
}
 800b6ee:	bf00      	nop
 800b6f0:	3710      	adds	r7, #16
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}
 800b6f6:	bf00      	nop
 800b6f8:	20000764 	.word	0x20000764
 800b6fc:	20000708 	.word	0x20000708

0800b700 <inv_get_gyro>:

/** Get's latest gyro data.
* @param[out] gyro Gyro Data, Length 3. 1 dps = 2^16.
*/
void inv_get_gyro(long *gyro)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b082      	sub	sp, #8
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
    memcpy(gyro, sensors.gyro.calibrated, sizeof(sensors.gyro.calibrated));
 800b708:	220c      	movs	r2, #12
 800b70a:	4904      	ldr	r1, [pc, #16]	; (800b71c <inv_get_gyro+0x1c>)
 800b70c:	6878      	ldr	r0, [r7, #4]
 800b70e:	f001 fb57 	bl	800cdc0 <memcpy>
}
 800b712:	bf00      	nop
 800b714:	3708      	adds	r7, #8
 800b716:	46bd      	mov	sp, r7
 800b718:	bd80      	pop	{r7, pc}
 800b71a:	bf00      	nop
 800b71c:	20000720 	.word	0x20000720

0800b720 <inv_get_gyro_accuracy>:

/** Returns accuracy of gyro.
 * @return Accuracy of gyro with 0 being not accurate, and 3 being most accurate.
*/
int inv_get_gyro_accuracy(void)
{
 800b720:	b480      	push	{r7}
 800b722:	af00      	add	r7, sp, #0
    return sensors.gyro.accuracy;
 800b724:	4b03      	ldr	r3, [pc, #12]	; (800b734 <inv_get_gyro_accuracy+0x14>)
 800b726:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 800b728:	4618      	mov	r0, r3
 800b72a:	46bd      	mov	sp, r7
 800b72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b730:	4770      	bx	lr
 800b732:	bf00      	nop
 800b734:	20000708 	.word	0x20000708

0800b738 <inv_get_mag_accuracy>:

/** Returns accuracy of compass.
 * @return Accuracy of compass with 0 being not accurate, and 3 being most accurate.
*/
int inv_get_mag_accuracy(void)
{
 800b738:	b480      	push	{r7}
 800b73a:	af00      	add	r7, sp, #0
    if (inv_data_builder.compass_disturbance)
 800b73c:	4b07      	ldr	r3, [pc, #28]	; (800b75c <inv_get_mag_accuracy+0x24>)
 800b73e:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800b742:	2b00      	cmp	r3, #0
 800b744:	d001      	beq.n	800b74a <inv_get_mag_accuracy+0x12>
        return 0;
 800b746:	2300      	movs	r3, #0
 800b748:	e002      	b.n	800b750 <inv_get_mag_accuracy+0x18>
    return sensors.compass.accuracy;
 800b74a:	4b05      	ldr	r3, [pc, #20]	; (800b760 <inv_get_mag_accuracy+0x28>)
 800b74c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
}
 800b750:	4618      	mov	r0, r3
 800b752:	46bd      	mov	sp, r7
 800b754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b758:	4770      	bx	lr
 800b75a:	bf00      	nop
 800b75c:	200005c8 	.word	0x200005c8
 800b760:	20000708 	.word	0x20000708

0800b764 <inv_get_accel_accuracy>:

/** Returns accuracy of accel.
 * @return Accuracy of accel with 0 being not accurate, and 3 being most accurate.
*/
int inv_get_accel_accuracy(void)
{
 800b764:	b480      	push	{r7}
 800b766:	af00      	add	r7, sp, #0
    return sensors.accel.accuracy;
 800b768:	4b03      	ldr	r3, [pc, #12]	; (800b778 <inv_get_accel_accuracy+0x14>)
 800b76a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
}
 800b76c:	4618      	mov	r0, r3
 800b76e:	46bd      	mov	sp, r7
 800b770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b774:	4770      	bx	lr
 800b776:	bf00      	nop
 800b778:	20000708 	.word	0x20000708

0800b77c <inv_reset_compass_soft_iron_matrix>:
}

/** This subroutine resets the the soft iron transformation to unity matrix and
 * disable the soft iron transformation process by default.
*/
void inv_reset_compass_soft_iron_matrix(void)  {
 800b77c:	b580      	push	{r7, lr}
 800b77e:	b082      	sub	sp, #8
 800b780:	af00      	add	r7, sp, #0
    int i;
    for (i=0; i<9; i++) {
 800b782:	2300      	movs	r3, #0
 800b784:	607b      	str	r3, [r7, #4]
 800b786:	e00b      	b.n	800b7a0 <inv_reset_compass_soft_iron_matrix+0x24>
        sensors.soft_iron.matrix_f[i] = 0.0f;
 800b788:	4a1a      	ldr	r2, [pc, #104]	; (800b7f4 <inv_reset_compass_soft_iron_matrix+0x78>)
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	335a      	adds	r3, #90	; 0x5a
 800b78e:	009b      	lsls	r3, r3, #2
 800b790:	4413      	add	r3, r2
 800b792:	3304      	adds	r3, #4
 800b794:	f04f 0200 	mov.w	r2, #0
 800b798:	601a      	str	r2, [r3, #0]
    for (i=0; i<9; i++) {
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	3301      	adds	r3, #1
 800b79e:	607b      	str	r3, [r7, #4]
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	2b08      	cmp	r3, #8
 800b7a4:	ddf0      	ble.n	800b788 <inv_reset_compass_soft_iron_matrix+0xc>
    }

    memset(&sensors.soft_iron.matrix_d,0,sizeof(sensors.soft_iron.matrix_d));
 800b7a6:	2224      	movs	r2, #36	; 0x24
 800b7a8:	2100      	movs	r1, #0
 800b7aa:	4813      	ldr	r0, [pc, #76]	; (800b7f8 <inv_reset_compass_soft_iron_matrix+0x7c>)
 800b7ac:	f001 fb30 	bl	800ce10 <memset>

    for (i=0; i<3; i++)  {
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	607b      	str	r3, [r7, #4]
 800b7b4:	e014      	b.n	800b7e0 <inv_reset_compass_soft_iron_matrix+0x64>
        // set the floating point matrix
        sensors.soft_iron.matrix_f[i*4] = 1.0;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	009b      	lsls	r3, r3, #2
 800b7ba:	4a0e      	ldr	r2, [pc, #56]	; (800b7f4 <inv_reset_compass_soft_iron_matrix+0x78>)
 800b7bc:	335a      	adds	r3, #90	; 0x5a
 800b7be:	009b      	lsls	r3, r3, #2
 800b7c0:	4413      	add	r3, r2
 800b7c2:	3304      	adds	r3, #4
 800b7c4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800b7c8:	601a      	str	r2, [r3, #0]
        // set the fixed point matrix
        sensors.soft_iron.matrix_d[i*4] = ROT_MATRIX_SCALE_LONG;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	009b      	lsls	r3, r3, #2
 800b7ce:	4a09      	ldr	r2, [pc, #36]	; (800b7f4 <inv_reset_compass_soft_iron_matrix+0x78>)
 800b7d0:	3352      	adds	r3, #82	; 0x52
 800b7d2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b7d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (i=0; i<3; i++)  {
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	3301      	adds	r3, #1
 800b7de:	607b      	str	r3, [r7, #4]
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2b02      	cmp	r3, #2
 800b7e4:	dde7      	ble.n	800b7b6 <inv_reset_compass_soft_iron_matrix+0x3a>
    }

    inv_disable_compass_soft_iron_matrix();
 800b7e6:	f000 f809 	bl	800b7fc <inv_disable_compass_soft_iron_matrix>
}
 800b7ea:	bf00      	nop
 800b7ec:	3708      	adds	r7, #8
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	bd80      	pop	{r7, pc}
 800b7f2:	bf00      	nop
 800b7f4:	20000708 	.word	0x20000708
 800b7f8:	20000850 	.word	0x20000850

0800b7fc <inv_disable_compass_soft_iron_matrix>:
    sensors.soft_iron.enable = 1;
}

/** This subroutine disables the the soft iron transformation process.
*/
void inv_disable_compass_soft_iron_matrix(void)   {
 800b7fc:	b480      	push	{r7}
 800b7fe:	af00      	add	r7, sp, #0
    sensors.soft_iron.enable = 0;
 800b800:	4b04      	ldr	r3, [pc, #16]	; (800b814 <inv_disable_compass_soft_iron_matrix+0x18>)
 800b802:	2200      	movs	r2, #0
 800b804:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
}
 800b808:	bf00      	nop
 800b80a:	46bd      	mov	sp, r7
 800b80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b810:	4770      	bx	lr
 800b812:	bf00      	nop
 800b814:	20000708 	.word	0x20000708

0800b818 <inv_set_message>:
*                  a motion or no motion message.
* @param[in] level Level of the messages. It starts at 0, and may increase
*            in the future to allow more messages if the bit storage runs out.
*/
void inv_set_message(long set, long clear, int level)
{
 800b818:	b480      	push	{r7}
 800b81a:	b085      	sub	sp, #20
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	60f8      	str	r0, [r7, #12]
 800b820:	60b9      	str	r1, [r7, #8]
 800b822:	607a      	str	r2, [r7, #4]
    if (level == 0) {
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d10c      	bne.n	800b844 <inv_set_message+0x2c>
        mh.message &= ~clear;
 800b82a:	4b09      	ldr	r3, [pc, #36]	; (800b850 <inv_set_message+0x38>)
 800b82c:	681a      	ldr	r2, [r3, #0]
 800b82e:	68bb      	ldr	r3, [r7, #8]
 800b830:	43db      	mvns	r3, r3
 800b832:	4013      	ands	r3, r2
 800b834:	4a06      	ldr	r2, [pc, #24]	; (800b850 <inv_set_message+0x38>)
 800b836:	6013      	str	r3, [r2, #0]
        mh.message |= set;
 800b838:	4b05      	ldr	r3, [pc, #20]	; (800b850 <inv_set_message+0x38>)
 800b83a:	681a      	ldr	r2, [r3, #0]
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	4313      	orrs	r3, r2
 800b840:	4a03      	ldr	r2, [pc, #12]	; (800b850 <inv_set_message+0x38>)
 800b842:	6013      	str	r3, [r2, #0]
    }
}
 800b844:	bf00      	nop
 800b846:	3714      	adds	r7, #20
 800b848:	46bd      	mov	sp, r7
 800b84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84e:	4770      	bx	lr
 800b850:	200008a0 	.word	0x200008a0

0800b854 <inv_q30_to_float>:
        float input;
        float output;
    }   inv_biquad_filter_t;

    static inline float inv_q30_to_float(long q30)
    {
 800b854:	b480      	push	{r7}
 800b856:	b083      	sub	sp, #12
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
        return (float) q30 / ((float)(1L << 30));
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	ee07 3a90 	vmov	s15, r3
 800b862:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b866:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800b880 <inv_q30_to_float+0x2c>
 800b86a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800b86e:	eef0 7a66 	vmov.f32	s15, s13
    }
 800b872:	eeb0 0a67 	vmov.f32	s0, s15
 800b876:	370c      	adds	r7, #12
 800b878:	46bd      	mov	sp, r7
 800b87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87e:	4770      	bx	lr
 800b880:	4e800000 	.word	0x4e800000

0800b884 <inv_compass_angle>:
 * @param[in] grav Gravity Vector (Body Frame), length 3
 * @param[in] quat Quaternion, Length 4
 * @return Angle Cross Product makes after quaternion rotation.
 */
float inv_compass_angle(const long *compass, const long *grav, const long *quat)
{
 800b884:	b590      	push	{r4, r7, lr}
 800b886:	ed2d 8b02 	vpush	{d8}
 800b88a:	b097      	sub	sp, #92	; 0x5c
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	60f8      	str	r0, [r7, #12]
 800b890:	60b9      	str	r1, [r7, #8]
 800b892:	607a      	str	r2, [r7, #4]
    long cgcross[4], q1[4], q2[4], qi[4];
    float angW;

    // Compass cross Gravity
    cgcross[0] = 0L;
 800b894:	2300      	movs	r3, #0
 800b896:	647b      	str	r3, [r7, #68]	; 0x44
    cgcross[1] = inv_q30_mult(compass[1], grav[2]) - inv_q30_mult(compass[2], grav[1]);
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	3304      	adds	r3, #4
 800b89c:	681a      	ldr	r2, [r3, #0]
 800b89e:	68bb      	ldr	r3, [r7, #8]
 800b8a0:	3308      	adds	r3, #8
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	4619      	mov	r1, r3
 800b8a6:	4610      	mov	r0, r2
 800b8a8:	f000 f8cc 	bl	800ba44 <inv_q30_mult>
 800b8ac:	4604      	mov	r4, r0
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	3308      	adds	r3, #8
 800b8b2:	681a      	ldr	r2, [r3, #0]
 800b8b4:	68bb      	ldr	r3, [r7, #8]
 800b8b6:	3304      	adds	r3, #4
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	4619      	mov	r1, r3
 800b8bc:	4610      	mov	r0, r2
 800b8be:	f000 f8c1 	bl	800ba44 <inv_q30_mult>
 800b8c2:	4603      	mov	r3, r0
 800b8c4:	1ae3      	subs	r3, r4, r3
 800b8c6:	64bb      	str	r3, [r7, #72]	; 0x48
    cgcross[2] = inv_q30_mult(compass[2], grav[0]) - inv_q30_mult(compass[0], grav[2]);
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	3308      	adds	r3, #8
 800b8cc:	681a      	ldr	r2, [r3, #0]
 800b8ce:	68bb      	ldr	r3, [r7, #8]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	4619      	mov	r1, r3
 800b8d4:	4610      	mov	r0, r2
 800b8d6:	f000 f8b5 	bl	800ba44 <inv_q30_mult>
 800b8da:	4604      	mov	r4, r0
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	681a      	ldr	r2, [r3, #0]
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	3308      	adds	r3, #8
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	4619      	mov	r1, r3
 800b8e8:	4610      	mov	r0, r2
 800b8ea:	f000 f8ab 	bl	800ba44 <inv_q30_mult>
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	1ae3      	subs	r3, r4, r3
 800b8f2:	64fb      	str	r3, [r7, #76]	; 0x4c
    cgcross[3] = inv_q30_mult(compass[0], grav[1]) - inv_q30_mult(compass[1], grav[0]);
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	681a      	ldr	r2, [r3, #0]
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	3304      	adds	r3, #4
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	4619      	mov	r1, r3
 800b900:	4610      	mov	r0, r2
 800b902:	f000 f89f 	bl	800ba44 <inv_q30_mult>
 800b906:	4604      	mov	r4, r0
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	3304      	adds	r3, #4
 800b90c:	681a      	ldr	r2, [r3, #0]
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	4619      	mov	r1, r3
 800b914:	4610      	mov	r0, r2
 800b916:	f000 f895 	bl	800ba44 <inv_q30_mult>
 800b91a:	4603      	mov	r3, r0
 800b91c:	1ae3      	subs	r3, r4, r3
 800b91e:	653b      	str	r3, [r7, #80]	; 0x50

    // Now convert cross product into world frame
    inv_q_mult(quat, cgcross, q1);
 800b920:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800b924:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800b928:	4619      	mov	r1, r3
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f000 f8b6 	bl	800ba9c <inv_q_mult>
    inv_q_invert(quat, qi);
 800b930:	f107 0314 	add.w	r3, r7, #20
 800b934:	4619      	mov	r1, r3
 800b936:	6878      	ldr	r0, [r7, #4]
 800b938:	f000 f9aa 	bl	800bc90 <inv_q_invert>
    inv_q_mult(q1, qi, q2);
 800b93c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800b940:	f107 0114 	add.w	r1, r7, #20
 800b944:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b948:	4618      	mov	r0, r3
 800b94a:	f000 f8a7 	bl	800ba9c <inv_q_mult>

    // Protect against atan2 of 0,0
    if ((q2[2] == 0L) && (q2[1] == 0L))
 800b94e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b950:	2b00      	cmp	r3, #0
 800b952:	d105      	bne.n	800b960 <inv_compass_angle+0xdc>
 800b954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b956:	2b00      	cmp	r3, #0
 800b958:	d102      	bne.n	800b960 <inv_compass_angle+0xdc>
        return 0.f;
 800b95a:	f04f 0300 	mov.w	r3, #0
 800b95e:	e018      	b.n	800b992 <inv_compass_angle+0x10e>

    // This is the unfiltered heading correction
    angW = -atan2f(inv_q30_to_float(q2[2]), inv_q30_to_float(q2[1]));
 800b960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b962:	4618      	mov	r0, r3
 800b964:	f7ff ff76 	bl	800b854 <inv_q30_to_float>
 800b968:	eeb0 8a40 	vmov.f32	s16, s0
 800b96c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b96e:	4618      	mov	r0, r3
 800b970:	f7ff ff70 	bl	800b854 <inv_q30_to_float>
 800b974:	eef0 7a40 	vmov.f32	s15, s0
 800b978:	eef0 0a67 	vmov.f32	s1, s15
 800b97c:	eeb0 0a48 	vmov.f32	s0, s16
 800b980:	f004 fc06 	bl	8010190 <atan2f>
 800b984:	eef0 7a40 	vmov.f32	s15, s0
 800b988:	eef1 7a67 	vneg.f32	s15, s15
 800b98c:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    return angW;
 800b990:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b992:	ee07 3a90 	vmov	s15, r3
}
 800b996:	eeb0 0a67 	vmov.f32	s0, s15
 800b99a:	375c      	adds	r7, #92	; 0x5c
 800b99c:	46bd      	mov	sp, r7
 800b99e:	ecbd 8b02 	vpop	{d8}
 800b9a2:	bd90      	pop	{r4, r7, pc}

0800b9a4 <inv_get_gyro_sum_of_sqr>:
 *          (1 degree per second)^2 = 2^6 = 2^GYRO_MAG_SQR_SHIFT.
 * @param[in] gyro Gyro data scaled with 1 dps = 2^16
 *  @return the computed magnitude squared output of the gyroscope.
 */
unsigned long inv_get_gyro_sum_of_sqr(const long *gyro)
{
 800b9a4:	b480      	push	{r7}
 800b9a6:	b087      	sub	sp, #28
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
    unsigned long gmag = 0;
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	617b      	str	r3, [r7, #20]
    long temp;
    int kk;

    for (kk = 0; kk < 3; ++kk) {
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	613b      	str	r3, [r7, #16]
 800b9b4:	e010      	b.n	800b9d8 <inv_get_gyro_sum_of_sqr+0x34>
        temp = gyro[kk] >> (16 - (GYRO_MAG_SQR_SHIFT / 2));
 800b9b6:	693b      	ldr	r3, [r7, #16]
 800b9b8:	009b      	lsls	r3, r3, #2
 800b9ba:	687a      	ldr	r2, [r7, #4]
 800b9bc:	4413      	add	r3, r2
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	135b      	asrs	r3, r3, #13
 800b9c2:	60fb      	str	r3, [r7, #12]
        gmag += temp * temp;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	fb03 f303 	mul.w	r3, r3, r3
 800b9ca:	461a      	mov	r2, r3
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	4413      	add	r3, r2
 800b9d0:	617b      	str	r3, [r7, #20]
    for (kk = 0; kk < 3; ++kk) {
 800b9d2:	693b      	ldr	r3, [r7, #16]
 800b9d4:	3301      	adds	r3, #1
 800b9d6:	613b      	str	r3, [r7, #16]
 800b9d8:	693b      	ldr	r3, [r7, #16]
 800b9da:	2b02      	cmp	r3, #2
 800b9dc:	ddeb      	ble.n	800b9b6 <inv_get_gyro_sum_of_sqr+0x12>
    }

    return gmag;
 800b9de:	697b      	ldr	r3, [r7, #20]
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	371c      	adds	r7, #28
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ea:	4770      	bx	lr

0800b9ec <inv_q29_mult>:
 * @param[in] a
 * @param[in] b
 * @return ((long long)a*b)>>29
*/
long inv_q29_mult(long a, long b)
{
 800b9ec:	b4b0      	push	{r4, r5, r7}
 800b9ee:	b087      	sub	sp, #28
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
 800b9f4:	6039      	str	r1, [r7, #0]
    result = (long)((float)a * b / (1L << 29));
    return result;
#else
    long long temp;
    long result;
    temp = (long long)a * b;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800b9fe:	683b      	ldr	r3, [r7, #0]
 800ba00:	461a      	mov	r2, r3
 800ba02:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800ba06:	fb02 f501 	mul.w	r5, r2, r1
 800ba0a:	fb00 f403 	mul.w	r4, r0, r3
 800ba0e:	442c      	add	r4, r5
 800ba10:	fba0 2302 	umull	r2, r3, r0, r2
 800ba14:	18e1      	adds	r1, r4, r3
 800ba16:	460b      	mov	r3, r1
 800ba18:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800ba1c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    result = (long)(temp >> 29);
 800ba20:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800ba24:	f04f 0200 	mov.w	r2, #0
 800ba28:	f04f 0300 	mov.w	r3, #0
 800ba2c:	0f42      	lsrs	r2, r0, #29
 800ba2e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800ba32:	174b      	asrs	r3, r1, #29
 800ba34:	4613      	mov	r3, r2
 800ba36:	60fb      	str	r3, [r7, #12]
    return result;
 800ba38:	68fb      	ldr	r3, [r7, #12]
#endif
}
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	371c      	adds	r7, #28
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	bcb0      	pop	{r4, r5, r7}
 800ba42:	4770      	bx	lr

0800ba44 <inv_q30_mult>:
 * @param[in] a
 * @param[in] b
 * @return ((long long)a*b)>>30
*/
long inv_q30_mult(long a, long b)
{
 800ba44:	b4b0      	push	{r4, r5, r7}
 800ba46:	b087      	sub	sp, #28
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	6078      	str	r0, [r7, #4]
 800ba4c:	6039      	str	r1, [r7, #0]
    result = (long)((float)a * b / (1L << 30));
    return result;
#else
    long long temp;
    long result;
    temp = (long long)a * b;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	4618      	mov	r0, r3
 800ba52:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	461a      	mov	r2, r3
 800ba5a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800ba5e:	fb02 f501 	mul.w	r5, r2, r1
 800ba62:	fb00 f403 	mul.w	r4, r0, r3
 800ba66:	442c      	add	r4, r5
 800ba68:	fba0 2302 	umull	r2, r3, r0, r2
 800ba6c:	18e1      	adds	r1, r4, r3
 800ba6e:	460b      	mov	r3, r1
 800ba70:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800ba74:	e9c7 2304 	strd	r2, r3, [r7, #16]
    result = (long)(temp >> 30);
 800ba78:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800ba7c:	f04f 0200 	mov.w	r2, #0
 800ba80:	f04f 0300 	mov.w	r3, #0
 800ba84:	0f82      	lsrs	r2, r0, #30
 800ba86:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800ba8a:	178b      	asrs	r3, r1, #30
 800ba8c:	4613      	mov	r3, r2
 800ba8e:	60fb      	str	r3, [r7, #12]
    return result;
 800ba90:	68fb      	ldr	r3, [r7, #12]
#endif
}
 800ba92:	4618      	mov	r0, r3
 800ba94:	371c      	adds	r7, #28
 800ba96:	46bd      	mov	sp, r7
 800ba98:	bcb0      	pop	{r4, r5, r7}
 800ba9a:	4770      	bx	lr

0800ba9c <inv_q_mult>:
*            to 2^30
* @param[out] qProd Product after quaternion multiply. Length 4.
*             1.0 scaled to 2^30.
*/
void inv_q_mult(const long *q1, const long *q2, long *qProd)
{
 800ba9c:	b590      	push	{r4, r7, lr}
 800ba9e:	b085      	sub	sp, #20
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	60f8      	str	r0, [r7, #12]
 800baa4:	60b9      	str	r1, [r7, #8]
 800baa6:	607a      	str	r2, [r7, #4]
    INVENSENSE_FUNC_START;
    qProd[0] = inv_q30_mult(q1[0], q2[0]) - inv_q30_mult(q1[1], q2[1]) -
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	681a      	ldr	r2, [r3, #0]
 800baac:	68bb      	ldr	r3, [r7, #8]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	4619      	mov	r1, r3
 800bab2:	4610      	mov	r0, r2
 800bab4:	f7ff ffc6 	bl	800ba44 <inv_q30_mult>
 800bab8:	4604      	mov	r4, r0
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	3304      	adds	r3, #4
 800babe:	681a      	ldr	r2, [r3, #0]
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	3304      	adds	r3, #4
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	4619      	mov	r1, r3
 800bac8:	4610      	mov	r0, r2
 800baca:	f7ff ffbb 	bl	800ba44 <inv_q30_mult>
 800bace:	4603      	mov	r3, r0
 800bad0:	1ae4      	subs	r4, r4, r3
               inv_q30_mult(q1[2], q2[2]) - inv_q30_mult(q1[3], q2[3]);
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	3308      	adds	r3, #8
 800bad6:	681a      	ldr	r2, [r3, #0]
 800bad8:	68bb      	ldr	r3, [r7, #8]
 800bada:	3308      	adds	r3, #8
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	4619      	mov	r1, r3
 800bae0:	4610      	mov	r0, r2
 800bae2:	f7ff ffaf 	bl	800ba44 <inv_q30_mult>
 800bae6:	4603      	mov	r3, r0
    qProd[0] = inv_q30_mult(q1[0], q2[0]) - inv_q30_mult(q1[1], q2[1]) -
 800bae8:	1ae4      	subs	r4, r4, r3
               inv_q30_mult(q1[2], q2[2]) - inv_q30_mult(q1[3], q2[3]);
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	330c      	adds	r3, #12
 800baee:	681a      	ldr	r2, [r3, #0]
 800baf0:	68bb      	ldr	r3, [r7, #8]
 800baf2:	330c      	adds	r3, #12
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	4619      	mov	r1, r3
 800baf8:	4610      	mov	r0, r2
 800bafa:	f7ff ffa3 	bl	800ba44 <inv_q30_mult>
 800bafe:	4603      	mov	r3, r0
 800bb00:	1ae2      	subs	r2, r4, r3
    qProd[0] = inv_q30_mult(q1[0], q2[0]) - inv_q30_mult(q1[1], q2[1]) -
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	601a      	str	r2, [r3, #0]

    qProd[1] = inv_q30_mult(q1[0], q2[1]) + inv_q30_mult(q1[1], q2[0]) +
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	681a      	ldr	r2, [r3, #0]
 800bb0a:	68bb      	ldr	r3, [r7, #8]
 800bb0c:	3304      	adds	r3, #4
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	4619      	mov	r1, r3
 800bb12:	4610      	mov	r0, r2
 800bb14:	f7ff ff96 	bl	800ba44 <inv_q30_mult>
 800bb18:	4604      	mov	r4, r0
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	3304      	adds	r3, #4
 800bb1e:	681a      	ldr	r2, [r3, #0]
 800bb20:	68bb      	ldr	r3, [r7, #8]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	4619      	mov	r1, r3
 800bb26:	4610      	mov	r0, r2
 800bb28:	f7ff ff8c 	bl	800ba44 <inv_q30_mult>
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	441c      	add	r4, r3
               inv_q30_mult(q1[2], q2[3]) - inv_q30_mult(q1[3], q2[2]);
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	3308      	adds	r3, #8
 800bb34:	681a      	ldr	r2, [r3, #0]
 800bb36:	68bb      	ldr	r3, [r7, #8]
 800bb38:	330c      	adds	r3, #12
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	4619      	mov	r1, r3
 800bb3e:	4610      	mov	r0, r2
 800bb40:	f7ff ff80 	bl	800ba44 <inv_q30_mult>
 800bb44:	4603      	mov	r3, r0
    qProd[1] = inv_q30_mult(q1[0], q2[1]) + inv_q30_mult(q1[1], q2[0]) +
 800bb46:	441c      	add	r4, r3
               inv_q30_mult(q1[2], q2[3]) - inv_q30_mult(q1[3], q2[2]);
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	330c      	adds	r3, #12
 800bb4c:	681a      	ldr	r2, [r3, #0]
 800bb4e:	68bb      	ldr	r3, [r7, #8]
 800bb50:	3308      	adds	r3, #8
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	4619      	mov	r1, r3
 800bb56:	4610      	mov	r0, r2
 800bb58:	f7ff ff74 	bl	800ba44 <inv_q30_mult>
 800bb5c:	4602      	mov	r2, r0
    qProd[1] = inv_q30_mult(q1[0], q2[1]) + inv_q30_mult(q1[1], q2[0]) +
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	3304      	adds	r3, #4
               inv_q30_mult(q1[2], q2[3]) - inv_q30_mult(q1[3], q2[2]);
 800bb62:	1aa2      	subs	r2, r4, r2
    qProd[1] = inv_q30_mult(q1[0], q2[1]) + inv_q30_mult(q1[1], q2[0]) +
 800bb64:	601a      	str	r2, [r3, #0]

    qProd[2] = inv_q30_mult(q1[0], q2[2]) - inv_q30_mult(q1[1], q2[3]) +
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	681a      	ldr	r2, [r3, #0]
 800bb6a:	68bb      	ldr	r3, [r7, #8]
 800bb6c:	3308      	adds	r3, #8
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	4619      	mov	r1, r3
 800bb72:	4610      	mov	r0, r2
 800bb74:	f7ff ff66 	bl	800ba44 <inv_q30_mult>
 800bb78:	4604      	mov	r4, r0
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	3304      	adds	r3, #4
 800bb7e:	681a      	ldr	r2, [r3, #0]
 800bb80:	68bb      	ldr	r3, [r7, #8]
 800bb82:	330c      	adds	r3, #12
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	4619      	mov	r1, r3
 800bb88:	4610      	mov	r0, r2
 800bb8a:	f7ff ff5b 	bl	800ba44 <inv_q30_mult>
 800bb8e:	4603      	mov	r3, r0
 800bb90:	1ae4      	subs	r4, r4, r3
               inv_q30_mult(q1[2], q2[0]) + inv_q30_mult(q1[3], q2[1]);
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	3308      	adds	r3, #8
 800bb96:	681a      	ldr	r2, [r3, #0]
 800bb98:	68bb      	ldr	r3, [r7, #8]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	4619      	mov	r1, r3
 800bb9e:	4610      	mov	r0, r2
 800bba0:	f7ff ff50 	bl	800ba44 <inv_q30_mult>
 800bba4:	4603      	mov	r3, r0
    qProd[2] = inv_q30_mult(q1[0], q2[2]) - inv_q30_mult(q1[1], q2[3]) +
 800bba6:	441c      	add	r4, r3
               inv_q30_mult(q1[2], q2[0]) + inv_q30_mult(q1[3], q2[1]);
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	330c      	adds	r3, #12
 800bbac:	681a      	ldr	r2, [r3, #0]
 800bbae:	68bb      	ldr	r3, [r7, #8]
 800bbb0:	3304      	adds	r3, #4
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	4619      	mov	r1, r3
 800bbb6:	4610      	mov	r0, r2
 800bbb8:	f7ff ff44 	bl	800ba44 <inv_q30_mult>
 800bbbc:	4602      	mov	r2, r0
    qProd[2] = inv_q30_mult(q1[0], q2[2]) - inv_q30_mult(q1[1], q2[3]) +
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	3308      	adds	r3, #8
               inv_q30_mult(q1[2], q2[0]) + inv_q30_mult(q1[3], q2[1]);
 800bbc2:	4422      	add	r2, r4
    qProd[2] = inv_q30_mult(q1[0], q2[2]) - inv_q30_mult(q1[1], q2[3]) +
 800bbc4:	601a      	str	r2, [r3, #0]

    qProd[3] = inv_q30_mult(q1[0], q2[3]) + inv_q30_mult(q1[1], q2[2]) -
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	681a      	ldr	r2, [r3, #0]
 800bbca:	68bb      	ldr	r3, [r7, #8]
 800bbcc:	330c      	adds	r3, #12
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	4619      	mov	r1, r3
 800bbd2:	4610      	mov	r0, r2
 800bbd4:	f7ff ff36 	bl	800ba44 <inv_q30_mult>
 800bbd8:	4604      	mov	r4, r0
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	3304      	adds	r3, #4
 800bbde:	681a      	ldr	r2, [r3, #0]
 800bbe0:	68bb      	ldr	r3, [r7, #8]
 800bbe2:	3308      	adds	r3, #8
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	4619      	mov	r1, r3
 800bbe8:	4610      	mov	r0, r2
 800bbea:	f7ff ff2b 	bl	800ba44 <inv_q30_mult>
 800bbee:	4603      	mov	r3, r0
 800bbf0:	441c      	add	r4, r3
               inv_q30_mult(q1[2], q2[1]) + inv_q30_mult(q1[3], q2[0]);
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	3308      	adds	r3, #8
 800bbf6:	681a      	ldr	r2, [r3, #0]
 800bbf8:	68bb      	ldr	r3, [r7, #8]
 800bbfa:	3304      	adds	r3, #4
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	4619      	mov	r1, r3
 800bc00:	4610      	mov	r0, r2
 800bc02:	f7ff ff1f 	bl	800ba44 <inv_q30_mult>
 800bc06:	4603      	mov	r3, r0
    qProd[3] = inv_q30_mult(q1[0], q2[3]) + inv_q30_mult(q1[1], q2[2]) -
 800bc08:	1ae4      	subs	r4, r4, r3
               inv_q30_mult(q1[2], q2[1]) + inv_q30_mult(q1[3], q2[0]);
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	330c      	adds	r3, #12
 800bc0e:	681a      	ldr	r2, [r3, #0]
 800bc10:	68bb      	ldr	r3, [r7, #8]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	4619      	mov	r1, r3
 800bc16:	4610      	mov	r0, r2
 800bc18:	f7ff ff14 	bl	800ba44 <inv_q30_mult>
 800bc1c:	4602      	mov	r2, r0
    qProd[3] = inv_q30_mult(q1[0], q2[3]) + inv_q30_mult(q1[1], q2[2]) -
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	330c      	adds	r3, #12
               inv_q30_mult(q1[2], q2[1]) + inv_q30_mult(q1[3], q2[0]);
 800bc22:	4422      	add	r2, r4
    qProd[3] = inv_q30_mult(q1[0], q2[3]) + inv_q30_mult(q1[1], q2[2]) -
 800bc24:	601a      	str	r2, [r3, #0]
}
 800bc26:	bf00      	nop
 800bc28:	3714      	adds	r7, #20
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	bd90      	pop	{r4, r7, pc}

0800bc2e <inv_q_add>:
*            to 2^30
* @param[out] qSum Sum after quaternion summation. Length 4.
*             1.0 scaled to 2^30.
*/
void inv_q_add(long *q1, long *q2, long *qSum)
{
 800bc2e:	b480      	push	{r7}
 800bc30:	b085      	sub	sp, #20
 800bc32:	af00      	add	r7, sp, #0
 800bc34:	60f8      	str	r0, [r7, #12]
 800bc36:	60b9      	str	r1, [r7, #8]
 800bc38:	607a      	str	r2, [r7, #4]
    INVENSENSE_FUNC_START;
    qSum[0] = q1[0] + q2[0];
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	681a      	ldr	r2, [r3, #0]
 800bc3e:	68bb      	ldr	r3, [r7, #8]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	441a      	add	r2, r3
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	601a      	str	r2, [r3, #0]
    qSum[1] = q1[1] + q2[1];
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	3304      	adds	r3, #4
 800bc4c:	6819      	ldr	r1, [r3, #0]
 800bc4e:	68bb      	ldr	r3, [r7, #8]
 800bc50:	3304      	adds	r3, #4
 800bc52:	681a      	ldr	r2, [r3, #0]
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	3304      	adds	r3, #4
 800bc58:	440a      	add	r2, r1
 800bc5a:	601a      	str	r2, [r3, #0]
    qSum[2] = q1[2] + q2[2];
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	3308      	adds	r3, #8
 800bc60:	6819      	ldr	r1, [r3, #0]
 800bc62:	68bb      	ldr	r3, [r7, #8]
 800bc64:	3308      	adds	r3, #8
 800bc66:	681a      	ldr	r2, [r3, #0]
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	3308      	adds	r3, #8
 800bc6c:	440a      	add	r2, r1
 800bc6e:	601a      	str	r2, [r3, #0]
    qSum[3] = q1[3] + q2[3];
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	330c      	adds	r3, #12
 800bc74:	6819      	ldr	r1, [r3, #0]
 800bc76:	68bb      	ldr	r3, [r7, #8]
 800bc78:	330c      	adds	r3, #12
 800bc7a:	681a      	ldr	r2, [r3, #0]
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	330c      	adds	r3, #12
 800bc80:	440a      	add	r2, r1
 800bc82:	601a      	str	r2, [r3, #0]
}
 800bc84:	bf00      	nop
 800bc86:	3714      	adds	r7, #20
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8e:	4770      	bx	lr

0800bc90 <inv_q_invert>:
    INVENSENSE_FUNC_START;
    inv_vector_normalize(q, 4);
}

void inv_q_invert(const long *q, long *qInverted)
{
 800bc90:	b480      	push	{r7}
 800bc92:	b083      	sub	sp, #12
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
 800bc98:	6039      	str	r1, [r7, #0]
    INVENSENSE_FUNC_START;
    qInverted[0] = q[0];
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	681a      	ldr	r2, [r3, #0]
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	601a      	str	r2, [r3, #0]
    qInverted[1] = -q[1];
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	3304      	adds	r3, #4
 800bca6:	681a      	ldr	r2, [r3, #0]
 800bca8:	683b      	ldr	r3, [r7, #0]
 800bcaa:	3304      	adds	r3, #4
 800bcac:	4252      	negs	r2, r2
 800bcae:	601a      	str	r2, [r3, #0]
    qInverted[2] = -q[2];
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	3308      	adds	r3, #8
 800bcb4:	681a      	ldr	r2, [r3, #0]
 800bcb6:	683b      	ldr	r3, [r7, #0]
 800bcb8:	3308      	adds	r3, #8
 800bcba:	4252      	negs	r2, r2
 800bcbc:	601a      	str	r2, [r3, #0]
    qInverted[3] = -q[3];
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	330c      	adds	r3, #12
 800bcc2:	681a      	ldr	r2, [r3, #0]
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	330c      	adds	r3, #12
 800bcc8:	4252      	negs	r2, r2
 800bcca:	601a      	str	r2, [r3, #0]
}
 800bccc:	bf00      	nop
 800bcce:	370c      	adds	r7, #12
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd6:	4770      	bx	lr

0800bcd8 <inv_q_rotate>:
}

/** Rotates a 3-element vector by Rotation defined by Q
*/
void inv_q_rotate(const long *q, const long *in, long *out)
{
 800bcd8:	b580      	push	{r7, lr}
 800bcda:	b094      	sub	sp, #80	; 0x50
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	60f8      	str	r0, [r7, #12]
 800bce0:	60b9      	str	r1, [r7, #8]
 800bce2:	607a      	str	r2, [r7, #4]
    long q_temp1[4], q_temp2[4];
    long in4[4], out4[4];

    // Fixme optimize
    in4[0] = 0;
 800bce4:	2300      	movs	r3, #0
 800bce6:	623b      	str	r3, [r7, #32]
    memcpy(&in4[1], in, 3 * sizeof(long));
 800bce8:	f107 0320 	add.w	r3, r7, #32
 800bcec:	3304      	adds	r3, #4
 800bcee:	220c      	movs	r2, #12
 800bcf0:	68b9      	ldr	r1, [r7, #8]
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	f001 f864 	bl	800cdc0 <memcpy>
    inv_q_mult(q, in4, q_temp1);
 800bcf8:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800bcfc:	f107 0320 	add.w	r3, r7, #32
 800bd00:	4619      	mov	r1, r3
 800bd02:	68f8      	ldr	r0, [r7, #12]
 800bd04:	f7ff feca 	bl	800ba9c <inv_q_mult>
    inv_q_invert(q, q_temp2);
 800bd08:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bd0c:	4619      	mov	r1, r3
 800bd0e:	68f8      	ldr	r0, [r7, #12]
 800bd10:	f7ff ffbe 	bl	800bc90 <inv_q_invert>
    inv_q_mult(q_temp1, q_temp2, out4);
 800bd14:	f107 0210 	add.w	r2, r7, #16
 800bd18:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800bd1c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800bd20:	4618      	mov	r0, r3
 800bd22:	f7ff febb 	bl	800ba9c <inv_q_mult>
    memcpy(out, &out4[1], 3 * sizeof(long));
 800bd26:	f107 0310 	add.w	r3, r7, #16
 800bd2a:	3304      	adds	r3, #4
 800bd2c:	220c      	movs	r2, #12
 800bd2e:	4619      	mov	r1, r3
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	f001 f845 	bl	800cdc0 <memcpy>
}
 800bd36:	bf00      	nop
 800bd38:	3750      	adds	r7, #80	; 0x50
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	bd80      	pop	{r7, pc}

0800bd3e <inv_q_multf>:

void inv_q_multf(const float *q1, const float *q2, float *qProd)
{
 800bd3e:	b480      	push	{r7}
 800bd40:	b085      	sub	sp, #20
 800bd42:	af00      	add	r7, sp, #0
 800bd44:	60f8      	str	r0, [r7, #12]
 800bd46:	60b9      	str	r1, [r7, #8]
 800bd48:	607a      	str	r2, [r7, #4]
    INVENSENSE_FUNC_START;
    qProd[0] =
        (q1[0] * q2[0] - q1[1] * q2[1] - q1[2] * q2[2] - q1[3] * q2[3]);
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	ed93 7a00 	vldr	s14, [r3]
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	edd3 7a00 	vldr	s15, [r3]
 800bd56:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	3304      	adds	r3, #4
 800bd5e:	edd3 6a00 	vldr	s13, [r3]
 800bd62:	68bb      	ldr	r3, [r7, #8]
 800bd64:	3304      	adds	r3, #4
 800bd66:	edd3 7a00 	vldr	s15, [r3]
 800bd6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bd6e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	3308      	adds	r3, #8
 800bd76:	edd3 6a00 	vldr	s13, [r3]
 800bd7a:	68bb      	ldr	r3, [r7, #8]
 800bd7c:	3308      	adds	r3, #8
 800bd7e:	edd3 7a00 	vldr	s15, [r3]
 800bd82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bd86:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	330c      	adds	r3, #12
 800bd8e:	edd3 6a00 	vldr	s13, [r3]
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	330c      	adds	r3, #12
 800bd96:	edd3 7a00 	vldr	s15, [r3]
 800bd9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bd9e:	ee77 7a67 	vsub.f32	s15, s14, s15
    qProd[0] =
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	edc3 7a00 	vstr	s15, [r3]
    qProd[1] =
        (q1[0] * q2[1] + q1[1] * q2[0] + q1[2] * q2[3] - q1[3] * q2[2]);
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	ed93 7a00 	vldr	s14, [r3]
 800bdae:	68bb      	ldr	r3, [r7, #8]
 800bdb0:	3304      	adds	r3, #4
 800bdb2:	edd3 7a00 	vldr	s15, [r3]
 800bdb6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	3304      	adds	r3, #4
 800bdbe:	edd3 6a00 	vldr	s13, [r3]
 800bdc2:	68bb      	ldr	r3, [r7, #8]
 800bdc4:	edd3 7a00 	vldr	s15, [r3]
 800bdc8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bdcc:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	3308      	adds	r3, #8
 800bdd4:	edd3 6a00 	vldr	s13, [r3]
 800bdd8:	68bb      	ldr	r3, [r7, #8]
 800bdda:	330c      	adds	r3, #12
 800bddc:	edd3 7a00 	vldr	s15, [r3]
 800bde0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bde4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	330c      	adds	r3, #12
 800bdec:	edd3 6a00 	vldr	s13, [r3]
 800bdf0:	68bb      	ldr	r3, [r7, #8]
 800bdf2:	3308      	adds	r3, #8
 800bdf4:	edd3 7a00 	vldr	s15, [r3]
 800bdf8:	ee66 7aa7 	vmul.f32	s15, s13, s15
    qProd[1] =
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	3304      	adds	r3, #4
        (q1[0] * q2[1] + q1[1] * q2[0] + q1[2] * q2[3] - q1[3] * q2[2]);
 800be00:	ee77 7a67 	vsub.f32	s15, s14, s15
    qProd[1] =
 800be04:	edc3 7a00 	vstr	s15, [r3]
    qProd[2] =
        (q1[0] * q2[2] - q1[1] * q2[3] + q1[2] * q2[0] + q1[3] * q2[1]);
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	ed93 7a00 	vldr	s14, [r3]
 800be0e:	68bb      	ldr	r3, [r7, #8]
 800be10:	3308      	adds	r3, #8
 800be12:	edd3 7a00 	vldr	s15, [r3]
 800be16:	ee27 7a27 	vmul.f32	s14, s14, s15
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	3304      	adds	r3, #4
 800be1e:	edd3 6a00 	vldr	s13, [r3]
 800be22:	68bb      	ldr	r3, [r7, #8]
 800be24:	330c      	adds	r3, #12
 800be26:	edd3 7a00 	vldr	s15, [r3]
 800be2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800be2e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	3308      	adds	r3, #8
 800be36:	edd3 6a00 	vldr	s13, [r3]
 800be3a:	68bb      	ldr	r3, [r7, #8]
 800be3c:	edd3 7a00 	vldr	s15, [r3]
 800be40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800be44:	ee37 7a27 	vadd.f32	s14, s14, s15
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	330c      	adds	r3, #12
 800be4c:	edd3 6a00 	vldr	s13, [r3]
 800be50:	68bb      	ldr	r3, [r7, #8]
 800be52:	3304      	adds	r3, #4
 800be54:	edd3 7a00 	vldr	s15, [r3]
 800be58:	ee66 7aa7 	vmul.f32	s15, s13, s15
    qProd[2] =
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	3308      	adds	r3, #8
        (q1[0] * q2[2] - q1[1] * q2[3] + q1[2] * q2[0] + q1[3] * q2[1]);
 800be60:	ee77 7a27 	vadd.f32	s15, s14, s15
    qProd[2] =
 800be64:	edc3 7a00 	vstr	s15, [r3]
    qProd[3] =
        (q1[0] * q2[3] + q1[1] * q2[2] - q1[2] * q2[1] + q1[3] * q2[0]);
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	ed93 7a00 	vldr	s14, [r3]
 800be6e:	68bb      	ldr	r3, [r7, #8]
 800be70:	330c      	adds	r3, #12
 800be72:	edd3 7a00 	vldr	s15, [r3]
 800be76:	ee27 7a27 	vmul.f32	s14, s14, s15
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	3304      	adds	r3, #4
 800be7e:	edd3 6a00 	vldr	s13, [r3]
 800be82:	68bb      	ldr	r3, [r7, #8]
 800be84:	3308      	adds	r3, #8
 800be86:	edd3 7a00 	vldr	s15, [r3]
 800be8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800be8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	3308      	adds	r3, #8
 800be96:	edd3 6a00 	vldr	s13, [r3]
 800be9a:	68bb      	ldr	r3, [r7, #8]
 800be9c:	3304      	adds	r3, #4
 800be9e:	edd3 7a00 	vldr	s15, [r3]
 800bea2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bea6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	330c      	adds	r3, #12
 800beae:	edd3 6a00 	vldr	s13, [r3]
 800beb2:	68bb      	ldr	r3, [r7, #8]
 800beb4:	edd3 7a00 	vldr	s15, [r3]
 800beb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
    qProd[3] =
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	330c      	adds	r3, #12
        (q1[0] * q2[3] + q1[1] * q2[2] - q1[2] * q2[1] + q1[3] * q2[0]);
 800bec0:	ee77 7a27 	vadd.f32	s15, s14, s15
    qProd[3] =
 800bec4:	edc3 7a00 	vstr	s15, [r3]
}
 800bec8:	bf00      	nop
 800beca:	3714      	adds	r7, #20
 800becc:	46bd      	mov	sp, r7
 800bece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed2:	4770      	bx	lr

0800bed4 <inv_q_addf>:

void inv_q_addf(const float *q1, const float *q2, float *qSum)
{
 800bed4:	b480      	push	{r7}
 800bed6:	b085      	sub	sp, #20
 800bed8:	af00      	add	r7, sp, #0
 800beda:	60f8      	str	r0, [r7, #12]
 800bedc:	60b9      	str	r1, [r7, #8]
 800bede:	607a      	str	r2, [r7, #4]
    INVENSENSE_FUNC_START;
    qSum[0] = q1[0] + q2[0];
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	ed93 7a00 	vldr	s14, [r3]
 800bee6:	68bb      	ldr	r3, [r7, #8]
 800bee8:	edd3 7a00 	vldr	s15, [r3]
 800beec:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	edc3 7a00 	vstr	s15, [r3]
    qSum[1] = q1[1] + q2[1];
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	3304      	adds	r3, #4
 800befa:	ed93 7a00 	vldr	s14, [r3]
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	3304      	adds	r3, #4
 800bf02:	edd3 7a00 	vldr	s15, [r3]
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	3304      	adds	r3, #4
 800bf0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bf0e:	edc3 7a00 	vstr	s15, [r3]
    qSum[2] = q1[2] + q2[2];
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	3308      	adds	r3, #8
 800bf16:	ed93 7a00 	vldr	s14, [r3]
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	3308      	adds	r3, #8
 800bf1e:	edd3 7a00 	vldr	s15, [r3]
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	3308      	adds	r3, #8
 800bf26:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bf2a:	edc3 7a00 	vstr	s15, [r3]
    qSum[3] = q1[3] + q2[3];
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	330c      	adds	r3, #12
 800bf32:	ed93 7a00 	vldr	s14, [r3]
 800bf36:	68bb      	ldr	r3, [r7, #8]
 800bf38:	330c      	adds	r3, #12
 800bf3a:	edd3 7a00 	vldr	s15, [r3]
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	330c      	adds	r3, #12
 800bf42:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bf46:	edc3 7a00 	vstr	s15, [r3]
}
 800bf4a:	bf00      	nop
 800bf4c:	3714      	adds	r7, #20
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf54:	4770      	bx	lr

0800bf56 <inv_q_normalizef>:

void inv_q_normalizef(float *q)
{
 800bf56:	b480      	push	{r7}
 800bf58:	b085      	sub	sp, #20
 800bf5a:	af00      	add	r7, sp, #0
 800bf5c:	6078      	str	r0, [r7, #4]
    INVENSENSE_FUNC_START;
    float normSF = 0;
 800bf5e:	f04f 0300 	mov.w	r3, #0
 800bf62:	60fb      	str	r3, [r7, #12]
    float xHalf = 0;
 800bf64:	f04f 0300 	mov.w	r3, #0
 800bf68:	60bb      	str	r3, [r7, #8]
    normSF = (q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	ed93 7a00 	vldr	s14, [r3]
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	edd3 7a00 	vldr	s15, [r3]
 800bf76:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	3304      	adds	r3, #4
 800bf7e:	edd3 6a00 	vldr	s13, [r3]
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	3304      	adds	r3, #4
 800bf86:	edd3 7a00 	vldr	s15, [r3]
 800bf8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bf8e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	3308      	adds	r3, #8
 800bf96:	edd3 6a00 	vldr	s13, [r3]
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	3308      	adds	r3, #8
 800bf9e:	edd3 7a00 	vldr	s15, [r3]
 800bfa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bfa6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	330c      	adds	r3, #12
 800bfae:	edd3 6a00 	vldr	s13, [r3]
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	330c      	adds	r3, #12
 800bfb6:	edd3 7a00 	vldr	s15, [r3]
 800bfba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bfbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bfc2:	edc7 7a03 	vstr	s15, [r7, #12]
    if (normSF < 2) {
 800bfc6:	edd7 7a03 	vldr	s15, [r7, #12]
 800bfca:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800bfce:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bfd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfd6:	f140 8087 	bpl.w	800c0e8 <inv_q_normalizef+0x192>
        xHalf = 0.5f * normSF;
 800bfda:	edd7 7a03 	vldr	s15, [r7, #12]
 800bfde:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800bfe2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bfe6:	edc7 7a02 	vstr	s15, [r7, #8]
        normSF = normSF * (1.5f - xHalf * normSF * normSF);
 800bfea:	ed97 7a02 	vldr	s14, [r7, #8]
 800bfee:	edd7 7a03 	vldr	s15, [r7, #12]
 800bff2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bff6:	edd7 7a03 	vldr	s15, [r7, #12]
 800bffa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bffe:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800c002:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c006:	ed97 7a03 	vldr	s14, [r7, #12]
 800c00a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c00e:	edc7 7a03 	vstr	s15, [r7, #12]
        normSF = normSF * (1.5f - xHalf * normSF * normSF);
 800c012:	ed97 7a02 	vldr	s14, [r7, #8]
 800c016:	edd7 7a03 	vldr	s15, [r7, #12]
 800c01a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c01e:	edd7 7a03 	vldr	s15, [r7, #12]
 800c022:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c026:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800c02a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c02e:	ed97 7a03 	vldr	s14, [r7, #12]
 800c032:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c036:	edc7 7a03 	vstr	s15, [r7, #12]
        normSF = normSF * (1.5f - xHalf * normSF * normSF);
 800c03a:	ed97 7a02 	vldr	s14, [r7, #8]
 800c03e:	edd7 7a03 	vldr	s15, [r7, #12]
 800c042:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c046:	edd7 7a03 	vldr	s15, [r7, #12]
 800c04a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c04e:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800c052:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c056:	ed97 7a03 	vldr	s14, [r7, #12]
 800c05a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c05e:	edc7 7a03 	vstr	s15, [r7, #12]
        normSF = normSF * (1.5f - xHalf * normSF * normSF);
 800c062:	ed97 7a02 	vldr	s14, [r7, #8]
 800c066:	edd7 7a03 	vldr	s15, [r7, #12]
 800c06a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c06e:	edd7 7a03 	vldr	s15, [r7, #12]
 800c072:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c076:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800c07a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c07e:	ed97 7a03 	vldr	s14, [r7, #12]
 800c082:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c086:	edc7 7a03 	vstr	s15, [r7, #12]
        q[0] *= normSF;
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	ed93 7a00 	vldr	s14, [r3]
 800c090:	edd7 7a03 	vldr	s15, [r7, #12]
 800c094:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	edc3 7a00 	vstr	s15, [r3]
        q[1] *= normSF;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	3304      	adds	r3, #4
 800c0a2:	ed93 7a00 	vldr	s14, [r3]
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	3304      	adds	r3, #4
 800c0aa:	edd7 7a03 	vldr	s15, [r7, #12]
 800c0ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0b2:	edc3 7a00 	vstr	s15, [r3]
        q[2] *= normSF;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	3308      	adds	r3, #8
 800c0ba:	ed93 7a00 	vldr	s14, [r3]
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	3308      	adds	r3, #8
 800c0c2:	edd7 7a03 	vldr	s15, [r7, #12]
 800c0c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0ca:	edc3 7a00 	vstr	s15, [r3]
        q[3] *= normSF;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	330c      	adds	r3, #12
 800c0d2:	ed93 7a00 	vldr	s14, [r3]
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	330c      	adds	r3, #12
 800c0da:	edd7 7a03 	vldr	s15, [r7, #12]
 800c0de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0e2:	edc3 7a00 	vstr	s15, [r3]
 800c0e6:	e012      	b.n	800c10e <inv_q_normalizef+0x1b8>
    } else {
        q[0] = 1.0;
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c0ee:	601a      	str	r2, [r3, #0]
        q[1] = 0.0;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	3304      	adds	r3, #4
 800c0f4:	f04f 0200 	mov.w	r2, #0
 800c0f8:	601a      	str	r2, [r3, #0]
        q[2] = 0.0;
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	3308      	adds	r3, #8
 800c0fe:	f04f 0200 	mov.w	r2, #0
 800c102:	601a      	str	r2, [r3, #0]
        q[3] = 0.0;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	330c      	adds	r3, #12
 800c108:	f04f 0200 	mov.w	r2, #0
 800c10c:	601a      	str	r2, [r3, #0]
    }
    normSF = (q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	ed93 7a00 	vldr	s14, [r3]
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	edd3 7a00 	vldr	s15, [r3]
 800c11a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	3304      	adds	r3, #4
 800c122:	edd3 6a00 	vldr	s13, [r3]
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	3304      	adds	r3, #4
 800c12a:	edd3 7a00 	vldr	s15, [r3]
 800c12e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c132:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	3308      	adds	r3, #8
 800c13a:	edd3 6a00 	vldr	s13, [r3]
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	3308      	adds	r3, #8
 800c142:	edd3 7a00 	vldr	s15, [r3]
 800c146:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c14a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	330c      	adds	r3, #12
 800c152:	edd3 6a00 	vldr	s13, [r3]
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	330c      	adds	r3, #12
 800c15a:	edd3 7a00 	vldr	s15, [r3]
 800c15e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c162:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c166:	edc7 7a03 	vstr	s15, [r7, #12]
}
 800c16a:	bf00      	nop
 800c16c:	3714      	adds	r7, #20
 800c16e:	46bd      	mov	sp, r7
 800c170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c174:	4770      	bx	lr

0800c176 <inv_q_norm4>:

/** Performs a length 4 vector normalization with a square root.
* @param[in,out] q vector to normalize. Returns [1,0,0,0] is magnitude is zero.
*/
void inv_q_norm4(float *q)
{
 800c176:	b580      	push	{r7, lr}
 800c178:	b084      	sub	sp, #16
 800c17a:	af00      	add	r7, sp, #0
 800c17c:	6078      	str	r0, [r7, #4]
    float mag;
    mag = sqrtf(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	ed93 7a00 	vldr	s14, [r3]
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	edd3 7a00 	vldr	s15, [r3]
 800c18a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	3304      	adds	r3, #4
 800c192:	edd3 6a00 	vldr	s13, [r3]
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	3304      	adds	r3, #4
 800c19a:	edd3 7a00 	vldr	s15, [r3]
 800c19e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c1a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	3308      	adds	r3, #8
 800c1aa:	edd3 6a00 	vldr	s13, [r3]
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	3308      	adds	r3, #8
 800c1b2:	edd3 7a00 	vldr	s15, [r3]
 800c1b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c1ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	330c      	adds	r3, #12
 800c1c2:	edd3 6a00 	vldr	s13, [r3]
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	330c      	adds	r3, #12
 800c1ca:	edd3 7a00 	vldr	s15, [r3]
 800c1ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c1d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c1d6:	eeb0 0a67 	vmov.f32	s0, s15
 800c1da:	f003 ffdb 	bl	8010194 <sqrtf>
 800c1de:	ed87 0a03 	vstr	s0, [r7, #12]
    if (mag) {
 800c1e2:	edd7 7a03 	vldr	s15, [r7, #12]
 800c1e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c1ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1ee:	d02e      	beq.n	800c24e <inv_q_norm4+0xd8>
        q[0] /= mag;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	edd3 6a00 	vldr	s13, [r3]
 800c1f6:	ed97 7a03 	vldr	s14, [r7, #12]
 800c1fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	edc3 7a00 	vstr	s15, [r3]
        q[1] /= mag;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	3304      	adds	r3, #4
 800c208:	edd3 6a00 	vldr	s13, [r3]
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	3304      	adds	r3, #4
 800c210:	ed97 7a03 	vldr	s14, [r7, #12]
 800c214:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c218:	edc3 7a00 	vstr	s15, [r3]
        q[2] /= mag;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	3308      	adds	r3, #8
 800c220:	edd3 6a00 	vldr	s13, [r3]
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	3308      	adds	r3, #8
 800c228:	ed97 7a03 	vldr	s14, [r7, #12]
 800c22c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c230:	edc3 7a00 	vstr	s15, [r3]
        q[3] /= mag;
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	330c      	adds	r3, #12
 800c238:	edd3 6a00 	vldr	s13, [r3]
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	330c      	adds	r3, #12
 800c240:	ed97 7a03 	vldr	s14, [r7, #12]
 800c244:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c248:	edc3 7a00 	vstr	s15, [r3]
        q[0] = 1.f;
        q[1] = 0.f;
        q[2] = 0.f;
        q[3] = 0.f;
    }
}
 800c24c:	e012      	b.n	800c274 <inv_q_norm4+0xfe>
        q[0] = 1.f;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c254:	601a      	str	r2, [r3, #0]
        q[1] = 0.f;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	3304      	adds	r3, #4
 800c25a:	f04f 0200 	mov.w	r2, #0
 800c25e:	601a      	str	r2, [r3, #0]
        q[2] = 0.f;
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	3308      	adds	r3, #8
 800c264:	f04f 0200 	mov.w	r2, #0
 800c268:	601a      	str	r2, [r3, #0]
        q[3] = 0.f;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	330c      	adds	r3, #12
 800c26e:	f04f 0200 	mov.w	r2, #0
 800c272:	601a      	str	r2, [r3, #0]
}
 800c274:	bf00      	nop
 800c276:	3710      	adds	r7, #16
 800c278:	46bd      	mov	sp, r7
 800c27a:	bd80      	pop	{r7, pc}

0800c27c <inv_q_invertf>:

void inv_q_invertf(const float *q, float *qInverted)
{
 800c27c:	b480      	push	{r7}
 800c27e:	b083      	sub	sp, #12
 800c280:	af00      	add	r7, sp, #0
 800c282:	6078      	str	r0, [r7, #4]
 800c284:	6039      	str	r1, [r7, #0]
    INVENSENSE_FUNC_START;
    qInverted[0] = q[0];
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681a      	ldr	r2, [r3, #0]
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	601a      	str	r2, [r3, #0]
    qInverted[1] = -q[1];
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	3304      	adds	r3, #4
 800c292:	edd3 7a00 	vldr	s15, [r3]
 800c296:	683b      	ldr	r3, [r7, #0]
 800c298:	3304      	adds	r3, #4
 800c29a:	eef1 7a67 	vneg.f32	s15, s15
 800c29e:	edc3 7a00 	vstr	s15, [r3]
    qInverted[2] = -q[2];
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	3308      	adds	r3, #8
 800c2a6:	edd3 7a00 	vldr	s15, [r3]
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	3308      	adds	r3, #8
 800c2ae:	eef1 7a67 	vneg.f32	s15, s15
 800c2b2:	edc3 7a00 	vstr	s15, [r3]
    qInverted[3] = -q[3];
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	330c      	adds	r3, #12
 800c2ba:	edd3 7a00 	vldr	s15, [r3]
 800c2be:	683b      	ldr	r3, [r7, #0]
 800c2c0:	330c      	adds	r3, #12
 800c2c2:	eef1 7a67 	vneg.f32	s15, s15
 800c2c6:	edc3 7a00 	vstr	s15, [r3]
}
 800c2ca:	bf00      	nop
 800c2cc:	370c      	adds	r7, #12
 800c2ce:	46bd      	mov	sp, r7
 800c2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d4:	4770      	bx	lr

0800c2d6 <inv_quaternion_to_rotation>:
 *             the first row of the matrix. Rotation matrix multiplied
 *             by a 3 element column vector transform a vector from Body
 *             to World.
 */
void inv_quaternion_to_rotation(const long *quat, long *rot)
{
 800c2d6:	b590      	push	{r4, r7, lr}
 800c2d8:	b083      	sub	sp, #12
 800c2da:	af00      	add	r7, sp, #0
 800c2dc:	6078      	str	r0, [r7, #4]
 800c2de:	6039      	str	r1, [r7, #0]
    rot[0] =
        inv_q29_mult(quat[1], quat[1]) + inv_q29_mult(quat[0],
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	3304      	adds	r3, #4
 800c2e4:	681a      	ldr	r2, [r3, #0]
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	3304      	adds	r3, #4
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	4619      	mov	r1, r3
 800c2ee:	4610      	mov	r0, r2
 800c2f0:	f7ff fb7c 	bl	800b9ec <inv_q29_mult>
 800c2f4:	4604      	mov	r4, r0
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681a      	ldr	r2, [r3, #0]
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	4619      	mov	r1, r3
 800c300:	4610      	mov	r0, r2
 800c302:	f7ff fb73 	bl	800b9ec <inv_q29_mult>
 800c306:	4603      	mov	r3, r0
 800c308:	4423      	add	r3, r4
                quat[0]) -
 800c30a:	f103 4240 	add.w	r2, r3, #3221225472	; 0xc0000000
    rot[0] =
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	601a      	str	r2, [r3, #0]
        1073741824L;
    rot[1] =
        inv_q29_mult(quat[1], quat[2]) - inv_q29_mult(quat[3], quat[0]);
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	3304      	adds	r3, #4
 800c316:	681a      	ldr	r2, [r3, #0]
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	3308      	adds	r3, #8
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	4619      	mov	r1, r3
 800c320:	4610      	mov	r0, r2
 800c322:	f7ff fb63 	bl	800b9ec <inv_q29_mult>
 800c326:	4604      	mov	r4, r0
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	330c      	adds	r3, #12
 800c32c:	681a      	ldr	r2, [r3, #0]
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	4619      	mov	r1, r3
 800c334:	4610      	mov	r0, r2
 800c336:	f7ff fb59 	bl	800b9ec <inv_q29_mult>
 800c33a:	4602      	mov	r2, r0
    rot[1] =
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	3304      	adds	r3, #4
        inv_q29_mult(quat[1], quat[2]) - inv_q29_mult(quat[3], quat[0]);
 800c340:	1aa2      	subs	r2, r4, r2
    rot[1] =
 800c342:	601a      	str	r2, [r3, #0]
    rot[2] =
        inv_q29_mult(quat[1], quat[3]) + inv_q29_mult(quat[2], quat[0]);
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	3304      	adds	r3, #4
 800c348:	681a      	ldr	r2, [r3, #0]
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	330c      	adds	r3, #12
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	4619      	mov	r1, r3
 800c352:	4610      	mov	r0, r2
 800c354:	f7ff fb4a 	bl	800b9ec <inv_q29_mult>
 800c358:	4604      	mov	r4, r0
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	3308      	adds	r3, #8
 800c35e:	681a      	ldr	r2, [r3, #0]
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	4619      	mov	r1, r3
 800c366:	4610      	mov	r0, r2
 800c368:	f7ff fb40 	bl	800b9ec <inv_q29_mult>
 800c36c:	4602      	mov	r2, r0
    rot[2] =
 800c36e:	683b      	ldr	r3, [r7, #0]
 800c370:	3308      	adds	r3, #8
        inv_q29_mult(quat[1], quat[3]) + inv_q29_mult(quat[2], quat[0]);
 800c372:	4422      	add	r2, r4
    rot[2] =
 800c374:	601a      	str	r2, [r3, #0]
    rot[3] =
        inv_q29_mult(quat[1], quat[2]) + inv_q29_mult(quat[3], quat[0]);
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	3304      	adds	r3, #4
 800c37a:	681a      	ldr	r2, [r3, #0]
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	3308      	adds	r3, #8
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	4619      	mov	r1, r3
 800c384:	4610      	mov	r0, r2
 800c386:	f7ff fb31 	bl	800b9ec <inv_q29_mult>
 800c38a:	4604      	mov	r4, r0
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	330c      	adds	r3, #12
 800c390:	681a      	ldr	r2, [r3, #0]
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	4619      	mov	r1, r3
 800c398:	4610      	mov	r0, r2
 800c39a:	f7ff fb27 	bl	800b9ec <inv_q29_mult>
 800c39e:	4602      	mov	r2, r0
    rot[3] =
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	330c      	adds	r3, #12
        inv_q29_mult(quat[1], quat[2]) + inv_q29_mult(quat[3], quat[0]);
 800c3a4:	4422      	add	r2, r4
    rot[3] =
 800c3a6:	601a      	str	r2, [r3, #0]
    rot[4] =
        inv_q29_mult(quat[2], quat[2]) + inv_q29_mult(quat[0],
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	3308      	adds	r3, #8
 800c3ac:	681a      	ldr	r2, [r3, #0]
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	3308      	adds	r3, #8
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	4619      	mov	r1, r3
 800c3b6:	4610      	mov	r0, r2
 800c3b8:	f7ff fb18 	bl	800b9ec <inv_q29_mult>
 800c3bc:	4604      	mov	r4, r0
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681a      	ldr	r2, [r3, #0]
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	4619      	mov	r1, r3
 800c3c8:	4610      	mov	r0, r2
 800c3ca:	f7ff fb0f 	bl	800b9ec <inv_q29_mult>
 800c3ce:	4603      	mov	r3, r0
 800c3d0:	18e2      	adds	r2, r4, r3
    rot[4] =
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	3310      	adds	r3, #16
                quat[0]) -
 800c3d6:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
    rot[4] =
 800c3da:	601a      	str	r2, [r3, #0]
        1073741824L;
    rot[5] =
        inv_q29_mult(quat[2], quat[3]) - inv_q29_mult(quat[1], quat[0]);
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	3308      	adds	r3, #8
 800c3e0:	681a      	ldr	r2, [r3, #0]
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	330c      	adds	r3, #12
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	4619      	mov	r1, r3
 800c3ea:	4610      	mov	r0, r2
 800c3ec:	f7ff fafe 	bl	800b9ec <inv_q29_mult>
 800c3f0:	4604      	mov	r4, r0
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	3304      	adds	r3, #4
 800c3f6:	681a      	ldr	r2, [r3, #0]
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	4619      	mov	r1, r3
 800c3fe:	4610      	mov	r0, r2
 800c400:	f7ff faf4 	bl	800b9ec <inv_q29_mult>
 800c404:	4602      	mov	r2, r0
    rot[5] =
 800c406:	683b      	ldr	r3, [r7, #0]
 800c408:	3314      	adds	r3, #20
        inv_q29_mult(quat[2], quat[3]) - inv_q29_mult(quat[1], quat[0]);
 800c40a:	1aa2      	subs	r2, r4, r2
    rot[5] =
 800c40c:	601a      	str	r2, [r3, #0]
    rot[6] =
        inv_q29_mult(quat[1], quat[3]) - inv_q29_mult(quat[2], quat[0]);
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	3304      	adds	r3, #4
 800c412:	681a      	ldr	r2, [r3, #0]
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	330c      	adds	r3, #12
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	4619      	mov	r1, r3
 800c41c:	4610      	mov	r0, r2
 800c41e:	f7ff fae5 	bl	800b9ec <inv_q29_mult>
 800c422:	4604      	mov	r4, r0
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	3308      	adds	r3, #8
 800c428:	681a      	ldr	r2, [r3, #0]
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	4619      	mov	r1, r3
 800c430:	4610      	mov	r0, r2
 800c432:	f7ff fadb 	bl	800b9ec <inv_q29_mult>
 800c436:	4602      	mov	r2, r0
    rot[6] =
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	3318      	adds	r3, #24
        inv_q29_mult(quat[1], quat[3]) - inv_q29_mult(quat[2], quat[0]);
 800c43c:	1aa2      	subs	r2, r4, r2
    rot[6] =
 800c43e:	601a      	str	r2, [r3, #0]
    rot[7] =
        inv_q29_mult(quat[2], quat[3]) + inv_q29_mult(quat[1], quat[0]);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	3308      	adds	r3, #8
 800c444:	681a      	ldr	r2, [r3, #0]
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	330c      	adds	r3, #12
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	4619      	mov	r1, r3
 800c44e:	4610      	mov	r0, r2
 800c450:	f7ff facc 	bl	800b9ec <inv_q29_mult>
 800c454:	4604      	mov	r4, r0
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	3304      	adds	r3, #4
 800c45a:	681a      	ldr	r2, [r3, #0]
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	4619      	mov	r1, r3
 800c462:	4610      	mov	r0, r2
 800c464:	f7ff fac2 	bl	800b9ec <inv_q29_mult>
 800c468:	4602      	mov	r2, r0
    rot[7] =
 800c46a:	683b      	ldr	r3, [r7, #0]
 800c46c:	331c      	adds	r3, #28
        inv_q29_mult(quat[2], quat[3]) + inv_q29_mult(quat[1], quat[0]);
 800c46e:	4422      	add	r2, r4
    rot[7] =
 800c470:	601a      	str	r2, [r3, #0]
    rot[8] =
        inv_q29_mult(quat[3], quat[3]) + inv_q29_mult(quat[0],
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	330c      	adds	r3, #12
 800c476:	681a      	ldr	r2, [r3, #0]
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	330c      	adds	r3, #12
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	4619      	mov	r1, r3
 800c480:	4610      	mov	r0, r2
 800c482:	f7ff fab3 	bl	800b9ec <inv_q29_mult>
 800c486:	4604      	mov	r4, r0
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681a      	ldr	r2, [r3, #0]
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	4619      	mov	r1, r3
 800c492:	4610      	mov	r0, r2
 800c494:	f7ff faaa 	bl	800b9ec <inv_q29_mult>
 800c498:	4603      	mov	r3, r0
 800c49a:	18e2      	adds	r2, r4, r3
    rot[8] =
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	3320      	adds	r3, #32
                quat[0]) -
 800c4a0:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
    rot[8] =
 800c4a4:	601a      	str	r2, [r3, #0]
        1073741824L;
}
 800c4a6:	bf00      	nop
 800c4a8:	370c      	adds	r7, #12
 800c4aa:	46bd      	mov	sp, r7
 800c4ac:	bd90      	pop	{r4, r7, pc}

0800c4ae <inv_row_2_scale>:

    return hash;
}

static unsigned short inv_row_2_scale(const signed char *row)
{
 800c4ae:	b480      	push	{r7}
 800c4b0:	b085      	sub	sp, #20
 800c4b2:	af00      	add	r7, sp, #0
 800c4b4:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	f993 3000 	ldrsb.w	r3, [r3]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	dd02      	ble.n	800c4c6 <inv_row_2_scale+0x18>
        b = 0;
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	81fb      	strh	r3, [r7, #14]
 800c4c4:	e02d      	b.n	800c522 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	f993 3000 	ldrsb.w	r3, [r3]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	da02      	bge.n	800c4d6 <inv_row_2_scale+0x28>
        b = 4;
 800c4d0:	2304      	movs	r3, #4
 800c4d2:	81fb      	strh	r3, [r7, #14]
 800c4d4:	e025      	b.n	800c522 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	3301      	adds	r3, #1
 800c4da:	f993 3000 	ldrsb.w	r3, [r3]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	dd02      	ble.n	800c4e8 <inv_row_2_scale+0x3a>
        b = 1;
 800c4e2:	2301      	movs	r3, #1
 800c4e4:	81fb      	strh	r3, [r7, #14]
 800c4e6:	e01c      	b.n	800c522 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	3301      	adds	r3, #1
 800c4ec:	f993 3000 	ldrsb.w	r3, [r3]
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	da02      	bge.n	800c4fa <inv_row_2_scale+0x4c>
        b = 5;
 800c4f4:	2305      	movs	r3, #5
 800c4f6:	81fb      	strh	r3, [r7, #14]
 800c4f8:	e013      	b.n	800c522 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	3302      	adds	r3, #2
 800c4fe:	f993 3000 	ldrsb.w	r3, [r3]
 800c502:	2b00      	cmp	r3, #0
 800c504:	dd02      	ble.n	800c50c <inv_row_2_scale+0x5e>
        b = 2;
 800c506:	2302      	movs	r3, #2
 800c508:	81fb      	strh	r3, [r7, #14]
 800c50a:	e00a      	b.n	800c522 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	3302      	adds	r3, #2
 800c510:	f993 3000 	ldrsb.w	r3, [r3]
 800c514:	2b00      	cmp	r3, #0
 800c516:	da02      	bge.n	800c51e <inv_row_2_scale+0x70>
        b = 6;
 800c518:	2306      	movs	r3, #6
 800c51a:	81fb      	strh	r3, [r7, #14]
 800c51c:	e001      	b.n	800c522 <inv_row_2_scale+0x74>
    else
        b = 7;		// error
 800c51e:	2307      	movs	r3, #7
 800c520:	81fb      	strh	r3, [r7, #14]
    return b;
 800c522:	89fb      	ldrh	r3, [r7, #14]
}
 800c524:	4618      	mov	r0, r3
 800c526:	3714      	adds	r7, #20
 800c528:	46bd      	mov	sp, r7
 800c52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52e:	4770      	bx	lr

0800c530 <inv_orientation_matrix_to_scalar>:
* The next 2 bits (6 and 7) represent the column the one is on for the third row with
* bit number 8 being the sign. In binary the identity matrix would therefor be:
* 010_001_000 or 0x88 in hex.
*/
unsigned short inv_orientation_matrix_to_scalar(const signed char *mtx)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b084      	sub	sp, #16
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 800c538:	6878      	ldr	r0, [r7, #4]
 800c53a:	f7ff ffb8 	bl	800c4ae <inv_row_2_scale>
 800c53e:	4603      	mov	r3, r0
 800c540:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	3303      	adds	r3, #3
 800c546:	4618      	mov	r0, r3
 800c548:	f7ff ffb1 	bl	800c4ae <inv_row_2_scale>
 800c54c:	4603      	mov	r3, r0
 800c54e:	00db      	lsls	r3, r3, #3
 800c550:	b21a      	sxth	r2, r3
 800c552:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c556:	4313      	orrs	r3, r2
 800c558:	b21b      	sxth	r3, r3
 800c55a:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	3306      	adds	r3, #6
 800c560:	4618      	mov	r0, r3
 800c562:	f7ff ffa4 	bl	800c4ae <inv_row_2_scale>
 800c566:	4603      	mov	r3, r0
 800c568:	019b      	lsls	r3, r3, #6
 800c56a:	b21a      	sxth	r2, r3
 800c56c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c570:	4313      	orrs	r3, r2
 800c572:	b21b      	sxth	r3, r3
 800c574:	81fb      	strh	r3, [r7, #14]


    return scalar;
 800c576:	89fb      	ldrh	r3, [r7, #14]
}
 800c578:	4618      	mov	r0, r3
 800c57a:	3710      	adds	r7, #16
 800c57c:	46bd      	mov	sp, r7
 800c57e:	bd80      	pop	{r7, pc}

0800c580 <inv_convert_to_body_with_scale>:
* @param[in] sensitivity Sensitivity scale
* @param[in] input Input vector, length 3
* @param[out] output Output vector, length 3
*/
void inv_convert_to_body_with_scale(unsigned short orientation, long sensitivity, const long *input, long *output)
{
 800c580:	b590      	push	{r4, r7, lr}
 800c582:	b085      	sub	sp, #20
 800c584:	af00      	add	r7, sp, #0
 800c586:	60b9      	str	r1, [r7, #8]
 800c588:	607a      	str	r2, [r7, #4]
 800c58a:	603b      	str	r3, [r7, #0]
 800c58c:	4603      	mov	r3, r0
 800c58e:	81fb      	strh	r3, [r7, #14]
    output[0] = inv_q30_mult(input[orientation & 0x03] *
 800c590:	89fb      	ldrh	r3, [r7, #14]
 800c592:	f003 0303 	and.w	r3, r3, #3
 800c596:	009b      	lsls	r3, r3, #2
 800c598:	687a      	ldr	r2, [r7, #4]
 800c59a:	4413      	add	r3, r2
 800c59c:	681a      	ldr	r2, [r3, #0]
                             SIGNSET(orientation & 0x004), sensitivity);
 800c59e:	89fb      	ldrh	r3, [r7, #14]
 800c5a0:	f003 0304 	and.w	r3, r3, #4
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d002      	beq.n	800c5ae <inv_convert_to_body_with_scale+0x2e>
 800c5a8:	f04f 33ff 	mov.w	r3, #4294967295
 800c5ac:	e000      	b.n	800c5b0 <inv_convert_to_body_with_scale+0x30>
 800c5ae:	2301      	movs	r3, #1
    output[0] = inv_q30_mult(input[orientation & 0x03] *
 800c5b0:	fb02 f303 	mul.w	r3, r2, r3
 800c5b4:	68b9      	ldr	r1, [r7, #8]
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	f7ff fa44 	bl	800ba44 <inv_q30_mult>
 800c5bc:	4602      	mov	r2, r0
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	601a      	str	r2, [r3, #0]
    output[1] = inv_q30_mult(input[(orientation>>3) & 0x03] *
 800c5c2:	89fb      	ldrh	r3, [r7, #14]
 800c5c4:	08db      	lsrs	r3, r3, #3
 800c5c6:	b29b      	uxth	r3, r3
 800c5c8:	f003 0303 	and.w	r3, r3, #3
 800c5cc:	009b      	lsls	r3, r3, #2
 800c5ce:	687a      	ldr	r2, [r7, #4]
 800c5d0:	4413      	add	r3, r2
 800c5d2:	681a      	ldr	r2, [r3, #0]
                             SIGNSET(orientation & 0x020), sensitivity);
 800c5d4:	89fb      	ldrh	r3, [r7, #14]
 800c5d6:	f003 0320 	and.w	r3, r3, #32
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d002      	beq.n	800c5e4 <inv_convert_to_body_with_scale+0x64>
 800c5de:	f04f 33ff 	mov.w	r3, #4294967295
 800c5e2:	e000      	b.n	800c5e6 <inv_convert_to_body_with_scale+0x66>
 800c5e4:	2301      	movs	r3, #1
    output[1] = inv_q30_mult(input[(orientation>>3) & 0x03] *
 800c5e6:	fb02 f203 	mul.w	r2, r2, r3
 800c5ea:	683b      	ldr	r3, [r7, #0]
 800c5ec:	1d1c      	adds	r4, r3, #4
 800c5ee:	68b9      	ldr	r1, [r7, #8]
 800c5f0:	4610      	mov	r0, r2
 800c5f2:	f7ff fa27 	bl	800ba44 <inv_q30_mult>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	6023      	str	r3, [r4, #0]
    output[2] = inv_q30_mult(input[(orientation>>6) & 0x03] *
 800c5fa:	89fb      	ldrh	r3, [r7, #14]
 800c5fc:	099b      	lsrs	r3, r3, #6
 800c5fe:	b29b      	uxth	r3, r3
 800c600:	f003 0303 	and.w	r3, r3, #3
 800c604:	009b      	lsls	r3, r3, #2
 800c606:	687a      	ldr	r2, [r7, #4]
 800c608:	4413      	add	r3, r2
 800c60a:	681a      	ldr	r2, [r3, #0]
                             SIGNSET(orientation & 0x100), sensitivity);
 800c60c:	89fb      	ldrh	r3, [r7, #14]
 800c60e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c612:	2b00      	cmp	r3, #0
 800c614:	d002      	beq.n	800c61c <inv_convert_to_body_with_scale+0x9c>
 800c616:	f04f 33ff 	mov.w	r3, #4294967295
 800c61a:	e000      	b.n	800c61e <inv_convert_to_body_with_scale+0x9e>
 800c61c:	2301      	movs	r3, #1
    output[2] = inv_q30_mult(input[(orientation>>6) & 0x03] *
 800c61e:	fb02 f203 	mul.w	r2, r2, r3
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	f103 0408 	add.w	r4, r3, #8
 800c628:	68b9      	ldr	r1, [r7, #8]
 800c62a:	4610      	mov	r0, r2
 800c62c:	f7ff fa0a 	bl	800ba44 <inv_q30_mult>
 800c630:	4603      	mov	r3, r0
 800c632:	6023      	str	r3, [r4, #0]
}
 800c634:	bf00      	nop
 800c636:	3714      	adds	r7, #20
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd90      	pop	{r4, r7, pc}

0800c63c <__print_result_location>:
#endif

static inline void __print_result_location(int result,
					   const char *file,
					   const char *func, int line)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b088      	sub	sp, #32
 800c640:	af04      	add	r7, sp, #16
 800c642:	60f8      	str	r0, [r7, #12]
 800c644:	60b9      	str	r1, [r7, #8]
 800c646:	607a      	str	r2, [r7, #4]
 800c648:	603b      	str	r3, [r7, #0]
	MPL_LOGE("%s|%s|%d returning %d\n", file, func, line, result);
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	9302      	str	r3, [sp, #8]
 800c64e:	683b      	ldr	r3, [r7, #0]
 800c650:	9301      	str	r3, [sp, #4]
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	9300      	str	r3, [sp, #0]
 800c656:	68bb      	ldr	r3, [r7, #8]
 800c658:	4a04      	ldr	r2, [pc, #16]	; (800c66c <__print_result_location+0x30>)
 800c65a:	2100      	movs	r1, #0
 800c65c:	2006      	movs	r0, #6
 800c65e:	f7fe faab 	bl	800abb8 <_MLPrintLog>
}
 800c662:	bf00      	nop
 800c664:	3710      	adds	r7, #16
 800c666:	46bd      	mov	sp, r7
 800c668:	bd80      	pop	{r7, pc}
 800c66a:	bf00      	nop
 800c66c:	08012704 	.word	0x08012704

0800c670 <inv_init_mpl>:
/**
 * @brief  Initializes the MPL. Should be called first and once 
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_init_mpl(void)
{
 800c670:	b580      	push	{r7, lr}
 800c672:	af00      	add	r7, sp, #0
    inv_init_storage_manager();
 800c674:	f000 fafc 	bl	800cc70 <inv_init_storage_manager>

    /* initialize the start callback manager */
    INV_ERROR_CHECK(inv_init_start_manager());
 800c678:	f000 fa68 	bl	800cb4c <inv_init_start_manager>
 800c67c:	4603      	mov	r3, r0
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d00a      	beq.n	800c698 <inv_init_mpl+0x28>
 800c682:	f000 fa63 	bl	800cb4c <inv_init_start_manager>
 800c686:	2322      	movs	r3, #34	; 0x22
 800c688:	4a15      	ldr	r2, [pc, #84]	; (800c6e0 <inv_init_mpl+0x70>)
 800c68a:	4916      	ldr	r1, [pc, #88]	; (800c6e4 <inv_init_mpl+0x74>)
 800c68c:	f7ff ffd6 	bl	800c63c <__print_result_location>
 800c690:	f000 fa5c 	bl	800cb4c <inv_init_start_manager>
 800c694:	4603      	mov	r3, r0
 800c696:	e020      	b.n	800c6da <inv_init_mpl+0x6a>

    /* initialize the data builder */
    INV_ERROR_CHECK(inv_init_data_builder());
 800c698:	f7fe fcc6 	bl	800b028 <inv_init_data_builder>
 800c69c:	4603      	mov	r3, r0
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d00a      	beq.n	800c6b8 <inv_init_mpl+0x48>
 800c6a2:	f7fe fcc1 	bl	800b028 <inv_init_data_builder>
 800c6a6:	2325      	movs	r3, #37	; 0x25
 800c6a8:	4a0d      	ldr	r2, [pc, #52]	; (800c6e0 <inv_init_mpl+0x70>)
 800c6aa:	490e      	ldr	r1, [pc, #56]	; (800c6e4 <inv_init_mpl+0x74>)
 800c6ac:	f7ff ffc6 	bl	800c63c <__print_result_location>
 800c6b0:	f7fe fcba 	bl	800b028 <inv_init_data_builder>
 800c6b4:	4603      	mov	r3, r0
 800c6b6:	e010      	b.n	800c6da <inv_init_mpl+0x6a>

    INV_ERROR_CHECK(inv_enable_results_holder());
 800c6b8:	f000 f9e4 	bl	800ca84 <inv_enable_results_holder>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d00a      	beq.n	800c6d8 <inv_init_mpl+0x68>
 800c6c2:	f000 f9df 	bl	800ca84 <inv_enable_results_holder>
 800c6c6:	2327      	movs	r3, #39	; 0x27
 800c6c8:	4a05      	ldr	r2, [pc, #20]	; (800c6e0 <inv_init_mpl+0x70>)
 800c6ca:	4906      	ldr	r1, [pc, #24]	; (800c6e4 <inv_init_mpl+0x74>)
 800c6cc:	f7ff ffb6 	bl	800c63c <__print_result_location>
 800c6d0:	f000 f9d8 	bl	800ca84 <inv_enable_results_holder>
 800c6d4:	4603      	mov	r3, r0
 800c6d6:	e000      	b.n	800c6da <inv_init_mpl+0x6a>

    return INV_SUCCESS;
 800c6d8:	2300      	movs	r3, #0
}
 800c6da:	4618      	mov	r0, r3
 800c6dc:	bd80      	pop	{r7, pc}
 800c6de:	bf00      	nop
 800c6e0:	080133a4 	.word	0x080133a4
 800c6e4:	0801271c 	.word	0x0801271c

0800c6e8 <inv_start_mpl>:
 *  @brief  Starts the MPL. Typically called after inv_init_mpl() or after a
 *          inv_stop_mpl() to start the MPL back up an running.
 *  @return INV_SUCCESS if successful or a non-zero error code otherwise.
 */
inv_error_t inv_start_mpl(void)
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	af00      	add	r7, sp, #0
    INV_ERROR_CHECK(inv_execute_mpl_start_notification());
 800c6ec:	f000 fa9a 	bl	800cc24 <inv_execute_mpl_start_notification>
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d00a      	beq.n	800c70c <inv_start_mpl+0x24>
 800c6f6:	f000 fa95 	bl	800cc24 <inv_execute_mpl_start_notification>
 800c6fa:	2342      	movs	r3, #66	; 0x42
 800c6fc:	4a05      	ldr	r2, [pc, #20]	; (800c714 <inv_start_mpl+0x2c>)
 800c6fe:	4906      	ldr	r1, [pc, #24]	; (800c718 <inv_start_mpl+0x30>)
 800c700:	f7ff ff9c 	bl	800c63c <__print_result_location>
 800c704:	f000 fa8e 	bl	800cc24 <inv_execute_mpl_start_notification>
 800c708:	4603      	mov	r3, r0
 800c70a:	e000      	b.n	800c70e <inv_start_mpl+0x26>
    return INV_SUCCESS;
 800c70c:	2300      	movs	r3, #0
}
 800c70e:	4618      	mov	r0, r3
 800c710:	bd80      	pop	{r7, pc}
 800c712:	bf00      	nop
 800c714:	080133b4 	.word	0x080133b4
 800c718:	0801271c 	.word	0x0801271c

0800c71c <inv_store_gaming_quaternion>:
* Store a quaternion more suitable for gaming. This quaternion is often determined
* using only gyro and accel.
* @param[in] quat Length 4, Quaternion scaled by 2^30
*/
void inv_store_gaming_quaternion(const long *quat, inv_time_t timestamp)
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b082      	sub	sp, #8
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
 800c724:	6039      	str	r1, [r7, #0]
    rh.status |= INV_6_AXIS_QUAT_SET;
 800c726:	4b09      	ldr	r3, [pc, #36]	; (800c74c <inv_store_gaming_quaternion+0x30>)
 800c728:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c72a:	f043 0302 	orr.w	r3, r3, #2
 800c72e:	4a07      	ldr	r2, [pc, #28]	; (800c74c <inv_store_gaming_quaternion+0x30>)
 800c730:	67d3      	str	r3, [r2, #124]	; 0x7c
    memcpy(&rh.gam_quat, quat, sizeof(rh.gam_quat));
 800c732:	2210      	movs	r2, #16
 800c734:	6879      	ldr	r1, [r7, #4]
 800c736:	4806      	ldr	r0, [pc, #24]	; (800c750 <inv_store_gaming_quaternion+0x34>)
 800c738:	f000 fb42 	bl	800cdc0 <memcpy>
    rh.gam_timestamp = timestamp;
 800c73c:	4a03      	ldr	r2, [pc, #12]	; (800c74c <inv_store_gaming_quaternion+0x30>)
 800c73e:	683b      	ldr	r3, [r7, #0]
 800c740:	6253      	str	r3, [r2, #36]	; 0x24
}
 800c742:	bf00      	nop
 800c744:	3708      	adds	r7, #8
 800c746:	46bd      	mov	sp, r7
 800c748:	bd80      	pop	{r7, pc}
 800c74a:	bf00      	nop
 800c74c:	200008a4 	.word	0x200008a4
 800c750:	200008b4 	.word	0x200008b4

0800c754 <inv_set_compass_correction>:
* Sets the quaternion adjustment from 6 axis (accel, gyro) to 9 axis quaternion.
* @param[in] data Quaternion Adjustment
* @param[in] timestamp Timestamp of when this is valid
*/
void inv_set_compass_correction(const long *data, inv_time_t timestamp)
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b082      	sub	sp, #8
 800c758:	af00      	add	r7, sp, #0
 800c75a:	6078      	str	r0, [r7, #4]
 800c75c:	6039      	str	r1, [r7, #0]
    rh.status |= INV_COMPASS_CORRECTION_SET;
 800c75e:	4b09      	ldr	r3, [pc, #36]	; (800c784 <inv_set_compass_correction+0x30>)
 800c760:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c762:	f043 0301 	orr.w	r3, r3, #1
 800c766:	4a07      	ldr	r2, [pc, #28]	; (800c784 <inv_set_compass_correction+0x30>)
 800c768:	67d3      	str	r3, [r2, #124]	; 0x7c
    memcpy(rh.compass_correction, data, sizeof(rh.compass_correction));
 800c76a:	2210      	movs	r2, #16
 800c76c:	6879      	ldr	r1, [r7, #4]
 800c76e:	4806      	ldr	r0, [pc, #24]	; (800c788 <inv_set_compass_correction+0x34>)
 800c770:	f000 fb26 	bl	800cdc0 <memcpy>
    rh.nav_timestamp = timestamp;
 800c774:	4a03      	ldr	r2, [pc, #12]	; (800c784 <inv_set_compass_correction+0x30>)
 800c776:	683b      	ldr	r3, [r7, #0]
 800c778:	6213      	str	r3, [r2, #32]
}
 800c77a:	bf00      	nop
 800c77c:	3708      	adds	r7, #8
 800c77e:	46bd      	mov	sp, r7
 800c780:	bd80      	pop	{r7, pc}
 800c782:	bf00      	nop
 800c784:	200008a4 	.word	0x200008a4
 800c788:	200008e4 	.word	0x200008e4

0800c78c <inv_get_compass_correction>:
* Gets the quaternion adjustment from 6 axis (accel, gyro) to 9 axis quaternion.
* @param[out] data Quaternion Adjustment
* @param[out] timestamp Timestamp of when this is valid
*/
void inv_get_compass_correction(long *data, inv_time_t *timestamp)
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b082      	sub	sp, #8
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
 800c794:	6039      	str	r1, [r7, #0]
    memcpy(data, rh.compass_correction, sizeof(rh.compass_correction));
 800c796:	2210      	movs	r2, #16
 800c798:	4905      	ldr	r1, [pc, #20]	; (800c7b0 <inv_get_compass_correction+0x24>)
 800c79a:	6878      	ldr	r0, [r7, #4]
 800c79c:	f000 fb10 	bl	800cdc0 <memcpy>
    *timestamp = rh.nav_timestamp;
 800c7a0:	4b04      	ldr	r3, [pc, #16]	; (800c7b4 <inv_get_compass_correction+0x28>)
 800c7a2:	6a1a      	ldr	r2, [r3, #32]
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	601a      	str	r2, [r3, #0]
}
 800c7a8:	bf00      	nop
 800c7aa:	3708      	adds	r7, #8
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	bd80      	pop	{r7, pc}
 800c7b0:	200008e4 	.word	0x200008e4
 800c7b4:	200008a4 	.word	0x200008a4

0800c7b8 <inv_get_acc_state>:

/** Gets the accel state set by inv_set_acc_state()
 * @return accel state.
 */
int inv_get_acc_state()
{
 800c7b8:	b480      	push	{r7}
 800c7ba:	af00      	add	r7, sp, #0
    return rh.acc_state;
 800c7bc:	4b03      	ldr	r3, [pc, #12]	; (800c7cc <inv_get_acc_state+0x14>)
 800c7be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
}
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	46bd      	mov	sp, r7
 800c7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c8:	4770      	bx	lr
 800c7ca:	bf00      	nop
 800c7cc:	200008a4 	.word	0x200008a4

0800c7d0 <inv_get_motion_state>:
/** Returns the motion state
* @param[out] cntr Number of previous times a no motion event has occured in a row.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
int inv_get_motion_state(unsigned int *cntr)
{
 800c7d0:	b480      	push	{r7}
 800c7d2:	b083      	sub	sp, #12
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
    *cntr = rh.motion_state_counter;
 800c7d8:	4b06      	ldr	r3, [pc, #24]	; (800c7f4 <inv_get_motion_state+0x24>)
 800c7da:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	601a      	str	r2, [r3, #0]
    return rh.motion_state;
 800c7e0:	4b04      	ldr	r3, [pc, #16]	; (800c7f4 <inv_get_motion_state+0x24>)
 800c7e2:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
}
 800c7e6:	4618      	mov	r0, r3
 800c7e8:	370c      	adds	r7, #12
 800c7ea:	46bd      	mov	sp, r7
 800c7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f0:	4770      	bx	lr
 800c7f2:	bf00      	nop
 800c7f4:	200008a4 	.word	0x200008a4

0800c7f8 <inv_set_motion_state>:
/** Sets the motion state
 * @param[in] state motion state where INV_NO_MOTION is not moving
 *            and INV_MOTION is moving.
 */
void inv_set_motion_state(unsigned char state)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b084      	sub	sp, #16
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	4603      	mov	r3, r0
 800c800:	71fb      	strb	r3, [r7, #7]
    long set;
    if (state == rh.motion_state) {
 800c802:	4b15      	ldr	r3, [pc, #84]	; (800c858 <inv_set_motion_state+0x60>)
 800c804:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800c808:	79fa      	ldrb	r2, [r7, #7]
 800c80a:	429a      	cmp	r2, r3
 800c80c:	d10c      	bne.n	800c828 <inv_set_motion_state+0x30>
        if (state == INV_NO_MOTION) {
 800c80e:	79fb      	ldrb	r3, [r7, #7]
 800c810:	2b02      	cmp	r3, #2
 800c812:	d105      	bne.n	800c820 <inv_set_motion_state+0x28>
            rh.motion_state_counter++;
 800c814:	4b10      	ldr	r3, [pc, #64]	; (800c858 <inv_set_motion_state+0x60>)
 800c816:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c818:	3301      	adds	r3, #1
 800c81a:	4a0f      	ldr	r2, [pc, #60]	; (800c858 <inv_set_motion_state+0x60>)
 800c81c:	6693      	str	r3, [r2, #104]	; 0x68
        } else {
            rh.motion_state_counter = 0;
        }
        return;
 800c81e:	e017      	b.n	800c850 <inv_set_motion_state+0x58>
            rh.motion_state_counter = 0;
 800c820:	4b0d      	ldr	r3, [pc, #52]	; (800c858 <inv_set_motion_state+0x60>)
 800c822:	2200      	movs	r2, #0
 800c824:	669a      	str	r2, [r3, #104]	; 0x68
        return;
 800c826:	e013      	b.n	800c850 <inv_set_motion_state+0x58>
    }
    rh.motion_state_counter = 0;
 800c828:	4b0b      	ldr	r3, [pc, #44]	; (800c858 <inv_set_motion_state+0x60>)
 800c82a:	2200      	movs	r2, #0
 800c82c:	669a      	str	r2, [r3, #104]	; 0x68
    rh.motion_state = state;
 800c82e:	4a0a      	ldr	r2, [pc, #40]	; (800c858 <inv_set_motion_state+0x60>)
 800c830:	79fb      	ldrb	r3, [r7, #7]
 800c832:	f882 3064 	strb.w	r3, [r2, #100]	; 0x64
    /* Equivalent to set = state, but #define's may change. */
    if (state == INV_MOTION)
 800c836:	79fb      	ldrb	r3, [r7, #7]
 800c838:	2b01      	cmp	r3, #1
 800c83a:	d102      	bne.n	800c842 <inv_set_motion_state+0x4a>
        set = INV_MSG_MOTION_EVENT;
 800c83c:	2301      	movs	r3, #1
 800c83e:	60fb      	str	r3, [r7, #12]
 800c840:	e001      	b.n	800c846 <inv_set_motion_state+0x4e>
    else
        set = INV_MSG_NO_MOTION_EVENT;
 800c842:	2302      	movs	r3, #2
 800c844:	60fb      	str	r3, [r7, #12]
    inv_set_message(set, (INV_MSG_MOTION_EVENT | INV_MSG_NO_MOTION_EVENT), 0);
 800c846:	2200      	movs	r2, #0
 800c848:	2103      	movs	r1, #3
 800c84a:	68f8      	ldr	r0, [r7, #12]
 800c84c:	f7fe ffe4 	bl	800b818 <inv_set_message>
}
 800c850:	3710      	adds	r7, #16
 800c852:	46bd      	mov	sp, r7
 800c854:	bd80      	pop	{r7, pc}
 800c856:	bf00      	nop
 800c858:	200008a4 	.word	0x200008a4

0800c85c <inv_get_local_field>:
* @param[out] data Local earth's magnetic field in uT scaled by 2^16.
*            Length = 3. Y typically points north, Z typically points down in
*                        northern hemisphere and up in southern hemisphere.
*/
void inv_get_local_field(long *data)
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b082      	sub	sp, #8
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
    memcpy(data, rh.local_field, sizeof(rh.local_field));
 800c864:	220c      	movs	r2, #12
 800c866:	4904      	ldr	r1, [pc, #16]	; (800c878 <inv_get_local_field+0x1c>)
 800c868:	6878      	ldr	r0, [r7, #4]
 800c86a:	f000 faa9 	bl	800cdc0 <memcpy>
}
 800c86e:	bf00      	nop
 800c870:	3708      	adds	r7, #8
 800c872:	46bd      	mov	sp, r7
 800c874:	bd80      	pop	{r7, pc}
 800c876:	bf00      	nop
 800c878:	200008cc 	.word	0x200008cc

0800c87c <inv_get_gravity>:
/** Gets gravity vector
 * @param[out] data gravity vector in body frame scaled such that 1.0 = 2^30.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_get_gravity(long *data)
{
 800c87c:	b590      	push	{r4, r7, lr}
 800c87e:	b083      	sub	sp, #12
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
    data[0] =
        inv_q29_mult(rh.nav_quat[1], rh.nav_quat[3]) - inv_q29_mult(rh.nav_quat[2], rh.nav_quat[0]);
 800c884:	4b23      	ldr	r3, [pc, #140]	; (800c914 <inv_get_gravity+0x98>)
 800c886:	685b      	ldr	r3, [r3, #4]
 800c888:	4a22      	ldr	r2, [pc, #136]	; (800c914 <inv_get_gravity+0x98>)
 800c88a:	68d2      	ldr	r2, [r2, #12]
 800c88c:	4611      	mov	r1, r2
 800c88e:	4618      	mov	r0, r3
 800c890:	f7ff f8ac 	bl	800b9ec <inv_q29_mult>
 800c894:	4604      	mov	r4, r0
 800c896:	4b1f      	ldr	r3, [pc, #124]	; (800c914 <inv_get_gravity+0x98>)
 800c898:	689b      	ldr	r3, [r3, #8]
 800c89a:	4a1e      	ldr	r2, [pc, #120]	; (800c914 <inv_get_gravity+0x98>)
 800c89c:	6812      	ldr	r2, [r2, #0]
 800c89e:	4611      	mov	r1, r2
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	f7ff f8a3 	bl	800b9ec <inv_q29_mult>
 800c8a6:	4603      	mov	r3, r0
 800c8a8:	1ae2      	subs	r2, r4, r3
    data[0] =
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	601a      	str	r2, [r3, #0]
    data[1] =
        inv_q29_mult(rh.nav_quat[2], rh.nav_quat[3]) + inv_q29_mult(rh.nav_quat[1], rh.nav_quat[0]);
 800c8ae:	4b19      	ldr	r3, [pc, #100]	; (800c914 <inv_get_gravity+0x98>)
 800c8b0:	689b      	ldr	r3, [r3, #8]
 800c8b2:	4a18      	ldr	r2, [pc, #96]	; (800c914 <inv_get_gravity+0x98>)
 800c8b4:	68d2      	ldr	r2, [r2, #12]
 800c8b6:	4611      	mov	r1, r2
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	f7ff f897 	bl	800b9ec <inv_q29_mult>
 800c8be:	4604      	mov	r4, r0
 800c8c0:	4b14      	ldr	r3, [pc, #80]	; (800c914 <inv_get_gravity+0x98>)
 800c8c2:	685b      	ldr	r3, [r3, #4]
 800c8c4:	4a13      	ldr	r2, [pc, #76]	; (800c914 <inv_get_gravity+0x98>)
 800c8c6:	6812      	ldr	r2, [r2, #0]
 800c8c8:	4611      	mov	r1, r2
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	f7ff f88e 	bl	800b9ec <inv_q29_mult>
 800c8d0:	4602      	mov	r2, r0
    data[1] =
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	3304      	adds	r3, #4
        inv_q29_mult(rh.nav_quat[2], rh.nav_quat[3]) + inv_q29_mult(rh.nav_quat[1], rh.nav_quat[0]);
 800c8d6:	4422      	add	r2, r4
    data[1] =
 800c8d8:	601a      	str	r2, [r3, #0]
    data[2] =
        (inv_q29_mult(rh.nav_quat[3], rh.nav_quat[3]) + inv_q29_mult(rh.nav_quat[0], rh.nav_quat[0])) -
 800c8da:	4b0e      	ldr	r3, [pc, #56]	; (800c914 <inv_get_gravity+0x98>)
 800c8dc:	68db      	ldr	r3, [r3, #12]
 800c8de:	4a0d      	ldr	r2, [pc, #52]	; (800c914 <inv_get_gravity+0x98>)
 800c8e0:	68d2      	ldr	r2, [r2, #12]
 800c8e2:	4611      	mov	r1, r2
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	f7ff f881 	bl	800b9ec <inv_q29_mult>
 800c8ea:	4604      	mov	r4, r0
 800c8ec:	4b09      	ldr	r3, [pc, #36]	; (800c914 <inv_get_gravity+0x98>)
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	4a08      	ldr	r2, [pc, #32]	; (800c914 <inv_get_gravity+0x98>)
 800c8f2:	6812      	ldr	r2, [r2, #0]
 800c8f4:	4611      	mov	r1, r2
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	f7ff f878 	bl	800b9ec <inv_q29_mult>
 800c8fc:	4603      	mov	r3, r0
 800c8fe:	18e2      	adds	r2, r4, r3
    data[2] =
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	3308      	adds	r3, #8
        (inv_q29_mult(rh.nav_quat[3], rh.nav_quat[3]) + inv_q29_mult(rh.nav_quat[0], rh.nav_quat[0])) -
 800c904:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
    data[2] =
 800c908:	601a      	str	r2, [r3, #0]
        1073741824L;

    return INV_SUCCESS;
 800c90a:	2300      	movs	r3, #0
}
 800c90c:	4618      	mov	r0, r3
 800c90e:	370c      	adds	r7, #12
 800c910:	46bd      	mov	sp, r7
 800c912:	bd90      	pop	{r4, r7, pc}
 800c914:	200008a4 	.word	0x200008a4

0800c918 <inv_get_6axis_quaternion>:
/** Returns a quaternion based only on gyro and accel.
 * @param[out] data 6-axis  gyro and accel quaternion scaled such that 1.0 = 2^30.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_get_6axis_quaternion(long *data)
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b082      	sub	sp, #8
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	6078      	str	r0, [r7, #4]
    memcpy(data, rh.gam_quat, sizeof(rh.gam_quat));
 800c920:	2210      	movs	r2, #16
 800c922:	4904      	ldr	r1, [pc, #16]	; (800c934 <inv_get_6axis_quaternion+0x1c>)
 800c924:	6878      	ldr	r0, [r7, #4]
 800c926:	f000 fa4b 	bl	800cdc0 <memcpy>
    return INV_SUCCESS;
 800c92a:	2300      	movs	r3, #0
}
 800c92c:	4618      	mov	r0, r3
 800c92e:	3708      	adds	r7, #8
 800c930:	46bd      	mov	sp, r7
 800c932:	bd80      	pop	{r7, pc}
 800c934:	200008b4 	.word	0x200008b4

0800c938 <inv_get_quaternion>:
/** Returns a quaternion.
 * @param[out] data 9-axis quaternion scaled such that 1.0 = 2^30.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_get_quaternion(long *data)
{
 800c938:	b580      	push	{r7, lr}
 800c93a:	b082      	sub	sp, #8
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
    if (rh.status & (INV_COMPASS_CORRECTION_SET | INV_6_AXIS_QUAT_SET)) {
 800c940:	4b0d      	ldr	r3, [pc, #52]	; (800c978 <inv_get_quaternion+0x40>)
 800c942:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c944:	f003 0303 	and.w	r3, r3, #3
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d00a      	beq.n	800c962 <inv_get_quaternion+0x2a>
        inv_q_mult(rh.compass_correction, rh.gam_quat, rh.nav_quat);
 800c94c:	4a0a      	ldr	r2, [pc, #40]	; (800c978 <inv_get_quaternion+0x40>)
 800c94e:	490b      	ldr	r1, [pc, #44]	; (800c97c <inv_get_quaternion+0x44>)
 800c950:	480b      	ldr	r0, [pc, #44]	; (800c980 <inv_get_quaternion+0x48>)
 800c952:	f7ff f8a3 	bl	800ba9c <inv_q_mult>
        rh.status &= ~(INV_COMPASS_CORRECTION_SET | INV_6_AXIS_QUAT_SET);
 800c956:	4b08      	ldr	r3, [pc, #32]	; (800c978 <inv_get_quaternion+0x40>)
 800c958:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c95a:	f023 0303 	bic.w	r3, r3, #3
 800c95e:	4a06      	ldr	r2, [pc, #24]	; (800c978 <inv_get_quaternion+0x40>)
 800c960:	67d3      	str	r3, [r2, #124]	; 0x7c
    }
    memcpy(data, rh.nav_quat, sizeof(rh.nav_quat));
 800c962:	2210      	movs	r2, #16
 800c964:	4904      	ldr	r1, [pc, #16]	; (800c978 <inv_get_quaternion+0x40>)
 800c966:	6878      	ldr	r0, [r7, #4]
 800c968:	f000 fa2a 	bl	800cdc0 <memcpy>
    return INV_SUCCESS;
 800c96c:	2300      	movs	r3, #0
}
 800c96e:	4618      	mov	r0, r3
 800c970:	3708      	adds	r7, #8
 800c972:	46bd      	mov	sp, r7
 800c974:	bd80      	pop	{r7, pc}
 800c976:	bf00      	nop
 800c978:	200008a4 	.word	0x200008a4
 800c97c:	200008b4 	.word	0x200008b4
 800c980:	200008e4 	.word	0x200008e4

0800c984 <inv_get_quaternion_set>:
 * @param[out] data 9-axis quaternion scaled such that 1.0 = 2^30.
 * @param[out] accuracy Accuracy of quaternion, 0-3, where 3 is most accurate.
 * @param[out] timestamp Timestamp of this quaternion in nanoseconds
 */
void inv_get_quaternion_set(long *data, int *accuracy, inv_time_t *timestamp)
{
 800c984:	b580      	push	{r7, lr}
 800c986:	b084      	sub	sp, #16
 800c988:	af00      	add	r7, sp, #0
 800c98a:	60f8      	str	r0, [r7, #12]
 800c98c:	60b9      	str	r1, [r7, #8]
 800c98e:	607a      	str	r2, [r7, #4]
    inv_get_quaternion(data);
 800c990:	68f8      	ldr	r0, [r7, #12]
 800c992:	f7ff ffd1 	bl	800c938 <inv_get_quaternion>
    *timestamp = inv_get_last_timestamp();
 800c996:	f7fe fc11 	bl	800b1bc <inv_get_last_timestamp>
 800c99a:	4602      	mov	r2, r0
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	601a      	str	r2, [r3, #0]
    if (inv_get_compass_on()) {
 800c9a0:	f7fe fbd4 	bl	800b14c <inv_get_compass_on>
 800c9a4:	4603      	mov	r3, r0
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d005      	beq.n	800c9b6 <inv_get_quaternion_set+0x32>
        *accuracy = inv_get_mag_accuracy();
 800c9aa:	f7fe fec5 	bl	800b738 <inv_get_mag_accuracy>
 800c9ae:	4602      	mov	r2, r0
 800c9b0:	68bb      	ldr	r3, [r7, #8]
 800c9b2:	601a      	str	r2, [r3, #0]
    }else if (inv_get_accel_on()) {
        *accuracy = inv_get_accel_accuracy();
    } else {
        *accuracy = 0;
    }
}
 800c9b4:	e018      	b.n	800c9e8 <inv_get_quaternion_set+0x64>
    } else if (inv_get_gyro_on()) {
 800c9b6:	f7fe fbdd 	bl	800b174 <inv_get_gyro_on>
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d005      	beq.n	800c9cc <inv_get_quaternion_set+0x48>
        *accuracy = inv_get_gyro_accuracy();
 800c9c0:	f7fe feae 	bl	800b720 <inv_get_gyro_accuracy>
 800c9c4:	4602      	mov	r2, r0
 800c9c6:	68bb      	ldr	r3, [r7, #8]
 800c9c8:	601a      	str	r2, [r3, #0]
}
 800c9ca:	e00d      	b.n	800c9e8 <inv_get_quaternion_set+0x64>
    }else if (inv_get_accel_on()) {
 800c9cc:	f7fe fbe4 	bl	800b198 <inv_get_accel_on>
 800c9d0:	4603      	mov	r3, r0
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d005      	beq.n	800c9e2 <inv_get_quaternion_set+0x5e>
        *accuracy = inv_get_accel_accuracy();
 800c9d6:	f7fe fec5 	bl	800b764 <inv_get_accel_accuracy>
 800c9da:	4602      	mov	r2, r0
 800c9dc:	68bb      	ldr	r3, [r7, #8]
 800c9de:	601a      	str	r2, [r3, #0]
}
 800c9e0:	e002      	b.n	800c9e8 <inv_get_quaternion_set+0x64>
        *accuracy = 0;
 800c9e2:	68bb      	ldr	r3, [r7, #8]
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	601a      	str	r2, [r3, #0]
}
 800c9e8:	bf00      	nop
 800c9ea:	3710      	adds	r7, #16
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	bd80      	pop	{r7, pc}

0800c9f0 <inv_generate_results>:
 * registered by inv_start_results_holder().
 * @param[in] sensor_cal New sensor data to process.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_generate_results(struct inv_sensor_cal_t *sensor_cal)
{
 800c9f0:	b480      	push	{r7}
 800c9f2:	b083      	sub	sp, #12
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	6078      	str	r0, [r7, #4]
    rh.sensor = sensor_cal;
 800c9f8:	4a05      	ldr	r2, [pc, #20]	; (800ca10 <inv_generate_results+0x20>)
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    return INV_SUCCESS;
 800ca00:	2300      	movs	r3, #0
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	370c      	adds	r7, #12
 800ca06:	46bd      	mov	sp, r7
 800ca08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0c:	4770      	bx	lr
 800ca0e:	bf00      	nop
 800ca10:	200008a4 	.word	0x200008a4

0800ca14 <inv_start_results_holder>:
/** Function to turn on this module. This is automatically called by
 *  inv_enable_results_holder(). Typically not called by users.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_start_results_holder(void)
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	af00      	add	r7, sp, #0
    inv_register_data_cb(inv_generate_results, INV_PRIORITY_RESULTS_HOLDER,
 800ca18:	2207      	movs	r2, #7
 800ca1a:	f44f 7148 	mov.w	r1, #800	; 0x320
 800ca1e:	4803      	ldr	r0, [pc, #12]	; (800ca2c <inv_start_results_holder+0x18>)
 800ca20:	f7fe fd56 	bl	800b4d0 <inv_register_data_cb>
        INV_GYRO_NEW | INV_ACCEL_NEW | INV_MAG_NEW);
    return INV_SUCCESS;
 800ca24:	2300      	movs	r3, #0
}
 800ca26:	4618      	mov	r0, r3
 800ca28:	bd80      	pop	{r7, pc}
 800ca2a:	bf00      	nop
 800ca2c:	0800c9f1 	.word	0x0800c9f1

0800ca30 <inv_init_results_holder>:
* enable function inv_enable_results_holder(). It may be called any time the feature is enabled, but
* is typically not needed to be called by outside callers.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_init_results_holder(void)
{
 800ca30:	b580      	push	{r7, lr}
 800ca32:	af00      	add	r7, sp, #0
    memset(&rh, 0, sizeof(rh));
 800ca34:	2288      	movs	r2, #136	; 0x88
 800ca36:	2100      	movs	r1, #0
 800ca38:	4810      	ldr	r0, [pc, #64]	; (800ca7c <inv_init_results_holder+0x4c>)
 800ca3a:	f000 f9e9 	bl	800ce10 <memset>
    rh.mag_scale[0] = 1L<<30;
 800ca3e:	4b0f      	ldr	r3, [pc, #60]	; (800ca7c <inv_init_results_holder+0x4c>)
 800ca40:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800ca44:	635a      	str	r2, [r3, #52]	; 0x34
    rh.mag_scale[1] = 1L<<30;
 800ca46:	4b0d      	ldr	r3, [pc, #52]	; (800ca7c <inv_init_results_holder+0x4c>)
 800ca48:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800ca4c:	639a      	str	r2, [r3, #56]	; 0x38
    rh.mag_scale[2] = 1L<<30;
 800ca4e:	4b0b      	ldr	r3, [pc, #44]	; (800ca7c <inv_init_results_holder+0x4c>)
 800ca50:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800ca54:	63da      	str	r2, [r3, #60]	; 0x3c
    rh.compass_correction[0] = 1L<<30;
 800ca56:	4b09      	ldr	r3, [pc, #36]	; (800ca7c <inv_init_results_holder+0x4c>)
 800ca58:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800ca5c:	641a      	str	r2, [r3, #64]	; 0x40
    rh.gam_quat[0] = 1L<<30;
 800ca5e:	4b07      	ldr	r3, [pc, #28]	; (800ca7c <inv_init_results_holder+0x4c>)
 800ca60:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800ca64:	611a      	str	r2, [r3, #16]
    rh.nav_quat[0] = 1L<<30;
 800ca66:	4b05      	ldr	r3, [pc, #20]	; (800ca7c <inv_init_results_holder+0x4c>)
 800ca68:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800ca6c:	601a      	str	r2, [r3, #0]
    rh.quat_confidence_interval = (float)M_PI;
 800ca6e:	4b03      	ldr	r3, [pc, #12]	; (800ca7c <inv_init_results_holder+0x4c>)
 800ca70:	4a03      	ldr	r2, [pc, #12]	; (800ca80 <inv_init_results_holder+0x50>)
 800ca72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    return INV_SUCCESS;
 800ca76:	2300      	movs	r3, #0
}
 800ca78:	4618      	mov	r0, r3
 800ca7a:	bd80      	pop	{r7, pc}
 800ca7c:	200008a4 	.word	0x200008a4
 800ca80:	40490fdb 	.word	0x40490fdb

0800ca84 <inv_enable_results_holder>:

/** Turns on storage of results.
*/
inv_error_t inv_enable_results_holder()
{
 800ca84:	b580      	push	{r7, lr}
 800ca86:	b082      	sub	sp, #8
 800ca88:	af00      	add	r7, sp, #0
    inv_error_t result;
    result = inv_init_results_holder();
 800ca8a:	f7ff ffd1 	bl	800ca30 <inv_init_results_holder>
 800ca8e:	6078      	str	r0, [r7, #4]
    if ( result ) {
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d001      	beq.n	800ca9a <inv_enable_results_holder+0x16>
        return result;
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	e004      	b.n	800caa4 <inv_enable_results_holder+0x20>
    }

    result = inv_register_mpl_start_notification(inv_start_results_holder);
 800ca9a:	4804      	ldr	r0, [pc, #16]	; (800caac <inv_enable_results_holder+0x28>)
 800ca9c:	f000 f8a2 	bl	800cbe4 <inv_register_mpl_start_notification>
 800caa0:	6078      	str	r0, [r7, #4]
    return result;
 800caa2:	687b      	ldr	r3, [r7, #4]
}
 800caa4:	4618      	mov	r0, r3
 800caa6:	3708      	adds	r7, #8
 800caa8:	46bd      	mov	sp, r7
 800caaa:	bd80      	pop	{r7, pc}
 800caac:	0800ca15 	.word	0x0800ca15

0800cab0 <inv_got_compass_bias>:
/** Sets state of if we know the compass bias.
 * @return return 1 if we know the compass bias, 0 if not.
 *            it is set with inv_set_compass_bias_found()
 */
int inv_got_compass_bias()
{
 800cab0:	b480      	push	{r7}
 800cab2:	af00      	add	r7, sp, #0
    return rh.got_compass_bias;
 800cab4:	4b03      	ldr	r3, [pc, #12]	; (800cac4 <inv_got_compass_bias+0x14>)
 800cab6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
}
 800cab8:	4618      	mov	r0, r3
 800caba:	46bd      	mov	sp, r7
 800cabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac0:	4770      	bx	lr
 800cac2:	bf00      	nop
 800cac4:	200008a4 	.word	0x200008a4

0800cac8 <inv_set_compass_bias_found>:
/** Sets whether we know the compass bias
 * @param[in] state Set to 1 if we know the compass bias. 
 *            Can be retrieved with inv_got_compass_bias()
 */
void inv_set_compass_bias_found(int state)
{
 800cac8:	b480      	push	{r7}
 800caca:	b083      	sub	sp, #12
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
    rh.got_compass_bias = state;
 800cad0:	4a04      	ldr	r2, [pc, #16]	; (800cae4 <inv_set_compass_bias_found+0x1c>)
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	6713      	str	r3, [r2, #112]	; 0x70
}
 800cad6:	bf00      	nop
 800cad8:	370c      	adds	r7, #12
 800cada:	46bd      	mov	sp, r7
 800cadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae0:	4770      	bx	lr
 800cae2:	bf00      	nop
 800cae4:	200008a4 	.word	0x200008a4

0800cae8 <inv_get_linear_accel>:
 *                with gravity removed
 *  @return     INV_SUCCESS if successful
 *              INV_ERROR_INVALID_PARAMETER if invalid input pointer
 */
inv_error_t inv_get_linear_accel(long *data)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b086      	sub	sp, #24
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
    long gravity[3];

    if (data != NULL)
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d024      	beq.n	800cb40 <inv_get_linear_accel+0x58>
    {
        inv_get_accel_set(data, NULL, NULL);
 800caf6:	2200      	movs	r2, #0
 800caf8:	2100      	movs	r1, #0
 800cafa:	6878      	ldr	r0, [r7, #4]
 800cafc:	f7fe fdda 	bl	800b6b4 <inv_get_accel_set>
        inv_get_gravity(gravity);
 800cb00:	f107 030c 	add.w	r3, r7, #12
 800cb04:	4618      	mov	r0, r3
 800cb06:	f7ff feb9 	bl	800c87c <inv_get_gravity>
        data[0] -= gravity[0] >> 14;
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681a      	ldr	r2, [r3, #0]
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	139b      	asrs	r3, r3, #14
 800cb12:	1ad2      	subs	r2, r2, r3
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	601a      	str	r2, [r3, #0]
        data[1] -= gravity[1] >> 14;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	3304      	adds	r3, #4
 800cb1c:	6819      	ldr	r1, [r3, #0]
 800cb1e:	693b      	ldr	r3, [r7, #16]
 800cb20:	139a      	asrs	r2, r3, #14
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	3304      	adds	r3, #4
 800cb26:	1a8a      	subs	r2, r1, r2
 800cb28:	601a      	str	r2, [r3, #0]
        data[2] -= gravity[2] >> 14;
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	3308      	adds	r3, #8
 800cb2e:	6819      	ldr	r1, [r3, #0]
 800cb30:	697b      	ldr	r3, [r7, #20]
 800cb32:	139a      	asrs	r2, r3, #14
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	3308      	adds	r3, #8
 800cb38:	1a8a      	subs	r2, r1, r2
 800cb3a:	601a      	str	r2, [r3, #0]
        return INV_SUCCESS;
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	e000      	b.n	800cb42 <inv_get_linear_accel+0x5a>
    }
    else {
        return INV_ERROR_INVALID_PARAMETER;
 800cb40:	2316      	movs	r3, #22
    }
}
 800cb42:	4618      	mov	r0, r3
 800cb44:	3718      	adds	r7, #24
 800cb46:	46bd      	mov	sp, r7
 800cb48:	bd80      	pop	{r7, pc}
	...

0800cb4c <inv_init_start_manager>:

/** Initilize the start manager. Typically called by inv_start_mpl();
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_init_start_manager(void)
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	af00      	add	r7, sp, #0
    memset(&inv_start_cb, 0, sizeof(inv_start_cb));
 800cb50:	2254      	movs	r2, #84	; 0x54
 800cb52:	2100      	movs	r1, #0
 800cb54:	4802      	ldr	r0, [pc, #8]	; (800cb60 <inv_init_start_manager+0x14>)
 800cb56:	f000 f95b 	bl	800ce10 <memset>
    return INV_SUCCESS;
 800cb5a:	2300      	movs	r3, #0
}
 800cb5c:	4618      	mov	r0, r3
 800cb5e:	bd80      	pop	{r7, pc}
 800cb60:	2000092c 	.word	0x2000092c

0800cb64 <inv_unregister_mpl_start_notification>:
/** Removes a callback from start notification
* @param[in] start_cb function to remove from start notification
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_unregister_mpl_start_notification(inv_error_t (*start_cb)(void))
{
 800cb64:	b580      	push	{r7, lr}
 800cb66:	b084      	sub	sp, #16
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
    int kk;

    for (kk=0; kk<inv_start_cb.num_cb; ++kk) {
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	60fb      	str	r3, [r7, #12]
 800cb70:	e02b      	b.n	800cbca <inv_unregister_mpl_start_notification+0x66>
        if (inv_start_cb.start_cb[kk] == start_cb) {
 800cb72:	4a1b      	ldr	r2, [pc, #108]	; (800cbe0 <inv_unregister_mpl_start_notification+0x7c>)
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	009b      	lsls	r3, r3, #2
 800cb78:	4413      	add	r3, r2
 800cb7a:	685b      	ldr	r3, [r3, #4]
 800cb7c:	687a      	ldr	r2, [r7, #4]
 800cb7e:	429a      	cmp	r2, r3
 800cb80:	d120      	bne.n	800cbc4 <inv_unregister_mpl_start_notification+0x60>
            // Found the match
            if (kk != (inv_start_cb.num_cb-1)) {
 800cb82:	4b17      	ldr	r3, [pc, #92]	; (800cbe0 <inv_unregister_mpl_start_notification+0x7c>)
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	3b01      	subs	r3, #1
 800cb88:	68fa      	ldr	r2, [r7, #12]
 800cb8a:	429a      	cmp	r2, r3
 800cb8c:	d013      	beq.n	800cbb6 <inv_unregister_mpl_start_notification+0x52>
                memmove(&inv_start_cb.start_cb[kk],
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	009b      	lsls	r3, r3, #2
 800cb92:	4a13      	ldr	r2, [pc, #76]	; (800cbe0 <inv_unregister_mpl_start_notification+0x7c>)
 800cb94:	4413      	add	r3, r2
 800cb96:	1d18      	adds	r0, r3, #4
                    &inv_start_cb.start_cb[kk+1],
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	3301      	adds	r3, #1
 800cb9c:	009b      	lsls	r3, r3, #2
 800cb9e:	4a10      	ldr	r2, [pc, #64]	; (800cbe0 <inv_unregister_mpl_start_notification+0x7c>)
 800cba0:	4413      	add	r3, r2
 800cba2:	1d19      	adds	r1, r3, #4
                    (inv_start_cb.num_cb-kk-1)*sizeof(inv_start_cb_func));
 800cba4:	4b0e      	ldr	r3, [pc, #56]	; (800cbe0 <inv_unregister_mpl_start_notification+0x7c>)
 800cba6:	681a      	ldr	r2, [r3, #0]
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	1ad3      	subs	r3, r2, r3
 800cbac:	3b01      	subs	r3, #1
                memmove(&inv_start_cb.start_cb[kk],
 800cbae:	009b      	lsls	r3, r3, #2
 800cbb0:	461a      	mov	r2, r3
 800cbb2:	f000 f913 	bl	800cddc <memmove>
            }
            inv_start_cb.num_cb--;
 800cbb6:	4b0a      	ldr	r3, [pc, #40]	; (800cbe0 <inv_unregister_mpl_start_notification+0x7c>)
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	3b01      	subs	r3, #1
 800cbbc:	4a08      	ldr	r2, [pc, #32]	; (800cbe0 <inv_unregister_mpl_start_notification+0x7c>)
 800cbbe:	6013      	str	r3, [r2, #0]
            return INV_SUCCESS;
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	e008      	b.n	800cbd6 <inv_unregister_mpl_start_notification+0x72>
    for (kk=0; kk<inv_start_cb.num_cb; ++kk) {
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	3301      	adds	r3, #1
 800cbc8:	60fb      	str	r3, [r7, #12]
 800cbca:	4b05      	ldr	r3, [pc, #20]	; (800cbe0 <inv_unregister_mpl_start_notification+0x7c>)
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	68fa      	ldr	r2, [r7, #12]
 800cbd0:	429a      	cmp	r2, r3
 800cbd2:	dbce      	blt.n	800cb72 <inv_unregister_mpl_start_notification+0xe>
        }
    }
    return INV_ERROR_INVALID_PARAMETER;
 800cbd4:	2316      	movs	r3, #22
}
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	3710      	adds	r7, #16
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	bd80      	pop	{r7, pc}
 800cbde:	bf00      	nop
 800cbe0:	2000092c 	.word	0x2000092c

0800cbe4 <inv_register_mpl_start_notification>:
* @param[in] start_cb Function callback that will be called when inv_start_mpl() is
*            called.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_register_mpl_start_notification(inv_error_t (*start_cb)(void))
{
 800cbe4:	b480      	push	{r7}
 800cbe6:	b083      	sub	sp, #12
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
    if (inv_start_cb.num_cb >= INV_MAX_START_CB)
 800cbec:	4b0c      	ldr	r3, [pc, #48]	; (800cc20 <inv_register_mpl_start_notification+0x3c>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	2b13      	cmp	r3, #19
 800cbf2:	dd01      	ble.n	800cbf8 <inv_register_mpl_start_notification+0x14>
        return INV_ERROR_INVALID_PARAMETER;
 800cbf4:	2316      	movs	r3, #22
 800cbf6:	e00c      	b.n	800cc12 <inv_register_mpl_start_notification+0x2e>

    inv_start_cb.start_cb[inv_start_cb.num_cb] = start_cb;
 800cbf8:	4b09      	ldr	r3, [pc, #36]	; (800cc20 <inv_register_mpl_start_notification+0x3c>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	4a08      	ldr	r2, [pc, #32]	; (800cc20 <inv_register_mpl_start_notification+0x3c>)
 800cbfe:	009b      	lsls	r3, r3, #2
 800cc00:	4413      	add	r3, r2
 800cc02:	687a      	ldr	r2, [r7, #4]
 800cc04:	605a      	str	r2, [r3, #4]
    inv_start_cb.num_cb++;
 800cc06:	4b06      	ldr	r3, [pc, #24]	; (800cc20 <inv_register_mpl_start_notification+0x3c>)
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	3301      	adds	r3, #1
 800cc0c:	4a04      	ldr	r2, [pc, #16]	; (800cc20 <inv_register_mpl_start_notification+0x3c>)
 800cc0e:	6013      	str	r3, [r2, #0]
    return INV_SUCCESS;
 800cc10:	2300      	movs	r3, #0
}
 800cc12:	4618      	mov	r0, r3
 800cc14:	370c      	adds	r7, #12
 800cc16:	46bd      	mov	sp, r7
 800cc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1c:	4770      	bx	lr
 800cc1e:	bf00      	nop
 800cc20:	2000092c 	.word	0x2000092c

0800cc24 <inv_execute_mpl_start_notification>:
/** Callback all the functions that want to be notified when inv_start_mpl() was
* called.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_execute_mpl_start_notification(void)
{
 800cc24:	b580      	push	{r7, lr}
 800cc26:	b084      	sub	sp, #16
 800cc28:	af00      	add	r7, sp, #0
    inv_error_t result,first_error;
    int kk;

    first_error = INV_SUCCESS;
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	60fb      	str	r3, [r7, #12]

    for (kk = 0; kk < inv_start_cb.num_cb; ++kk) {
 800cc2e:	2300      	movs	r3, #0
 800cc30:	60bb      	str	r3, [r7, #8]
 800cc32:	e011      	b.n	800cc58 <inv_execute_mpl_start_notification+0x34>
        result = inv_start_cb.start_cb[kk]();
 800cc34:	4a0d      	ldr	r2, [pc, #52]	; (800cc6c <inv_execute_mpl_start_notification+0x48>)
 800cc36:	68bb      	ldr	r3, [r7, #8]
 800cc38:	009b      	lsls	r3, r3, #2
 800cc3a:	4413      	add	r3, r2
 800cc3c:	685b      	ldr	r3, [r3, #4]
 800cc3e:	4798      	blx	r3
 800cc40:	6078      	str	r0, [r7, #4]
        if (result && (first_error == INV_SUCCESS)) {
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d004      	beq.n	800cc52 <inv_execute_mpl_start_notification+0x2e>
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d101      	bne.n	800cc52 <inv_execute_mpl_start_notification+0x2e>
            first_error = result;
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	60fb      	str	r3, [r7, #12]
    for (kk = 0; kk < inv_start_cb.num_cb; ++kk) {
 800cc52:	68bb      	ldr	r3, [r7, #8]
 800cc54:	3301      	adds	r3, #1
 800cc56:	60bb      	str	r3, [r7, #8]
 800cc58:	4b04      	ldr	r3, [pc, #16]	; (800cc6c <inv_execute_mpl_start_notification+0x48>)
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	68ba      	ldr	r2, [r7, #8]
 800cc5e:	429a      	cmp	r2, r3
 800cc60:	dbe8      	blt.n	800cc34 <inv_execute_mpl_start_notification+0x10>
        }
    }
    return first_error;
 800cc62:	68fb      	ldr	r3, [r7, #12]
}
 800cc64:	4618      	mov	r0, r3
 800cc66:	3710      	adds	r7, #16
 800cc68:	46bd      	mov	sp, r7
 800cc6a:	bd80      	pop	{r7, pc}
 800cc6c:	2000092c 	.word	0x2000092c

0800cc70 <inv_init_storage_manager>:
static struct data_storage_t ds;

/** Should be called once before using any of the storage methods. Typically
* called first by inv_init_mpl().*/
void inv_init_storage_manager()
{
 800cc70:	b580      	push	{r7, lr}
 800cc72:	af00      	add	r7, sp, #0
    memset(&ds, 0, sizeof(ds));
 800cc74:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800cc78:	2100      	movs	r1, #0
 800cc7a:	4804      	ldr	r0, [pc, #16]	; (800cc8c <inv_init_storage_manager+0x1c>)
 800cc7c:	f000 f8c8 	bl	800ce10 <memset>
    ds.total_size = sizeof(struct data_header_t);
 800cc80:	4b02      	ldr	r3, [pc, #8]	; (800cc8c <inv_init_storage_manager+0x1c>)
 800cc82:	220c      	movs	r2, #12
 800cc84:	605a      	str	r2, [r3, #4]
}
 800cc86:	bf00      	nop
 800cc88:	bd80      	pop	{r7, pc}
 800cc8a:	bf00      	nop
 800cc8c:	20000980 	.word	0x20000980

0800cc90 <inv_register_load_store>:
*                    The key should change when your type of data for storage changes.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_register_load_store(inv_error_t (*load_func)(const unsigned char *data),
                                    inv_error_t (*save_func)(unsigned char *data), size_t size, unsigned int key)
{
 800cc90:	b480      	push	{r7}
 800cc92:	b087      	sub	sp, #28
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	60f8      	str	r0, [r7, #12]
 800cc98:	60b9      	str	r1, [r7, #8]
 800cc9a:	607a      	str	r2, [r7, #4]
 800cc9c:	603b      	str	r3, [r7, #0]
    int kk;
    // Check if this has been registered already
    for (kk=0; kk<ds.num; ++kk) {
 800cc9e:	2300      	movs	r3, #0
 800cca0:	617b      	str	r3, [r7, #20]
 800cca2:	e010      	b.n	800ccc6 <inv_register_load_store+0x36>
        if (key == ds.hd[kk].key) {
 800cca4:	4929      	ldr	r1, [pc, #164]	; (800cd4c <inv_register_load_store+0xbc>)
 800cca6:	697a      	ldr	r2, [r7, #20]
 800cca8:	4613      	mov	r3, r2
 800ccaa:	005b      	lsls	r3, r3, #1
 800ccac:	4413      	add	r3, r2
 800ccae:	009b      	lsls	r3, r3, #2
 800ccb0:	440b      	add	r3, r1
 800ccb2:	33b0      	adds	r3, #176	; 0xb0
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	683a      	ldr	r2, [r7, #0]
 800ccb8:	429a      	cmp	r2, r3
 800ccba:	d101      	bne.n	800ccc0 <inv_register_load_store+0x30>
            return INV_ERROR_INVALID_PARAMETER;
 800ccbc:	2316      	movs	r3, #22
 800ccbe:	e03e      	b.n	800cd3e <inv_register_load_store+0xae>
    for (kk=0; kk<ds.num; ++kk) {
 800ccc0:	697b      	ldr	r3, [r7, #20]
 800ccc2:	3301      	adds	r3, #1
 800ccc4:	617b      	str	r3, [r7, #20]
 800ccc6:	4b21      	ldr	r3, [pc, #132]	; (800cd4c <inv_register_load_store+0xbc>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	697a      	ldr	r2, [r7, #20]
 800cccc:	429a      	cmp	r2, r3
 800ccce:	dbe9      	blt.n	800cca4 <inv_register_load_store+0x14>
        }
    }
    // Make sure there is room
    if (ds.num >= NUM_STORAGE_BOXES) {
 800ccd0:	4b1e      	ldr	r3, [pc, #120]	; (800cd4c <inv_register_load_store+0xbc>)
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	2b13      	cmp	r3, #19
 800ccd6:	dd01      	ble.n	800ccdc <inv_register_load_store+0x4c>
        return INV_ERROR_INVALID_PARAMETER;
 800ccd8:	2316      	movs	r3, #22
 800ccda:	e030      	b.n	800cd3e <inv_register_load_store+0xae>
    }
    // Add to list
    ds.hd[ds.num].key = key;
 800ccdc:	4b1b      	ldr	r3, [pc, #108]	; (800cd4c <inv_register_load_store+0xbc>)
 800ccde:	681a      	ldr	r2, [r3, #0]
 800cce0:	491a      	ldr	r1, [pc, #104]	; (800cd4c <inv_register_load_store+0xbc>)
 800cce2:	4613      	mov	r3, r2
 800cce4:	005b      	lsls	r3, r3, #1
 800cce6:	4413      	add	r3, r2
 800cce8:	009b      	lsls	r3, r3, #2
 800ccea:	440b      	add	r3, r1
 800ccec:	33b0      	adds	r3, #176	; 0xb0
 800ccee:	683a      	ldr	r2, [r7, #0]
 800ccf0:	601a      	str	r2, [r3, #0]
    ds.hd[ds.num].size = size;
 800ccf2:	4b16      	ldr	r3, [pc, #88]	; (800cd4c <inv_register_load_store+0xbc>)
 800ccf4:	681a      	ldr	r2, [r3, #0]
 800ccf6:	6879      	ldr	r1, [r7, #4]
 800ccf8:	4814      	ldr	r0, [pc, #80]	; (800cd4c <inv_register_load_store+0xbc>)
 800ccfa:	4613      	mov	r3, r2
 800ccfc:	005b      	lsls	r3, r3, #1
 800ccfe:	4413      	add	r3, r2
 800cd00:	009b      	lsls	r3, r3, #2
 800cd02:	4403      	add	r3, r0
 800cd04:	33a8      	adds	r3, #168	; 0xa8
 800cd06:	6019      	str	r1, [r3, #0]
    ds.load[ds.num] = load_func;
 800cd08:	4b10      	ldr	r3, [pc, #64]	; (800cd4c <inv_register_load_store+0xbc>)
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	490f      	ldr	r1, [pc, #60]	; (800cd4c <inv_register_load_store+0xbc>)
 800cd0e:	3302      	adds	r3, #2
 800cd10:	68fa      	ldr	r2, [r7, #12]
 800cd12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    ds.save[ds.num] = save_func;
 800cd16:	4b0d      	ldr	r3, [pc, #52]	; (800cd4c <inv_register_load_store+0xbc>)
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	490c      	ldr	r1, [pc, #48]	; (800cd4c <inv_register_load_store+0xbc>)
 800cd1c:	3316      	adds	r3, #22
 800cd1e:	68ba      	ldr	r2, [r7, #8]
 800cd20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    ds.total_size += size + sizeof(struct data_header_t);
 800cd24:	4b09      	ldr	r3, [pc, #36]	; (800cd4c <inv_register_load_store+0xbc>)
 800cd26:	685a      	ldr	r2, [r3, #4]
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	4413      	add	r3, r2
 800cd2c:	330c      	adds	r3, #12
 800cd2e:	4a07      	ldr	r2, [pc, #28]	; (800cd4c <inv_register_load_store+0xbc>)
 800cd30:	6053      	str	r3, [r2, #4]
    ds.num++;
 800cd32:	4b06      	ldr	r3, [pc, #24]	; (800cd4c <inv_register_load_store+0xbc>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	3301      	adds	r3, #1
 800cd38:	4a04      	ldr	r2, [pc, #16]	; (800cd4c <inv_register_load_store+0xbc>)
 800cd3a:	6013      	str	r3, [r2, #0]

    return INV_SUCCESS;
 800cd3c:	2300      	movs	r3, #0
}
 800cd3e:	4618      	mov	r0, r3
 800cd40:	371c      	adds	r7, #28
 800cd42:	46bd      	mov	sp, r7
 800cd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd48:	4770      	bx	lr
 800cd4a:	bf00      	nop
 800cd4c:	20000980 	.word	0x20000980

0800cd50 <__errno>:
 800cd50:	4b01      	ldr	r3, [pc, #4]	; (800cd58 <__errno+0x8>)
 800cd52:	6818      	ldr	r0, [r3, #0]
 800cd54:	4770      	bx	lr
 800cd56:	bf00      	nop
 800cd58:	20000048 	.word	0x20000048

0800cd5c <__libc_init_array>:
 800cd5c:	b570      	push	{r4, r5, r6, lr}
 800cd5e:	4d0d      	ldr	r5, [pc, #52]	; (800cd94 <__libc_init_array+0x38>)
 800cd60:	4c0d      	ldr	r4, [pc, #52]	; (800cd98 <__libc_init_array+0x3c>)
 800cd62:	1b64      	subs	r4, r4, r5
 800cd64:	10a4      	asrs	r4, r4, #2
 800cd66:	2600      	movs	r6, #0
 800cd68:	42a6      	cmp	r6, r4
 800cd6a:	d109      	bne.n	800cd80 <__libc_init_array+0x24>
 800cd6c:	4d0b      	ldr	r5, [pc, #44]	; (800cd9c <__libc_init_array+0x40>)
 800cd6e:	4c0c      	ldr	r4, [pc, #48]	; (800cda0 <__libc_init_array+0x44>)
 800cd70:	f005 fbb6 	bl	80124e0 <_init>
 800cd74:	1b64      	subs	r4, r4, r5
 800cd76:	10a4      	asrs	r4, r4, #2
 800cd78:	2600      	movs	r6, #0
 800cd7a:	42a6      	cmp	r6, r4
 800cd7c:	d105      	bne.n	800cd8a <__libc_init_array+0x2e>
 800cd7e:	bd70      	pop	{r4, r5, r6, pc}
 800cd80:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd84:	4798      	blx	r3
 800cd86:	3601      	adds	r6, #1
 800cd88:	e7ee      	b.n	800cd68 <__libc_init_array+0xc>
 800cd8a:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd8e:	4798      	blx	r3
 800cd90:	3601      	adds	r6, #1
 800cd92:	e7f2      	b.n	800cd7a <__libc_init_array+0x1e>
 800cd94:	08013c78 	.word	0x08013c78
 800cd98:	08013c78 	.word	0x08013c78
 800cd9c:	08013c78 	.word	0x08013c78
 800cda0:	08013c7c 	.word	0x08013c7c

0800cda4 <memcmp>:
 800cda4:	b530      	push	{r4, r5, lr}
 800cda6:	3901      	subs	r1, #1
 800cda8:	2400      	movs	r4, #0
 800cdaa:	42a2      	cmp	r2, r4
 800cdac:	d101      	bne.n	800cdb2 <memcmp+0xe>
 800cdae:	2000      	movs	r0, #0
 800cdb0:	e005      	b.n	800cdbe <memcmp+0x1a>
 800cdb2:	5d03      	ldrb	r3, [r0, r4]
 800cdb4:	3401      	adds	r4, #1
 800cdb6:	5d0d      	ldrb	r5, [r1, r4]
 800cdb8:	42ab      	cmp	r3, r5
 800cdba:	d0f6      	beq.n	800cdaa <memcmp+0x6>
 800cdbc:	1b58      	subs	r0, r3, r5
 800cdbe:	bd30      	pop	{r4, r5, pc}

0800cdc0 <memcpy>:
 800cdc0:	440a      	add	r2, r1
 800cdc2:	4291      	cmp	r1, r2
 800cdc4:	f100 33ff 	add.w	r3, r0, #4294967295
 800cdc8:	d100      	bne.n	800cdcc <memcpy+0xc>
 800cdca:	4770      	bx	lr
 800cdcc:	b510      	push	{r4, lr}
 800cdce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cdd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cdd6:	4291      	cmp	r1, r2
 800cdd8:	d1f9      	bne.n	800cdce <memcpy+0xe>
 800cdda:	bd10      	pop	{r4, pc}

0800cddc <memmove>:
 800cddc:	4288      	cmp	r0, r1
 800cdde:	b510      	push	{r4, lr}
 800cde0:	eb01 0402 	add.w	r4, r1, r2
 800cde4:	d902      	bls.n	800cdec <memmove+0x10>
 800cde6:	4284      	cmp	r4, r0
 800cde8:	4623      	mov	r3, r4
 800cdea:	d807      	bhi.n	800cdfc <memmove+0x20>
 800cdec:	1e43      	subs	r3, r0, #1
 800cdee:	42a1      	cmp	r1, r4
 800cdf0:	d008      	beq.n	800ce04 <memmove+0x28>
 800cdf2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cdf6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cdfa:	e7f8      	b.n	800cdee <memmove+0x12>
 800cdfc:	4402      	add	r2, r0
 800cdfe:	4601      	mov	r1, r0
 800ce00:	428a      	cmp	r2, r1
 800ce02:	d100      	bne.n	800ce06 <memmove+0x2a>
 800ce04:	bd10      	pop	{r4, pc}
 800ce06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ce0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ce0e:	e7f7      	b.n	800ce00 <memmove+0x24>

0800ce10 <memset>:
 800ce10:	4402      	add	r2, r0
 800ce12:	4603      	mov	r3, r0
 800ce14:	4293      	cmp	r3, r2
 800ce16:	d100      	bne.n	800ce1a <memset+0xa>
 800ce18:	4770      	bx	lr
 800ce1a:	f803 1b01 	strb.w	r1, [r3], #1
 800ce1e:	e7f9      	b.n	800ce14 <memset+0x4>

0800ce20 <__cvt>:
 800ce20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ce24:	ec55 4b10 	vmov	r4, r5, d0
 800ce28:	2d00      	cmp	r5, #0
 800ce2a:	460e      	mov	r6, r1
 800ce2c:	4619      	mov	r1, r3
 800ce2e:	462b      	mov	r3, r5
 800ce30:	bfbb      	ittet	lt
 800ce32:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ce36:	461d      	movlt	r5, r3
 800ce38:	2300      	movge	r3, #0
 800ce3a:	232d      	movlt	r3, #45	; 0x2d
 800ce3c:	700b      	strb	r3, [r1, #0]
 800ce3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ce40:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ce44:	4691      	mov	r9, r2
 800ce46:	f023 0820 	bic.w	r8, r3, #32
 800ce4a:	bfbc      	itt	lt
 800ce4c:	4622      	movlt	r2, r4
 800ce4e:	4614      	movlt	r4, r2
 800ce50:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ce54:	d005      	beq.n	800ce62 <__cvt+0x42>
 800ce56:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ce5a:	d100      	bne.n	800ce5e <__cvt+0x3e>
 800ce5c:	3601      	adds	r6, #1
 800ce5e:	2102      	movs	r1, #2
 800ce60:	e000      	b.n	800ce64 <__cvt+0x44>
 800ce62:	2103      	movs	r1, #3
 800ce64:	ab03      	add	r3, sp, #12
 800ce66:	9301      	str	r3, [sp, #4]
 800ce68:	ab02      	add	r3, sp, #8
 800ce6a:	9300      	str	r3, [sp, #0]
 800ce6c:	ec45 4b10 	vmov	d0, r4, r5
 800ce70:	4653      	mov	r3, sl
 800ce72:	4632      	mov	r2, r6
 800ce74:	f000 fcec 	bl	800d850 <_dtoa_r>
 800ce78:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ce7c:	4607      	mov	r7, r0
 800ce7e:	d102      	bne.n	800ce86 <__cvt+0x66>
 800ce80:	f019 0f01 	tst.w	r9, #1
 800ce84:	d022      	beq.n	800cecc <__cvt+0xac>
 800ce86:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ce8a:	eb07 0906 	add.w	r9, r7, r6
 800ce8e:	d110      	bne.n	800ceb2 <__cvt+0x92>
 800ce90:	783b      	ldrb	r3, [r7, #0]
 800ce92:	2b30      	cmp	r3, #48	; 0x30
 800ce94:	d10a      	bne.n	800ceac <__cvt+0x8c>
 800ce96:	2200      	movs	r2, #0
 800ce98:	2300      	movs	r3, #0
 800ce9a:	4620      	mov	r0, r4
 800ce9c:	4629      	mov	r1, r5
 800ce9e:	f7f6 fbe3 	bl	8003668 <__aeabi_dcmpeq>
 800cea2:	b918      	cbnz	r0, 800ceac <__cvt+0x8c>
 800cea4:	f1c6 0601 	rsb	r6, r6, #1
 800cea8:	f8ca 6000 	str.w	r6, [sl]
 800ceac:	f8da 3000 	ldr.w	r3, [sl]
 800ceb0:	4499      	add	r9, r3
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	4620      	mov	r0, r4
 800ceb8:	4629      	mov	r1, r5
 800ceba:	f7f6 fbd5 	bl	8003668 <__aeabi_dcmpeq>
 800cebe:	b108      	cbz	r0, 800cec4 <__cvt+0xa4>
 800cec0:	f8cd 900c 	str.w	r9, [sp, #12]
 800cec4:	2230      	movs	r2, #48	; 0x30
 800cec6:	9b03      	ldr	r3, [sp, #12]
 800cec8:	454b      	cmp	r3, r9
 800ceca:	d307      	bcc.n	800cedc <__cvt+0xbc>
 800cecc:	9b03      	ldr	r3, [sp, #12]
 800cece:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ced0:	1bdb      	subs	r3, r3, r7
 800ced2:	4638      	mov	r0, r7
 800ced4:	6013      	str	r3, [r2, #0]
 800ced6:	b004      	add	sp, #16
 800ced8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cedc:	1c59      	adds	r1, r3, #1
 800cede:	9103      	str	r1, [sp, #12]
 800cee0:	701a      	strb	r2, [r3, #0]
 800cee2:	e7f0      	b.n	800cec6 <__cvt+0xa6>

0800cee4 <__exponent>:
 800cee4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cee6:	4603      	mov	r3, r0
 800cee8:	2900      	cmp	r1, #0
 800ceea:	bfb8      	it	lt
 800ceec:	4249      	neglt	r1, r1
 800ceee:	f803 2b02 	strb.w	r2, [r3], #2
 800cef2:	bfb4      	ite	lt
 800cef4:	222d      	movlt	r2, #45	; 0x2d
 800cef6:	222b      	movge	r2, #43	; 0x2b
 800cef8:	2909      	cmp	r1, #9
 800cefa:	7042      	strb	r2, [r0, #1]
 800cefc:	dd2a      	ble.n	800cf54 <__exponent+0x70>
 800cefe:	f10d 0407 	add.w	r4, sp, #7
 800cf02:	46a4      	mov	ip, r4
 800cf04:	270a      	movs	r7, #10
 800cf06:	46a6      	mov	lr, r4
 800cf08:	460a      	mov	r2, r1
 800cf0a:	fb91 f6f7 	sdiv	r6, r1, r7
 800cf0e:	fb07 1516 	mls	r5, r7, r6, r1
 800cf12:	3530      	adds	r5, #48	; 0x30
 800cf14:	2a63      	cmp	r2, #99	; 0x63
 800cf16:	f104 34ff 	add.w	r4, r4, #4294967295
 800cf1a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800cf1e:	4631      	mov	r1, r6
 800cf20:	dcf1      	bgt.n	800cf06 <__exponent+0x22>
 800cf22:	3130      	adds	r1, #48	; 0x30
 800cf24:	f1ae 0502 	sub.w	r5, lr, #2
 800cf28:	f804 1c01 	strb.w	r1, [r4, #-1]
 800cf2c:	1c44      	adds	r4, r0, #1
 800cf2e:	4629      	mov	r1, r5
 800cf30:	4561      	cmp	r1, ip
 800cf32:	d30a      	bcc.n	800cf4a <__exponent+0x66>
 800cf34:	f10d 0209 	add.w	r2, sp, #9
 800cf38:	eba2 020e 	sub.w	r2, r2, lr
 800cf3c:	4565      	cmp	r5, ip
 800cf3e:	bf88      	it	hi
 800cf40:	2200      	movhi	r2, #0
 800cf42:	4413      	add	r3, r2
 800cf44:	1a18      	subs	r0, r3, r0
 800cf46:	b003      	add	sp, #12
 800cf48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cf4e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800cf52:	e7ed      	b.n	800cf30 <__exponent+0x4c>
 800cf54:	2330      	movs	r3, #48	; 0x30
 800cf56:	3130      	adds	r1, #48	; 0x30
 800cf58:	7083      	strb	r3, [r0, #2]
 800cf5a:	70c1      	strb	r1, [r0, #3]
 800cf5c:	1d03      	adds	r3, r0, #4
 800cf5e:	e7f1      	b.n	800cf44 <__exponent+0x60>

0800cf60 <_printf_float>:
 800cf60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf64:	ed2d 8b02 	vpush	{d8}
 800cf68:	b08d      	sub	sp, #52	; 0x34
 800cf6a:	460c      	mov	r4, r1
 800cf6c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800cf70:	4616      	mov	r6, r2
 800cf72:	461f      	mov	r7, r3
 800cf74:	4605      	mov	r5, r0
 800cf76:	f001 fa57 	bl	800e428 <_localeconv_r>
 800cf7a:	f8d0 a000 	ldr.w	sl, [r0]
 800cf7e:	4650      	mov	r0, sl
 800cf80:	f7f5 fef2 	bl	8002d68 <strlen>
 800cf84:	2300      	movs	r3, #0
 800cf86:	930a      	str	r3, [sp, #40]	; 0x28
 800cf88:	6823      	ldr	r3, [r4, #0]
 800cf8a:	9305      	str	r3, [sp, #20]
 800cf8c:	f8d8 3000 	ldr.w	r3, [r8]
 800cf90:	f894 b018 	ldrb.w	fp, [r4, #24]
 800cf94:	3307      	adds	r3, #7
 800cf96:	f023 0307 	bic.w	r3, r3, #7
 800cf9a:	f103 0208 	add.w	r2, r3, #8
 800cf9e:	f8c8 2000 	str.w	r2, [r8]
 800cfa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfa6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800cfaa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800cfae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cfb2:	9307      	str	r3, [sp, #28]
 800cfb4:	f8cd 8018 	str.w	r8, [sp, #24]
 800cfb8:	ee08 0a10 	vmov	s16, r0
 800cfbc:	4b9f      	ldr	r3, [pc, #636]	; (800d23c <_printf_float+0x2dc>)
 800cfbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cfc2:	f04f 32ff 	mov.w	r2, #4294967295
 800cfc6:	f7f6 fb81 	bl	80036cc <__aeabi_dcmpun>
 800cfca:	bb88      	cbnz	r0, 800d030 <_printf_float+0xd0>
 800cfcc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cfd0:	4b9a      	ldr	r3, [pc, #616]	; (800d23c <_printf_float+0x2dc>)
 800cfd2:	f04f 32ff 	mov.w	r2, #4294967295
 800cfd6:	f7f6 fb5b 	bl	8003690 <__aeabi_dcmple>
 800cfda:	bb48      	cbnz	r0, 800d030 <_printf_float+0xd0>
 800cfdc:	2200      	movs	r2, #0
 800cfde:	2300      	movs	r3, #0
 800cfe0:	4640      	mov	r0, r8
 800cfe2:	4649      	mov	r1, r9
 800cfe4:	f7f6 fb4a 	bl	800367c <__aeabi_dcmplt>
 800cfe8:	b110      	cbz	r0, 800cff0 <_printf_float+0x90>
 800cfea:	232d      	movs	r3, #45	; 0x2d
 800cfec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cff0:	4b93      	ldr	r3, [pc, #588]	; (800d240 <_printf_float+0x2e0>)
 800cff2:	4894      	ldr	r0, [pc, #592]	; (800d244 <_printf_float+0x2e4>)
 800cff4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800cff8:	bf94      	ite	ls
 800cffa:	4698      	movls	r8, r3
 800cffc:	4680      	movhi	r8, r0
 800cffe:	2303      	movs	r3, #3
 800d000:	6123      	str	r3, [r4, #16]
 800d002:	9b05      	ldr	r3, [sp, #20]
 800d004:	f023 0204 	bic.w	r2, r3, #4
 800d008:	6022      	str	r2, [r4, #0]
 800d00a:	f04f 0900 	mov.w	r9, #0
 800d00e:	9700      	str	r7, [sp, #0]
 800d010:	4633      	mov	r3, r6
 800d012:	aa0b      	add	r2, sp, #44	; 0x2c
 800d014:	4621      	mov	r1, r4
 800d016:	4628      	mov	r0, r5
 800d018:	f000 f9d8 	bl	800d3cc <_printf_common>
 800d01c:	3001      	adds	r0, #1
 800d01e:	f040 8090 	bne.w	800d142 <_printf_float+0x1e2>
 800d022:	f04f 30ff 	mov.w	r0, #4294967295
 800d026:	b00d      	add	sp, #52	; 0x34
 800d028:	ecbd 8b02 	vpop	{d8}
 800d02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d030:	4642      	mov	r2, r8
 800d032:	464b      	mov	r3, r9
 800d034:	4640      	mov	r0, r8
 800d036:	4649      	mov	r1, r9
 800d038:	f7f6 fb48 	bl	80036cc <__aeabi_dcmpun>
 800d03c:	b140      	cbz	r0, 800d050 <_printf_float+0xf0>
 800d03e:	464b      	mov	r3, r9
 800d040:	2b00      	cmp	r3, #0
 800d042:	bfbc      	itt	lt
 800d044:	232d      	movlt	r3, #45	; 0x2d
 800d046:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d04a:	487f      	ldr	r0, [pc, #508]	; (800d248 <_printf_float+0x2e8>)
 800d04c:	4b7f      	ldr	r3, [pc, #508]	; (800d24c <_printf_float+0x2ec>)
 800d04e:	e7d1      	b.n	800cff4 <_printf_float+0x94>
 800d050:	6863      	ldr	r3, [r4, #4]
 800d052:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d056:	9206      	str	r2, [sp, #24]
 800d058:	1c5a      	adds	r2, r3, #1
 800d05a:	d13f      	bne.n	800d0dc <_printf_float+0x17c>
 800d05c:	2306      	movs	r3, #6
 800d05e:	6063      	str	r3, [r4, #4]
 800d060:	9b05      	ldr	r3, [sp, #20]
 800d062:	6861      	ldr	r1, [r4, #4]
 800d064:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d068:	2300      	movs	r3, #0
 800d06a:	9303      	str	r3, [sp, #12]
 800d06c:	ab0a      	add	r3, sp, #40	; 0x28
 800d06e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d072:	ab09      	add	r3, sp, #36	; 0x24
 800d074:	ec49 8b10 	vmov	d0, r8, r9
 800d078:	9300      	str	r3, [sp, #0]
 800d07a:	6022      	str	r2, [r4, #0]
 800d07c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d080:	4628      	mov	r0, r5
 800d082:	f7ff fecd 	bl	800ce20 <__cvt>
 800d086:	9b06      	ldr	r3, [sp, #24]
 800d088:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d08a:	2b47      	cmp	r3, #71	; 0x47
 800d08c:	4680      	mov	r8, r0
 800d08e:	d108      	bne.n	800d0a2 <_printf_float+0x142>
 800d090:	1cc8      	adds	r0, r1, #3
 800d092:	db02      	blt.n	800d09a <_printf_float+0x13a>
 800d094:	6863      	ldr	r3, [r4, #4]
 800d096:	4299      	cmp	r1, r3
 800d098:	dd41      	ble.n	800d11e <_printf_float+0x1be>
 800d09a:	f1ab 0b02 	sub.w	fp, fp, #2
 800d09e:	fa5f fb8b 	uxtb.w	fp, fp
 800d0a2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d0a6:	d820      	bhi.n	800d0ea <_printf_float+0x18a>
 800d0a8:	3901      	subs	r1, #1
 800d0aa:	465a      	mov	r2, fp
 800d0ac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d0b0:	9109      	str	r1, [sp, #36]	; 0x24
 800d0b2:	f7ff ff17 	bl	800cee4 <__exponent>
 800d0b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d0b8:	1813      	adds	r3, r2, r0
 800d0ba:	2a01      	cmp	r2, #1
 800d0bc:	4681      	mov	r9, r0
 800d0be:	6123      	str	r3, [r4, #16]
 800d0c0:	dc02      	bgt.n	800d0c8 <_printf_float+0x168>
 800d0c2:	6822      	ldr	r2, [r4, #0]
 800d0c4:	07d2      	lsls	r2, r2, #31
 800d0c6:	d501      	bpl.n	800d0cc <_printf_float+0x16c>
 800d0c8:	3301      	adds	r3, #1
 800d0ca:	6123      	str	r3, [r4, #16]
 800d0cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d09c      	beq.n	800d00e <_printf_float+0xae>
 800d0d4:	232d      	movs	r3, #45	; 0x2d
 800d0d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d0da:	e798      	b.n	800d00e <_printf_float+0xae>
 800d0dc:	9a06      	ldr	r2, [sp, #24]
 800d0de:	2a47      	cmp	r2, #71	; 0x47
 800d0e0:	d1be      	bne.n	800d060 <_printf_float+0x100>
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d1bc      	bne.n	800d060 <_printf_float+0x100>
 800d0e6:	2301      	movs	r3, #1
 800d0e8:	e7b9      	b.n	800d05e <_printf_float+0xfe>
 800d0ea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d0ee:	d118      	bne.n	800d122 <_printf_float+0x1c2>
 800d0f0:	2900      	cmp	r1, #0
 800d0f2:	6863      	ldr	r3, [r4, #4]
 800d0f4:	dd0b      	ble.n	800d10e <_printf_float+0x1ae>
 800d0f6:	6121      	str	r1, [r4, #16]
 800d0f8:	b913      	cbnz	r3, 800d100 <_printf_float+0x1a0>
 800d0fa:	6822      	ldr	r2, [r4, #0]
 800d0fc:	07d0      	lsls	r0, r2, #31
 800d0fe:	d502      	bpl.n	800d106 <_printf_float+0x1a6>
 800d100:	3301      	adds	r3, #1
 800d102:	440b      	add	r3, r1
 800d104:	6123      	str	r3, [r4, #16]
 800d106:	65a1      	str	r1, [r4, #88]	; 0x58
 800d108:	f04f 0900 	mov.w	r9, #0
 800d10c:	e7de      	b.n	800d0cc <_printf_float+0x16c>
 800d10e:	b913      	cbnz	r3, 800d116 <_printf_float+0x1b6>
 800d110:	6822      	ldr	r2, [r4, #0]
 800d112:	07d2      	lsls	r2, r2, #31
 800d114:	d501      	bpl.n	800d11a <_printf_float+0x1ba>
 800d116:	3302      	adds	r3, #2
 800d118:	e7f4      	b.n	800d104 <_printf_float+0x1a4>
 800d11a:	2301      	movs	r3, #1
 800d11c:	e7f2      	b.n	800d104 <_printf_float+0x1a4>
 800d11e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d122:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d124:	4299      	cmp	r1, r3
 800d126:	db05      	blt.n	800d134 <_printf_float+0x1d4>
 800d128:	6823      	ldr	r3, [r4, #0]
 800d12a:	6121      	str	r1, [r4, #16]
 800d12c:	07d8      	lsls	r0, r3, #31
 800d12e:	d5ea      	bpl.n	800d106 <_printf_float+0x1a6>
 800d130:	1c4b      	adds	r3, r1, #1
 800d132:	e7e7      	b.n	800d104 <_printf_float+0x1a4>
 800d134:	2900      	cmp	r1, #0
 800d136:	bfd4      	ite	le
 800d138:	f1c1 0202 	rsble	r2, r1, #2
 800d13c:	2201      	movgt	r2, #1
 800d13e:	4413      	add	r3, r2
 800d140:	e7e0      	b.n	800d104 <_printf_float+0x1a4>
 800d142:	6823      	ldr	r3, [r4, #0]
 800d144:	055a      	lsls	r2, r3, #21
 800d146:	d407      	bmi.n	800d158 <_printf_float+0x1f8>
 800d148:	6923      	ldr	r3, [r4, #16]
 800d14a:	4642      	mov	r2, r8
 800d14c:	4631      	mov	r1, r6
 800d14e:	4628      	mov	r0, r5
 800d150:	47b8      	blx	r7
 800d152:	3001      	adds	r0, #1
 800d154:	d12c      	bne.n	800d1b0 <_printf_float+0x250>
 800d156:	e764      	b.n	800d022 <_printf_float+0xc2>
 800d158:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d15c:	f240 80e0 	bls.w	800d320 <_printf_float+0x3c0>
 800d160:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d164:	2200      	movs	r2, #0
 800d166:	2300      	movs	r3, #0
 800d168:	f7f6 fa7e 	bl	8003668 <__aeabi_dcmpeq>
 800d16c:	2800      	cmp	r0, #0
 800d16e:	d034      	beq.n	800d1da <_printf_float+0x27a>
 800d170:	4a37      	ldr	r2, [pc, #220]	; (800d250 <_printf_float+0x2f0>)
 800d172:	2301      	movs	r3, #1
 800d174:	4631      	mov	r1, r6
 800d176:	4628      	mov	r0, r5
 800d178:	47b8      	blx	r7
 800d17a:	3001      	adds	r0, #1
 800d17c:	f43f af51 	beq.w	800d022 <_printf_float+0xc2>
 800d180:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d184:	429a      	cmp	r2, r3
 800d186:	db02      	blt.n	800d18e <_printf_float+0x22e>
 800d188:	6823      	ldr	r3, [r4, #0]
 800d18a:	07d8      	lsls	r0, r3, #31
 800d18c:	d510      	bpl.n	800d1b0 <_printf_float+0x250>
 800d18e:	ee18 3a10 	vmov	r3, s16
 800d192:	4652      	mov	r2, sl
 800d194:	4631      	mov	r1, r6
 800d196:	4628      	mov	r0, r5
 800d198:	47b8      	blx	r7
 800d19a:	3001      	adds	r0, #1
 800d19c:	f43f af41 	beq.w	800d022 <_printf_float+0xc2>
 800d1a0:	f04f 0800 	mov.w	r8, #0
 800d1a4:	f104 091a 	add.w	r9, r4, #26
 800d1a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d1aa:	3b01      	subs	r3, #1
 800d1ac:	4543      	cmp	r3, r8
 800d1ae:	dc09      	bgt.n	800d1c4 <_printf_float+0x264>
 800d1b0:	6823      	ldr	r3, [r4, #0]
 800d1b2:	079b      	lsls	r3, r3, #30
 800d1b4:	f100 8105 	bmi.w	800d3c2 <_printf_float+0x462>
 800d1b8:	68e0      	ldr	r0, [r4, #12]
 800d1ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d1bc:	4298      	cmp	r0, r3
 800d1be:	bfb8      	it	lt
 800d1c0:	4618      	movlt	r0, r3
 800d1c2:	e730      	b.n	800d026 <_printf_float+0xc6>
 800d1c4:	2301      	movs	r3, #1
 800d1c6:	464a      	mov	r2, r9
 800d1c8:	4631      	mov	r1, r6
 800d1ca:	4628      	mov	r0, r5
 800d1cc:	47b8      	blx	r7
 800d1ce:	3001      	adds	r0, #1
 800d1d0:	f43f af27 	beq.w	800d022 <_printf_float+0xc2>
 800d1d4:	f108 0801 	add.w	r8, r8, #1
 800d1d8:	e7e6      	b.n	800d1a8 <_printf_float+0x248>
 800d1da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	dc39      	bgt.n	800d254 <_printf_float+0x2f4>
 800d1e0:	4a1b      	ldr	r2, [pc, #108]	; (800d250 <_printf_float+0x2f0>)
 800d1e2:	2301      	movs	r3, #1
 800d1e4:	4631      	mov	r1, r6
 800d1e6:	4628      	mov	r0, r5
 800d1e8:	47b8      	blx	r7
 800d1ea:	3001      	adds	r0, #1
 800d1ec:	f43f af19 	beq.w	800d022 <_printf_float+0xc2>
 800d1f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d1f4:	4313      	orrs	r3, r2
 800d1f6:	d102      	bne.n	800d1fe <_printf_float+0x29e>
 800d1f8:	6823      	ldr	r3, [r4, #0]
 800d1fa:	07d9      	lsls	r1, r3, #31
 800d1fc:	d5d8      	bpl.n	800d1b0 <_printf_float+0x250>
 800d1fe:	ee18 3a10 	vmov	r3, s16
 800d202:	4652      	mov	r2, sl
 800d204:	4631      	mov	r1, r6
 800d206:	4628      	mov	r0, r5
 800d208:	47b8      	blx	r7
 800d20a:	3001      	adds	r0, #1
 800d20c:	f43f af09 	beq.w	800d022 <_printf_float+0xc2>
 800d210:	f04f 0900 	mov.w	r9, #0
 800d214:	f104 0a1a 	add.w	sl, r4, #26
 800d218:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d21a:	425b      	negs	r3, r3
 800d21c:	454b      	cmp	r3, r9
 800d21e:	dc01      	bgt.n	800d224 <_printf_float+0x2c4>
 800d220:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d222:	e792      	b.n	800d14a <_printf_float+0x1ea>
 800d224:	2301      	movs	r3, #1
 800d226:	4652      	mov	r2, sl
 800d228:	4631      	mov	r1, r6
 800d22a:	4628      	mov	r0, r5
 800d22c:	47b8      	blx	r7
 800d22e:	3001      	adds	r0, #1
 800d230:	f43f aef7 	beq.w	800d022 <_printf_float+0xc2>
 800d234:	f109 0901 	add.w	r9, r9, #1
 800d238:	e7ee      	b.n	800d218 <_printf_float+0x2b8>
 800d23a:	bf00      	nop
 800d23c:	7fefffff 	.word	0x7fefffff
 800d240:	080133d4 	.word	0x080133d4
 800d244:	080133d8 	.word	0x080133d8
 800d248:	080133e0 	.word	0x080133e0
 800d24c:	080133dc 	.word	0x080133dc
 800d250:	080133e4 	.word	0x080133e4
 800d254:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d256:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d258:	429a      	cmp	r2, r3
 800d25a:	bfa8      	it	ge
 800d25c:	461a      	movge	r2, r3
 800d25e:	2a00      	cmp	r2, #0
 800d260:	4691      	mov	r9, r2
 800d262:	dc37      	bgt.n	800d2d4 <_printf_float+0x374>
 800d264:	f04f 0b00 	mov.w	fp, #0
 800d268:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d26c:	f104 021a 	add.w	r2, r4, #26
 800d270:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d272:	9305      	str	r3, [sp, #20]
 800d274:	eba3 0309 	sub.w	r3, r3, r9
 800d278:	455b      	cmp	r3, fp
 800d27a:	dc33      	bgt.n	800d2e4 <_printf_float+0x384>
 800d27c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d280:	429a      	cmp	r2, r3
 800d282:	db3b      	blt.n	800d2fc <_printf_float+0x39c>
 800d284:	6823      	ldr	r3, [r4, #0]
 800d286:	07da      	lsls	r2, r3, #31
 800d288:	d438      	bmi.n	800d2fc <_printf_float+0x39c>
 800d28a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d28c:	9b05      	ldr	r3, [sp, #20]
 800d28e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d290:	1ad3      	subs	r3, r2, r3
 800d292:	eba2 0901 	sub.w	r9, r2, r1
 800d296:	4599      	cmp	r9, r3
 800d298:	bfa8      	it	ge
 800d29a:	4699      	movge	r9, r3
 800d29c:	f1b9 0f00 	cmp.w	r9, #0
 800d2a0:	dc35      	bgt.n	800d30e <_printf_float+0x3ae>
 800d2a2:	f04f 0800 	mov.w	r8, #0
 800d2a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d2aa:	f104 0a1a 	add.w	sl, r4, #26
 800d2ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d2b2:	1a9b      	subs	r3, r3, r2
 800d2b4:	eba3 0309 	sub.w	r3, r3, r9
 800d2b8:	4543      	cmp	r3, r8
 800d2ba:	f77f af79 	ble.w	800d1b0 <_printf_float+0x250>
 800d2be:	2301      	movs	r3, #1
 800d2c0:	4652      	mov	r2, sl
 800d2c2:	4631      	mov	r1, r6
 800d2c4:	4628      	mov	r0, r5
 800d2c6:	47b8      	blx	r7
 800d2c8:	3001      	adds	r0, #1
 800d2ca:	f43f aeaa 	beq.w	800d022 <_printf_float+0xc2>
 800d2ce:	f108 0801 	add.w	r8, r8, #1
 800d2d2:	e7ec      	b.n	800d2ae <_printf_float+0x34e>
 800d2d4:	4613      	mov	r3, r2
 800d2d6:	4631      	mov	r1, r6
 800d2d8:	4642      	mov	r2, r8
 800d2da:	4628      	mov	r0, r5
 800d2dc:	47b8      	blx	r7
 800d2de:	3001      	adds	r0, #1
 800d2e0:	d1c0      	bne.n	800d264 <_printf_float+0x304>
 800d2e2:	e69e      	b.n	800d022 <_printf_float+0xc2>
 800d2e4:	2301      	movs	r3, #1
 800d2e6:	4631      	mov	r1, r6
 800d2e8:	4628      	mov	r0, r5
 800d2ea:	9205      	str	r2, [sp, #20]
 800d2ec:	47b8      	blx	r7
 800d2ee:	3001      	adds	r0, #1
 800d2f0:	f43f ae97 	beq.w	800d022 <_printf_float+0xc2>
 800d2f4:	9a05      	ldr	r2, [sp, #20]
 800d2f6:	f10b 0b01 	add.w	fp, fp, #1
 800d2fa:	e7b9      	b.n	800d270 <_printf_float+0x310>
 800d2fc:	ee18 3a10 	vmov	r3, s16
 800d300:	4652      	mov	r2, sl
 800d302:	4631      	mov	r1, r6
 800d304:	4628      	mov	r0, r5
 800d306:	47b8      	blx	r7
 800d308:	3001      	adds	r0, #1
 800d30a:	d1be      	bne.n	800d28a <_printf_float+0x32a>
 800d30c:	e689      	b.n	800d022 <_printf_float+0xc2>
 800d30e:	9a05      	ldr	r2, [sp, #20]
 800d310:	464b      	mov	r3, r9
 800d312:	4442      	add	r2, r8
 800d314:	4631      	mov	r1, r6
 800d316:	4628      	mov	r0, r5
 800d318:	47b8      	blx	r7
 800d31a:	3001      	adds	r0, #1
 800d31c:	d1c1      	bne.n	800d2a2 <_printf_float+0x342>
 800d31e:	e680      	b.n	800d022 <_printf_float+0xc2>
 800d320:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d322:	2a01      	cmp	r2, #1
 800d324:	dc01      	bgt.n	800d32a <_printf_float+0x3ca>
 800d326:	07db      	lsls	r3, r3, #31
 800d328:	d538      	bpl.n	800d39c <_printf_float+0x43c>
 800d32a:	2301      	movs	r3, #1
 800d32c:	4642      	mov	r2, r8
 800d32e:	4631      	mov	r1, r6
 800d330:	4628      	mov	r0, r5
 800d332:	47b8      	blx	r7
 800d334:	3001      	adds	r0, #1
 800d336:	f43f ae74 	beq.w	800d022 <_printf_float+0xc2>
 800d33a:	ee18 3a10 	vmov	r3, s16
 800d33e:	4652      	mov	r2, sl
 800d340:	4631      	mov	r1, r6
 800d342:	4628      	mov	r0, r5
 800d344:	47b8      	blx	r7
 800d346:	3001      	adds	r0, #1
 800d348:	f43f ae6b 	beq.w	800d022 <_printf_float+0xc2>
 800d34c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d350:	2200      	movs	r2, #0
 800d352:	2300      	movs	r3, #0
 800d354:	f7f6 f988 	bl	8003668 <__aeabi_dcmpeq>
 800d358:	b9d8      	cbnz	r0, 800d392 <_printf_float+0x432>
 800d35a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d35c:	f108 0201 	add.w	r2, r8, #1
 800d360:	3b01      	subs	r3, #1
 800d362:	4631      	mov	r1, r6
 800d364:	4628      	mov	r0, r5
 800d366:	47b8      	blx	r7
 800d368:	3001      	adds	r0, #1
 800d36a:	d10e      	bne.n	800d38a <_printf_float+0x42a>
 800d36c:	e659      	b.n	800d022 <_printf_float+0xc2>
 800d36e:	2301      	movs	r3, #1
 800d370:	4652      	mov	r2, sl
 800d372:	4631      	mov	r1, r6
 800d374:	4628      	mov	r0, r5
 800d376:	47b8      	blx	r7
 800d378:	3001      	adds	r0, #1
 800d37a:	f43f ae52 	beq.w	800d022 <_printf_float+0xc2>
 800d37e:	f108 0801 	add.w	r8, r8, #1
 800d382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d384:	3b01      	subs	r3, #1
 800d386:	4543      	cmp	r3, r8
 800d388:	dcf1      	bgt.n	800d36e <_printf_float+0x40e>
 800d38a:	464b      	mov	r3, r9
 800d38c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d390:	e6dc      	b.n	800d14c <_printf_float+0x1ec>
 800d392:	f04f 0800 	mov.w	r8, #0
 800d396:	f104 0a1a 	add.w	sl, r4, #26
 800d39a:	e7f2      	b.n	800d382 <_printf_float+0x422>
 800d39c:	2301      	movs	r3, #1
 800d39e:	4642      	mov	r2, r8
 800d3a0:	e7df      	b.n	800d362 <_printf_float+0x402>
 800d3a2:	2301      	movs	r3, #1
 800d3a4:	464a      	mov	r2, r9
 800d3a6:	4631      	mov	r1, r6
 800d3a8:	4628      	mov	r0, r5
 800d3aa:	47b8      	blx	r7
 800d3ac:	3001      	adds	r0, #1
 800d3ae:	f43f ae38 	beq.w	800d022 <_printf_float+0xc2>
 800d3b2:	f108 0801 	add.w	r8, r8, #1
 800d3b6:	68e3      	ldr	r3, [r4, #12]
 800d3b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d3ba:	1a5b      	subs	r3, r3, r1
 800d3bc:	4543      	cmp	r3, r8
 800d3be:	dcf0      	bgt.n	800d3a2 <_printf_float+0x442>
 800d3c0:	e6fa      	b.n	800d1b8 <_printf_float+0x258>
 800d3c2:	f04f 0800 	mov.w	r8, #0
 800d3c6:	f104 0919 	add.w	r9, r4, #25
 800d3ca:	e7f4      	b.n	800d3b6 <_printf_float+0x456>

0800d3cc <_printf_common>:
 800d3cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d3d0:	4616      	mov	r6, r2
 800d3d2:	4699      	mov	r9, r3
 800d3d4:	688a      	ldr	r2, [r1, #8]
 800d3d6:	690b      	ldr	r3, [r1, #16]
 800d3d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d3dc:	4293      	cmp	r3, r2
 800d3de:	bfb8      	it	lt
 800d3e0:	4613      	movlt	r3, r2
 800d3e2:	6033      	str	r3, [r6, #0]
 800d3e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d3e8:	4607      	mov	r7, r0
 800d3ea:	460c      	mov	r4, r1
 800d3ec:	b10a      	cbz	r2, 800d3f2 <_printf_common+0x26>
 800d3ee:	3301      	adds	r3, #1
 800d3f0:	6033      	str	r3, [r6, #0]
 800d3f2:	6823      	ldr	r3, [r4, #0]
 800d3f4:	0699      	lsls	r1, r3, #26
 800d3f6:	bf42      	ittt	mi
 800d3f8:	6833      	ldrmi	r3, [r6, #0]
 800d3fa:	3302      	addmi	r3, #2
 800d3fc:	6033      	strmi	r3, [r6, #0]
 800d3fe:	6825      	ldr	r5, [r4, #0]
 800d400:	f015 0506 	ands.w	r5, r5, #6
 800d404:	d106      	bne.n	800d414 <_printf_common+0x48>
 800d406:	f104 0a19 	add.w	sl, r4, #25
 800d40a:	68e3      	ldr	r3, [r4, #12]
 800d40c:	6832      	ldr	r2, [r6, #0]
 800d40e:	1a9b      	subs	r3, r3, r2
 800d410:	42ab      	cmp	r3, r5
 800d412:	dc26      	bgt.n	800d462 <_printf_common+0x96>
 800d414:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d418:	1e13      	subs	r3, r2, #0
 800d41a:	6822      	ldr	r2, [r4, #0]
 800d41c:	bf18      	it	ne
 800d41e:	2301      	movne	r3, #1
 800d420:	0692      	lsls	r2, r2, #26
 800d422:	d42b      	bmi.n	800d47c <_printf_common+0xb0>
 800d424:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d428:	4649      	mov	r1, r9
 800d42a:	4638      	mov	r0, r7
 800d42c:	47c0      	blx	r8
 800d42e:	3001      	adds	r0, #1
 800d430:	d01e      	beq.n	800d470 <_printf_common+0xa4>
 800d432:	6823      	ldr	r3, [r4, #0]
 800d434:	68e5      	ldr	r5, [r4, #12]
 800d436:	6832      	ldr	r2, [r6, #0]
 800d438:	f003 0306 	and.w	r3, r3, #6
 800d43c:	2b04      	cmp	r3, #4
 800d43e:	bf08      	it	eq
 800d440:	1aad      	subeq	r5, r5, r2
 800d442:	68a3      	ldr	r3, [r4, #8]
 800d444:	6922      	ldr	r2, [r4, #16]
 800d446:	bf0c      	ite	eq
 800d448:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d44c:	2500      	movne	r5, #0
 800d44e:	4293      	cmp	r3, r2
 800d450:	bfc4      	itt	gt
 800d452:	1a9b      	subgt	r3, r3, r2
 800d454:	18ed      	addgt	r5, r5, r3
 800d456:	2600      	movs	r6, #0
 800d458:	341a      	adds	r4, #26
 800d45a:	42b5      	cmp	r5, r6
 800d45c:	d11a      	bne.n	800d494 <_printf_common+0xc8>
 800d45e:	2000      	movs	r0, #0
 800d460:	e008      	b.n	800d474 <_printf_common+0xa8>
 800d462:	2301      	movs	r3, #1
 800d464:	4652      	mov	r2, sl
 800d466:	4649      	mov	r1, r9
 800d468:	4638      	mov	r0, r7
 800d46a:	47c0      	blx	r8
 800d46c:	3001      	adds	r0, #1
 800d46e:	d103      	bne.n	800d478 <_printf_common+0xac>
 800d470:	f04f 30ff 	mov.w	r0, #4294967295
 800d474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d478:	3501      	adds	r5, #1
 800d47a:	e7c6      	b.n	800d40a <_printf_common+0x3e>
 800d47c:	18e1      	adds	r1, r4, r3
 800d47e:	1c5a      	adds	r2, r3, #1
 800d480:	2030      	movs	r0, #48	; 0x30
 800d482:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d486:	4422      	add	r2, r4
 800d488:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d48c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d490:	3302      	adds	r3, #2
 800d492:	e7c7      	b.n	800d424 <_printf_common+0x58>
 800d494:	2301      	movs	r3, #1
 800d496:	4622      	mov	r2, r4
 800d498:	4649      	mov	r1, r9
 800d49a:	4638      	mov	r0, r7
 800d49c:	47c0      	blx	r8
 800d49e:	3001      	adds	r0, #1
 800d4a0:	d0e6      	beq.n	800d470 <_printf_common+0xa4>
 800d4a2:	3601      	adds	r6, #1
 800d4a4:	e7d9      	b.n	800d45a <_printf_common+0x8e>
	...

0800d4a8 <_printf_i>:
 800d4a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d4ac:	460c      	mov	r4, r1
 800d4ae:	4691      	mov	r9, r2
 800d4b0:	7e27      	ldrb	r7, [r4, #24]
 800d4b2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d4b4:	2f78      	cmp	r7, #120	; 0x78
 800d4b6:	4680      	mov	r8, r0
 800d4b8:	469a      	mov	sl, r3
 800d4ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d4be:	d807      	bhi.n	800d4d0 <_printf_i+0x28>
 800d4c0:	2f62      	cmp	r7, #98	; 0x62
 800d4c2:	d80a      	bhi.n	800d4da <_printf_i+0x32>
 800d4c4:	2f00      	cmp	r7, #0
 800d4c6:	f000 80d8 	beq.w	800d67a <_printf_i+0x1d2>
 800d4ca:	2f58      	cmp	r7, #88	; 0x58
 800d4cc:	f000 80a3 	beq.w	800d616 <_printf_i+0x16e>
 800d4d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d4d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d4d8:	e03a      	b.n	800d550 <_printf_i+0xa8>
 800d4da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d4de:	2b15      	cmp	r3, #21
 800d4e0:	d8f6      	bhi.n	800d4d0 <_printf_i+0x28>
 800d4e2:	a001      	add	r0, pc, #4	; (adr r0, 800d4e8 <_printf_i+0x40>)
 800d4e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d4e8:	0800d541 	.word	0x0800d541
 800d4ec:	0800d555 	.word	0x0800d555
 800d4f0:	0800d4d1 	.word	0x0800d4d1
 800d4f4:	0800d4d1 	.word	0x0800d4d1
 800d4f8:	0800d4d1 	.word	0x0800d4d1
 800d4fc:	0800d4d1 	.word	0x0800d4d1
 800d500:	0800d555 	.word	0x0800d555
 800d504:	0800d4d1 	.word	0x0800d4d1
 800d508:	0800d4d1 	.word	0x0800d4d1
 800d50c:	0800d4d1 	.word	0x0800d4d1
 800d510:	0800d4d1 	.word	0x0800d4d1
 800d514:	0800d661 	.word	0x0800d661
 800d518:	0800d585 	.word	0x0800d585
 800d51c:	0800d643 	.word	0x0800d643
 800d520:	0800d4d1 	.word	0x0800d4d1
 800d524:	0800d4d1 	.word	0x0800d4d1
 800d528:	0800d683 	.word	0x0800d683
 800d52c:	0800d4d1 	.word	0x0800d4d1
 800d530:	0800d585 	.word	0x0800d585
 800d534:	0800d4d1 	.word	0x0800d4d1
 800d538:	0800d4d1 	.word	0x0800d4d1
 800d53c:	0800d64b 	.word	0x0800d64b
 800d540:	680b      	ldr	r3, [r1, #0]
 800d542:	1d1a      	adds	r2, r3, #4
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	600a      	str	r2, [r1, #0]
 800d548:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d54c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d550:	2301      	movs	r3, #1
 800d552:	e0a3      	b.n	800d69c <_printf_i+0x1f4>
 800d554:	6825      	ldr	r5, [r4, #0]
 800d556:	6808      	ldr	r0, [r1, #0]
 800d558:	062e      	lsls	r6, r5, #24
 800d55a:	f100 0304 	add.w	r3, r0, #4
 800d55e:	d50a      	bpl.n	800d576 <_printf_i+0xce>
 800d560:	6805      	ldr	r5, [r0, #0]
 800d562:	600b      	str	r3, [r1, #0]
 800d564:	2d00      	cmp	r5, #0
 800d566:	da03      	bge.n	800d570 <_printf_i+0xc8>
 800d568:	232d      	movs	r3, #45	; 0x2d
 800d56a:	426d      	negs	r5, r5
 800d56c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d570:	485e      	ldr	r0, [pc, #376]	; (800d6ec <_printf_i+0x244>)
 800d572:	230a      	movs	r3, #10
 800d574:	e019      	b.n	800d5aa <_printf_i+0x102>
 800d576:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d57a:	6805      	ldr	r5, [r0, #0]
 800d57c:	600b      	str	r3, [r1, #0]
 800d57e:	bf18      	it	ne
 800d580:	b22d      	sxthne	r5, r5
 800d582:	e7ef      	b.n	800d564 <_printf_i+0xbc>
 800d584:	680b      	ldr	r3, [r1, #0]
 800d586:	6825      	ldr	r5, [r4, #0]
 800d588:	1d18      	adds	r0, r3, #4
 800d58a:	6008      	str	r0, [r1, #0]
 800d58c:	0628      	lsls	r0, r5, #24
 800d58e:	d501      	bpl.n	800d594 <_printf_i+0xec>
 800d590:	681d      	ldr	r5, [r3, #0]
 800d592:	e002      	b.n	800d59a <_printf_i+0xf2>
 800d594:	0669      	lsls	r1, r5, #25
 800d596:	d5fb      	bpl.n	800d590 <_printf_i+0xe8>
 800d598:	881d      	ldrh	r5, [r3, #0]
 800d59a:	4854      	ldr	r0, [pc, #336]	; (800d6ec <_printf_i+0x244>)
 800d59c:	2f6f      	cmp	r7, #111	; 0x6f
 800d59e:	bf0c      	ite	eq
 800d5a0:	2308      	moveq	r3, #8
 800d5a2:	230a      	movne	r3, #10
 800d5a4:	2100      	movs	r1, #0
 800d5a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d5aa:	6866      	ldr	r6, [r4, #4]
 800d5ac:	60a6      	str	r6, [r4, #8]
 800d5ae:	2e00      	cmp	r6, #0
 800d5b0:	bfa2      	ittt	ge
 800d5b2:	6821      	ldrge	r1, [r4, #0]
 800d5b4:	f021 0104 	bicge.w	r1, r1, #4
 800d5b8:	6021      	strge	r1, [r4, #0]
 800d5ba:	b90d      	cbnz	r5, 800d5c0 <_printf_i+0x118>
 800d5bc:	2e00      	cmp	r6, #0
 800d5be:	d04d      	beq.n	800d65c <_printf_i+0x1b4>
 800d5c0:	4616      	mov	r6, r2
 800d5c2:	fbb5 f1f3 	udiv	r1, r5, r3
 800d5c6:	fb03 5711 	mls	r7, r3, r1, r5
 800d5ca:	5dc7      	ldrb	r7, [r0, r7]
 800d5cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d5d0:	462f      	mov	r7, r5
 800d5d2:	42bb      	cmp	r3, r7
 800d5d4:	460d      	mov	r5, r1
 800d5d6:	d9f4      	bls.n	800d5c2 <_printf_i+0x11a>
 800d5d8:	2b08      	cmp	r3, #8
 800d5da:	d10b      	bne.n	800d5f4 <_printf_i+0x14c>
 800d5dc:	6823      	ldr	r3, [r4, #0]
 800d5de:	07df      	lsls	r7, r3, #31
 800d5e0:	d508      	bpl.n	800d5f4 <_printf_i+0x14c>
 800d5e2:	6923      	ldr	r3, [r4, #16]
 800d5e4:	6861      	ldr	r1, [r4, #4]
 800d5e6:	4299      	cmp	r1, r3
 800d5e8:	bfde      	ittt	le
 800d5ea:	2330      	movle	r3, #48	; 0x30
 800d5ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d5f0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d5f4:	1b92      	subs	r2, r2, r6
 800d5f6:	6122      	str	r2, [r4, #16]
 800d5f8:	f8cd a000 	str.w	sl, [sp]
 800d5fc:	464b      	mov	r3, r9
 800d5fe:	aa03      	add	r2, sp, #12
 800d600:	4621      	mov	r1, r4
 800d602:	4640      	mov	r0, r8
 800d604:	f7ff fee2 	bl	800d3cc <_printf_common>
 800d608:	3001      	adds	r0, #1
 800d60a:	d14c      	bne.n	800d6a6 <_printf_i+0x1fe>
 800d60c:	f04f 30ff 	mov.w	r0, #4294967295
 800d610:	b004      	add	sp, #16
 800d612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d616:	4835      	ldr	r0, [pc, #212]	; (800d6ec <_printf_i+0x244>)
 800d618:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d61c:	6823      	ldr	r3, [r4, #0]
 800d61e:	680e      	ldr	r6, [r1, #0]
 800d620:	061f      	lsls	r7, r3, #24
 800d622:	f856 5b04 	ldr.w	r5, [r6], #4
 800d626:	600e      	str	r6, [r1, #0]
 800d628:	d514      	bpl.n	800d654 <_printf_i+0x1ac>
 800d62a:	07d9      	lsls	r1, r3, #31
 800d62c:	bf44      	itt	mi
 800d62e:	f043 0320 	orrmi.w	r3, r3, #32
 800d632:	6023      	strmi	r3, [r4, #0]
 800d634:	b91d      	cbnz	r5, 800d63e <_printf_i+0x196>
 800d636:	6823      	ldr	r3, [r4, #0]
 800d638:	f023 0320 	bic.w	r3, r3, #32
 800d63c:	6023      	str	r3, [r4, #0]
 800d63e:	2310      	movs	r3, #16
 800d640:	e7b0      	b.n	800d5a4 <_printf_i+0xfc>
 800d642:	6823      	ldr	r3, [r4, #0]
 800d644:	f043 0320 	orr.w	r3, r3, #32
 800d648:	6023      	str	r3, [r4, #0]
 800d64a:	2378      	movs	r3, #120	; 0x78
 800d64c:	4828      	ldr	r0, [pc, #160]	; (800d6f0 <_printf_i+0x248>)
 800d64e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d652:	e7e3      	b.n	800d61c <_printf_i+0x174>
 800d654:	065e      	lsls	r6, r3, #25
 800d656:	bf48      	it	mi
 800d658:	b2ad      	uxthmi	r5, r5
 800d65a:	e7e6      	b.n	800d62a <_printf_i+0x182>
 800d65c:	4616      	mov	r6, r2
 800d65e:	e7bb      	b.n	800d5d8 <_printf_i+0x130>
 800d660:	680b      	ldr	r3, [r1, #0]
 800d662:	6826      	ldr	r6, [r4, #0]
 800d664:	6960      	ldr	r0, [r4, #20]
 800d666:	1d1d      	adds	r5, r3, #4
 800d668:	600d      	str	r5, [r1, #0]
 800d66a:	0635      	lsls	r5, r6, #24
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	d501      	bpl.n	800d674 <_printf_i+0x1cc>
 800d670:	6018      	str	r0, [r3, #0]
 800d672:	e002      	b.n	800d67a <_printf_i+0x1d2>
 800d674:	0671      	lsls	r1, r6, #25
 800d676:	d5fb      	bpl.n	800d670 <_printf_i+0x1c8>
 800d678:	8018      	strh	r0, [r3, #0]
 800d67a:	2300      	movs	r3, #0
 800d67c:	6123      	str	r3, [r4, #16]
 800d67e:	4616      	mov	r6, r2
 800d680:	e7ba      	b.n	800d5f8 <_printf_i+0x150>
 800d682:	680b      	ldr	r3, [r1, #0]
 800d684:	1d1a      	adds	r2, r3, #4
 800d686:	600a      	str	r2, [r1, #0]
 800d688:	681e      	ldr	r6, [r3, #0]
 800d68a:	6862      	ldr	r2, [r4, #4]
 800d68c:	2100      	movs	r1, #0
 800d68e:	4630      	mov	r0, r6
 800d690:	f7f5 fb76 	bl	8002d80 <memchr>
 800d694:	b108      	cbz	r0, 800d69a <_printf_i+0x1f2>
 800d696:	1b80      	subs	r0, r0, r6
 800d698:	6060      	str	r0, [r4, #4]
 800d69a:	6863      	ldr	r3, [r4, #4]
 800d69c:	6123      	str	r3, [r4, #16]
 800d69e:	2300      	movs	r3, #0
 800d6a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d6a4:	e7a8      	b.n	800d5f8 <_printf_i+0x150>
 800d6a6:	6923      	ldr	r3, [r4, #16]
 800d6a8:	4632      	mov	r2, r6
 800d6aa:	4649      	mov	r1, r9
 800d6ac:	4640      	mov	r0, r8
 800d6ae:	47d0      	blx	sl
 800d6b0:	3001      	adds	r0, #1
 800d6b2:	d0ab      	beq.n	800d60c <_printf_i+0x164>
 800d6b4:	6823      	ldr	r3, [r4, #0]
 800d6b6:	079b      	lsls	r3, r3, #30
 800d6b8:	d413      	bmi.n	800d6e2 <_printf_i+0x23a>
 800d6ba:	68e0      	ldr	r0, [r4, #12]
 800d6bc:	9b03      	ldr	r3, [sp, #12]
 800d6be:	4298      	cmp	r0, r3
 800d6c0:	bfb8      	it	lt
 800d6c2:	4618      	movlt	r0, r3
 800d6c4:	e7a4      	b.n	800d610 <_printf_i+0x168>
 800d6c6:	2301      	movs	r3, #1
 800d6c8:	4632      	mov	r2, r6
 800d6ca:	4649      	mov	r1, r9
 800d6cc:	4640      	mov	r0, r8
 800d6ce:	47d0      	blx	sl
 800d6d0:	3001      	adds	r0, #1
 800d6d2:	d09b      	beq.n	800d60c <_printf_i+0x164>
 800d6d4:	3501      	adds	r5, #1
 800d6d6:	68e3      	ldr	r3, [r4, #12]
 800d6d8:	9903      	ldr	r1, [sp, #12]
 800d6da:	1a5b      	subs	r3, r3, r1
 800d6dc:	42ab      	cmp	r3, r5
 800d6de:	dcf2      	bgt.n	800d6c6 <_printf_i+0x21e>
 800d6e0:	e7eb      	b.n	800d6ba <_printf_i+0x212>
 800d6e2:	2500      	movs	r5, #0
 800d6e4:	f104 0619 	add.w	r6, r4, #25
 800d6e8:	e7f5      	b.n	800d6d6 <_printf_i+0x22e>
 800d6ea:	bf00      	nop
 800d6ec:	080133e6 	.word	0x080133e6
 800d6f0:	080133f7 	.word	0x080133f7

0800d6f4 <_vsiprintf_r>:
 800d6f4:	b500      	push	{lr}
 800d6f6:	b09b      	sub	sp, #108	; 0x6c
 800d6f8:	9100      	str	r1, [sp, #0]
 800d6fa:	9104      	str	r1, [sp, #16]
 800d6fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d700:	9105      	str	r1, [sp, #20]
 800d702:	9102      	str	r1, [sp, #8]
 800d704:	4905      	ldr	r1, [pc, #20]	; (800d71c <_vsiprintf_r+0x28>)
 800d706:	9103      	str	r1, [sp, #12]
 800d708:	4669      	mov	r1, sp
 800d70a:	f001 fb2d 	bl	800ed68 <_svfiprintf_r>
 800d70e:	9b00      	ldr	r3, [sp, #0]
 800d710:	2200      	movs	r2, #0
 800d712:	701a      	strb	r2, [r3, #0]
 800d714:	b01b      	add	sp, #108	; 0x6c
 800d716:	f85d fb04 	ldr.w	pc, [sp], #4
 800d71a:	bf00      	nop
 800d71c:	ffff0208 	.word	0xffff0208

0800d720 <vsiprintf>:
 800d720:	4613      	mov	r3, r2
 800d722:	460a      	mov	r2, r1
 800d724:	4601      	mov	r1, r0
 800d726:	4802      	ldr	r0, [pc, #8]	; (800d730 <vsiprintf+0x10>)
 800d728:	6800      	ldr	r0, [r0, #0]
 800d72a:	f7ff bfe3 	b.w	800d6f4 <_vsiprintf_r>
 800d72e:	bf00      	nop
 800d730:	20000048 	.word	0x20000048

0800d734 <quorem>:
 800d734:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d738:	6903      	ldr	r3, [r0, #16]
 800d73a:	690c      	ldr	r4, [r1, #16]
 800d73c:	42a3      	cmp	r3, r4
 800d73e:	4607      	mov	r7, r0
 800d740:	f2c0 8081 	blt.w	800d846 <quorem+0x112>
 800d744:	3c01      	subs	r4, #1
 800d746:	f101 0814 	add.w	r8, r1, #20
 800d74a:	f100 0514 	add.w	r5, r0, #20
 800d74e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d752:	9301      	str	r3, [sp, #4]
 800d754:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d758:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d75c:	3301      	adds	r3, #1
 800d75e:	429a      	cmp	r2, r3
 800d760:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d764:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d768:	fbb2 f6f3 	udiv	r6, r2, r3
 800d76c:	d331      	bcc.n	800d7d2 <quorem+0x9e>
 800d76e:	f04f 0e00 	mov.w	lr, #0
 800d772:	4640      	mov	r0, r8
 800d774:	46ac      	mov	ip, r5
 800d776:	46f2      	mov	sl, lr
 800d778:	f850 2b04 	ldr.w	r2, [r0], #4
 800d77c:	b293      	uxth	r3, r2
 800d77e:	fb06 e303 	mla	r3, r6, r3, lr
 800d782:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d786:	b29b      	uxth	r3, r3
 800d788:	ebaa 0303 	sub.w	r3, sl, r3
 800d78c:	0c12      	lsrs	r2, r2, #16
 800d78e:	f8dc a000 	ldr.w	sl, [ip]
 800d792:	fb06 e202 	mla	r2, r6, r2, lr
 800d796:	fa13 f38a 	uxtah	r3, r3, sl
 800d79a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d79e:	fa1f fa82 	uxth.w	sl, r2
 800d7a2:	f8dc 2000 	ldr.w	r2, [ip]
 800d7a6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800d7aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d7ae:	b29b      	uxth	r3, r3
 800d7b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d7b4:	4581      	cmp	r9, r0
 800d7b6:	f84c 3b04 	str.w	r3, [ip], #4
 800d7ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d7be:	d2db      	bcs.n	800d778 <quorem+0x44>
 800d7c0:	f855 300b 	ldr.w	r3, [r5, fp]
 800d7c4:	b92b      	cbnz	r3, 800d7d2 <quorem+0x9e>
 800d7c6:	9b01      	ldr	r3, [sp, #4]
 800d7c8:	3b04      	subs	r3, #4
 800d7ca:	429d      	cmp	r5, r3
 800d7cc:	461a      	mov	r2, r3
 800d7ce:	d32e      	bcc.n	800d82e <quorem+0xfa>
 800d7d0:	613c      	str	r4, [r7, #16]
 800d7d2:	4638      	mov	r0, r7
 800d7d4:	f001 f8b2 	bl	800e93c <__mcmp>
 800d7d8:	2800      	cmp	r0, #0
 800d7da:	db24      	blt.n	800d826 <quorem+0xf2>
 800d7dc:	3601      	adds	r6, #1
 800d7de:	4628      	mov	r0, r5
 800d7e0:	f04f 0c00 	mov.w	ip, #0
 800d7e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800d7e8:	f8d0 e000 	ldr.w	lr, [r0]
 800d7ec:	b293      	uxth	r3, r2
 800d7ee:	ebac 0303 	sub.w	r3, ip, r3
 800d7f2:	0c12      	lsrs	r2, r2, #16
 800d7f4:	fa13 f38e 	uxtah	r3, r3, lr
 800d7f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d7fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d800:	b29b      	uxth	r3, r3
 800d802:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d806:	45c1      	cmp	r9, r8
 800d808:	f840 3b04 	str.w	r3, [r0], #4
 800d80c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d810:	d2e8      	bcs.n	800d7e4 <quorem+0xb0>
 800d812:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d816:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d81a:	b922      	cbnz	r2, 800d826 <quorem+0xf2>
 800d81c:	3b04      	subs	r3, #4
 800d81e:	429d      	cmp	r5, r3
 800d820:	461a      	mov	r2, r3
 800d822:	d30a      	bcc.n	800d83a <quorem+0x106>
 800d824:	613c      	str	r4, [r7, #16]
 800d826:	4630      	mov	r0, r6
 800d828:	b003      	add	sp, #12
 800d82a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d82e:	6812      	ldr	r2, [r2, #0]
 800d830:	3b04      	subs	r3, #4
 800d832:	2a00      	cmp	r2, #0
 800d834:	d1cc      	bne.n	800d7d0 <quorem+0x9c>
 800d836:	3c01      	subs	r4, #1
 800d838:	e7c7      	b.n	800d7ca <quorem+0x96>
 800d83a:	6812      	ldr	r2, [r2, #0]
 800d83c:	3b04      	subs	r3, #4
 800d83e:	2a00      	cmp	r2, #0
 800d840:	d1f0      	bne.n	800d824 <quorem+0xf0>
 800d842:	3c01      	subs	r4, #1
 800d844:	e7eb      	b.n	800d81e <quorem+0xea>
 800d846:	2000      	movs	r0, #0
 800d848:	e7ee      	b.n	800d828 <quorem+0xf4>
 800d84a:	0000      	movs	r0, r0
 800d84c:	0000      	movs	r0, r0
	...

0800d850 <_dtoa_r>:
 800d850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d854:	ed2d 8b02 	vpush	{d8}
 800d858:	ec57 6b10 	vmov	r6, r7, d0
 800d85c:	b095      	sub	sp, #84	; 0x54
 800d85e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d860:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d864:	9105      	str	r1, [sp, #20]
 800d866:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800d86a:	4604      	mov	r4, r0
 800d86c:	9209      	str	r2, [sp, #36]	; 0x24
 800d86e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d870:	b975      	cbnz	r5, 800d890 <_dtoa_r+0x40>
 800d872:	2010      	movs	r0, #16
 800d874:	f000 fddc 	bl	800e430 <malloc>
 800d878:	4602      	mov	r2, r0
 800d87a:	6260      	str	r0, [r4, #36]	; 0x24
 800d87c:	b920      	cbnz	r0, 800d888 <_dtoa_r+0x38>
 800d87e:	4bb2      	ldr	r3, [pc, #712]	; (800db48 <_dtoa_r+0x2f8>)
 800d880:	21ea      	movs	r1, #234	; 0xea
 800d882:	48b2      	ldr	r0, [pc, #712]	; (800db4c <_dtoa_r+0x2fc>)
 800d884:	f001 fb80 	bl	800ef88 <__assert_func>
 800d888:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d88c:	6005      	str	r5, [r0, #0]
 800d88e:	60c5      	str	r5, [r0, #12]
 800d890:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d892:	6819      	ldr	r1, [r3, #0]
 800d894:	b151      	cbz	r1, 800d8ac <_dtoa_r+0x5c>
 800d896:	685a      	ldr	r2, [r3, #4]
 800d898:	604a      	str	r2, [r1, #4]
 800d89a:	2301      	movs	r3, #1
 800d89c:	4093      	lsls	r3, r2
 800d89e:	608b      	str	r3, [r1, #8]
 800d8a0:	4620      	mov	r0, r4
 800d8a2:	f000 fe0d 	bl	800e4c0 <_Bfree>
 800d8a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d8a8:	2200      	movs	r2, #0
 800d8aa:	601a      	str	r2, [r3, #0]
 800d8ac:	1e3b      	subs	r3, r7, #0
 800d8ae:	bfb9      	ittee	lt
 800d8b0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d8b4:	9303      	strlt	r3, [sp, #12]
 800d8b6:	2300      	movge	r3, #0
 800d8b8:	f8c8 3000 	strge.w	r3, [r8]
 800d8bc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800d8c0:	4ba3      	ldr	r3, [pc, #652]	; (800db50 <_dtoa_r+0x300>)
 800d8c2:	bfbc      	itt	lt
 800d8c4:	2201      	movlt	r2, #1
 800d8c6:	f8c8 2000 	strlt.w	r2, [r8]
 800d8ca:	ea33 0309 	bics.w	r3, r3, r9
 800d8ce:	d11b      	bne.n	800d908 <_dtoa_r+0xb8>
 800d8d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d8d2:	f242 730f 	movw	r3, #9999	; 0x270f
 800d8d6:	6013      	str	r3, [r2, #0]
 800d8d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d8dc:	4333      	orrs	r3, r6
 800d8de:	f000 857a 	beq.w	800e3d6 <_dtoa_r+0xb86>
 800d8e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d8e4:	b963      	cbnz	r3, 800d900 <_dtoa_r+0xb0>
 800d8e6:	4b9b      	ldr	r3, [pc, #620]	; (800db54 <_dtoa_r+0x304>)
 800d8e8:	e024      	b.n	800d934 <_dtoa_r+0xe4>
 800d8ea:	4b9b      	ldr	r3, [pc, #620]	; (800db58 <_dtoa_r+0x308>)
 800d8ec:	9300      	str	r3, [sp, #0]
 800d8ee:	3308      	adds	r3, #8
 800d8f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d8f2:	6013      	str	r3, [r2, #0]
 800d8f4:	9800      	ldr	r0, [sp, #0]
 800d8f6:	b015      	add	sp, #84	; 0x54
 800d8f8:	ecbd 8b02 	vpop	{d8}
 800d8fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d900:	4b94      	ldr	r3, [pc, #592]	; (800db54 <_dtoa_r+0x304>)
 800d902:	9300      	str	r3, [sp, #0]
 800d904:	3303      	adds	r3, #3
 800d906:	e7f3      	b.n	800d8f0 <_dtoa_r+0xa0>
 800d908:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d90c:	2200      	movs	r2, #0
 800d90e:	ec51 0b17 	vmov	r0, r1, d7
 800d912:	2300      	movs	r3, #0
 800d914:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800d918:	f7f5 fea6 	bl	8003668 <__aeabi_dcmpeq>
 800d91c:	4680      	mov	r8, r0
 800d91e:	b158      	cbz	r0, 800d938 <_dtoa_r+0xe8>
 800d920:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d922:	2301      	movs	r3, #1
 800d924:	6013      	str	r3, [r2, #0]
 800d926:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d928:	2b00      	cmp	r3, #0
 800d92a:	f000 8551 	beq.w	800e3d0 <_dtoa_r+0xb80>
 800d92e:	488b      	ldr	r0, [pc, #556]	; (800db5c <_dtoa_r+0x30c>)
 800d930:	6018      	str	r0, [r3, #0]
 800d932:	1e43      	subs	r3, r0, #1
 800d934:	9300      	str	r3, [sp, #0]
 800d936:	e7dd      	b.n	800d8f4 <_dtoa_r+0xa4>
 800d938:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800d93c:	aa12      	add	r2, sp, #72	; 0x48
 800d93e:	a913      	add	r1, sp, #76	; 0x4c
 800d940:	4620      	mov	r0, r4
 800d942:	f001 f89f 	bl	800ea84 <__d2b>
 800d946:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d94a:	4683      	mov	fp, r0
 800d94c:	2d00      	cmp	r5, #0
 800d94e:	d07c      	beq.n	800da4a <_dtoa_r+0x1fa>
 800d950:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d952:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800d956:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d95a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800d95e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d962:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d966:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d96a:	4b7d      	ldr	r3, [pc, #500]	; (800db60 <_dtoa_r+0x310>)
 800d96c:	2200      	movs	r2, #0
 800d96e:	4630      	mov	r0, r6
 800d970:	4639      	mov	r1, r7
 800d972:	f7f5 fa59 	bl	8002e28 <__aeabi_dsub>
 800d976:	a36e      	add	r3, pc, #440	; (adr r3, 800db30 <_dtoa_r+0x2e0>)
 800d978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d97c:	f7f5 fc0c 	bl	8003198 <__aeabi_dmul>
 800d980:	a36d      	add	r3, pc, #436	; (adr r3, 800db38 <_dtoa_r+0x2e8>)
 800d982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d986:	f7f5 fa51 	bl	8002e2c <__adddf3>
 800d98a:	4606      	mov	r6, r0
 800d98c:	4628      	mov	r0, r5
 800d98e:	460f      	mov	r7, r1
 800d990:	f7f5 fb98 	bl	80030c4 <__aeabi_i2d>
 800d994:	a36a      	add	r3, pc, #424	; (adr r3, 800db40 <_dtoa_r+0x2f0>)
 800d996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d99a:	f7f5 fbfd 	bl	8003198 <__aeabi_dmul>
 800d99e:	4602      	mov	r2, r0
 800d9a0:	460b      	mov	r3, r1
 800d9a2:	4630      	mov	r0, r6
 800d9a4:	4639      	mov	r1, r7
 800d9a6:	f7f5 fa41 	bl	8002e2c <__adddf3>
 800d9aa:	4606      	mov	r6, r0
 800d9ac:	460f      	mov	r7, r1
 800d9ae:	f7f5 fea3 	bl	80036f8 <__aeabi_d2iz>
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	4682      	mov	sl, r0
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	4630      	mov	r0, r6
 800d9ba:	4639      	mov	r1, r7
 800d9bc:	f7f5 fe5e 	bl	800367c <__aeabi_dcmplt>
 800d9c0:	b148      	cbz	r0, 800d9d6 <_dtoa_r+0x186>
 800d9c2:	4650      	mov	r0, sl
 800d9c4:	f7f5 fb7e 	bl	80030c4 <__aeabi_i2d>
 800d9c8:	4632      	mov	r2, r6
 800d9ca:	463b      	mov	r3, r7
 800d9cc:	f7f5 fe4c 	bl	8003668 <__aeabi_dcmpeq>
 800d9d0:	b908      	cbnz	r0, 800d9d6 <_dtoa_r+0x186>
 800d9d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d9d6:	f1ba 0f16 	cmp.w	sl, #22
 800d9da:	d854      	bhi.n	800da86 <_dtoa_r+0x236>
 800d9dc:	4b61      	ldr	r3, [pc, #388]	; (800db64 <_dtoa_r+0x314>)
 800d9de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d9e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d9ea:	f7f5 fe47 	bl	800367c <__aeabi_dcmplt>
 800d9ee:	2800      	cmp	r0, #0
 800d9f0:	d04b      	beq.n	800da8a <_dtoa_r+0x23a>
 800d9f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	930e      	str	r3, [sp, #56]	; 0x38
 800d9fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d9fc:	1b5d      	subs	r5, r3, r5
 800d9fe:	1e6b      	subs	r3, r5, #1
 800da00:	9304      	str	r3, [sp, #16]
 800da02:	bf43      	ittte	mi
 800da04:	2300      	movmi	r3, #0
 800da06:	f1c5 0801 	rsbmi	r8, r5, #1
 800da0a:	9304      	strmi	r3, [sp, #16]
 800da0c:	f04f 0800 	movpl.w	r8, #0
 800da10:	f1ba 0f00 	cmp.w	sl, #0
 800da14:	db3b      	blt.n	800da8e <_dtoa_r+0x23e>
 800da16:	9b04      	ldr	r3, [sp, #16]
 800da18:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800da1c:	4453      	add	r3, sl
 800da1e:	9304      	str	r3, [sp, #16]
 800da20:	2300      	movs	r3, #0
 800da22:	9306      	str	r3, [sp, #24]
 800da24:	9b05      	ldr	r3, [sp, #20]
 800da26:	2b09      	cmp	r3, #9
 800da28:	d869      	bhi.n	800dafe <_dtoa_r+0x2ae>
 800da2a:	2b05      	cmp	r3, #5
 800da2c:	bfc4      	itt	gt
 800da2e:	3b04      	subgt	r3, #4
 800da30:	9305      	strgt	r3, [sp, #20]
 800da32:	9b05      	ldr	r3, [sp, #20]
 800da34:	f1a3 0302 	sub.w	r3, r3, #2
 800da38:	bfcc      	ite	gt
 800da3a:	2500      	movgt	r5, #0
 800da3c:	2501      	movle	r5, #1
 800da3e:	2b03      	cmp	r3, #3
 800da40:	d869      	bhi.n	800db16 <_dtoa_r+0x2c6>
 800da42:	e8df f003 	tbb	[pc, r3]
 800da46:	4e2c      	.short	0x4e2c
 800da48:	5a4c      	.short	0x5a4c
 800da4a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800da4e:	441d      	add	r5, r3
 800da50:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800da54:	2b20      	cmp	r3, #32
 800da56:	bfc1      	itttt	gt
 800da58:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800da5c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800da60:	fa09 f303 	lslgt.w	r3, r9, r3
 800da64:	fa26 f000 	lsrgt.w	r0, r6, r0
 800da68:	bfda      	itte	le
 800da6a:	f1c3 0320 	rsble	r3, r3, #32
 800da6e:	fa06 f003 	lslle.w	r0, r6, r3
 800da72:	4318      	orrgt	r0, r3
 800da74:	f7f5 fb16 	bl	80030a4 <__aeabi_ui2d>
 800da78:	2301      	movs	r3, #1
 800da7a:	4606      	mov	r6, r0
 800da7c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800da80:	3d01      	subs	r5, #1
 800da82:	9310      	str	r3, [sp, #64]	; 0x40
 800da84:	e771      	b.n	800d96a <_dtoa_r+0x11a>
 800da86:	2301      	movs	r3, #1
 800da88:	e7b6      	b.n	800d9f8 <_dtoa_r+0x1a8>
 800da8a:	900e      	str	r0, [sp, #56]	; 0x38
 800da8c:	e7b5      	b.n	800d9fa <_dtoa_r+0x1aa>
 800da8e:	f1ca 0300 	rsb	r3, sl, #0
 800da92:	9306      	str	r3, [sp, #24]
 800da94:	2300      	movs	r3, #0
 800da96:	eba8 080a 	sub.w	r8, r8, sl
 800da9a:	930d      	str	r3, [sp, #52]	; 0x34
 800da9c:	e7c2      	b.n	800da24 <_dtoa_r+0x1d4>
 800da9e:	2300      	movs	r3, #0
 800daa0:	9308      	str	r3, [sp, #32]
 800daa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	dc39      	bgt.n	800db1c <_dtoa_r+0x2cc>
 800daa8:	f04f 0901 	mov.w	r9, #1
 800daac:	f8cd 9004 	str.w	r9, [sp, #4]
 800dab0:	464b      	mov	r3, r9
 800dab2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800dab6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800dab8:	2200      	movs	r2, #0
 800daba:	6042      	str	r2, [r0, #4]
 800dabc:	2204      	movs	r2, #4
 800dabe:	f102 0614 	add.w	r6, r2, #20
 800dac2:	429e      	cmp	r6, r3
 800dac4:	6841      	ldr	r1, [r0, #4]
 800dac6:	d92f      	bls.n	800db28 <_dtoa_r+0x2d8>
 800dac8:	4620      	mov	r0, r4
 800daca:	f000 fcb9 	bl	800e440 <_Balloc>
 800dace:	9000      	str	r0, [sp, #0]
 800dad0:	2800      	cmp	r0, #0
 800dad2:	d14b      	bne.n	800db6c <_dtoa_r+0x31c>
 800dad4:	4b24      	ldr	r3, [pc, #144]	; (800db68 <_dtoa_r+0x318>)
 800dad6:	4602      	mov	r2, r0
 800dad8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800dadc:	e6d1      	b.n	800d882 <_dtoa_r+0x32>
 800dade:	2301      	movs	r3, #1
 800dae0:	e7de      	b.n	800daa0 <_dtoa_r+0x250>
 800dae2:	2300      	movs	r3, #0
 800dae4:	9308      	str	r3, [sp, #32]
 800dae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dae8:	eb0a 0903 	add.w	r9, sl, r3
 800daec:	f109 0301 	add.w	r3, r9, #1
 800daf0:	2b01      	cmp	r3, #1
 800daf2:	9301      	str	r3, [sp, #4]
 800daf4:	bfb8      	it	lt
 800daf6:	2301      	movlt	r3, #1
 800daf8:	e7dd      	b.n	800dab6 <_dtoa_r+0x266>
 800dafa:	2301      	movs	r3, #1
 800dafc:	e7f2      	b.n	800dae4 <_dtoa_r+0x294>
 800dafe:	2501      	movs	r5, #1
 800db00:	2300      	movs	r3, #0
 800db02:	9305      	str	r3, [sp, #20]
 800db04:	9508      	str	r5, [sp, #32]
 800db06:	f04f 39ff 	mov.w	r9, #4294967295
 800db0a:	2200      	movs	r2, #0
 800db0c:	f8cd 9004 	str.w	r9, [sp, #4]
 800db10:	2312      	movs	r3, #18
 800db12:	9209      	str	r2, [sp, #36]	; 0x24
 800db14:	e7cf      	b.n	800dab6 <_dtoa_r+0x266>
 800db16:	2301      	movs	r3, #1
 800db18:	9308      	str	r3, [sp, #32]
 800db1a:	e7f4      	b.n	800db06 <_dtoa_r+0x2b6>
 800db1c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800db20:	f8cd 9004 	str.w	r9, [sp, #4]
 800db24:	464b      	mov	r3, r9
 800db26:	e7c6      	b.n	800dab6 <_dtoa_r+0x266>
 800db28:	3101      	adds	r1, #1
 800db2a:	6041      	str	r1, [r0, #4]
 800db2c:	0052      	lsls	r2, r2, #1
 800db2e:	e7c6      	b.n	800dabe <_dtoa_r+0x26e>
 800db30:	636f4361 	.word	0x636f4361
 800db34:	3fd287a7 	.word	0x3fd287a7
 800db38:	8b60c8b3 	.word	0x8b60c8b3
 800db3c:	3fc68a28 	.word	0x3fc68a28
 800db40:	509f79fb 	.word	0x509f79fb
 800db44:	3fd34413 	.word	0x3fd34413
 800db48:	08013415 	.word	0x08013415
 800db4c:	0801342c 	.word	0x0801342c
 800db50:	7ff00000 	.word	0x7ff00000
 800db54:	08013411 	.word	0x08013411
 800db58:	08013408 	.word	0x08013408
 800db5c:	080133e5 	.word	0x080133e5
 800db60:	3ff80000 	.word	0x3ff80000
 800db64:	08013528 	.word	0x08013528
 800db68:	0801348b 	.word	0x0801348b
 800db6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800db6e:	9a00      	ldr	r2, [sp, #0]
 800db70:	601a      	str	r2, [r3, #0]
 800db72:	9b01      	ldr	r3, [sp, #4]
 800db74:	2b0e      	cmp	r3, #14
 800db76:	f200 80ad 	bhi.w	800dcd4 <_dtoa_r+0x484>
 800db7a:	2d00      	cmp	r5, #0
 800db7c:	f000 80aa 	beq.w	800dcd4 <_dtoa_r+0x484>
 800db80:	f1ba 0f00 	cmp.w	sl, #0
 800db84:	dd36      	ble.n	800dbf4 <_dtoa_r+0x3a4>
 800db86:	4ac3      	ldr	r2, [pc, #780]	; (800de94 <_dtoa_r+0x644>)
 800db88:	f00a 030f 	and.w	r3, sl, #15
 800db8c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800db90:	ed93 7b00 	vldr	d7, [r3]
 800db94:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800db98:	ea4f 172a 	mov.w	r7, sl, asr #4
 800db9c:	eeb0 8a47 	vmov.f32	s16, s14
 800dba0:	eef0 8a67 	vmov.f32	s17, s15
 800dba4:	d016      	beq.n	800dbd4 <_dtoa_r+0x384>
 800dba6:	4bbc      	ldr	r3, [pc, #752]	; (800de98 <_dtoa_r+0x648>)
 800dba8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800dbac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dbb0:	f7f5 fc1c 	bl	80033ec <__aeabi_ddiv>
 800dbb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dbb8:	f007 070f 	and.w	r7, r7, #15
 800dbbc:	2503      	movs	r5, #3
 800dbbe:	4eb6      	ldr	r6, [pc, #728]	; (800de98 <_dtoa_r+0x648>)
 800dbc0:	b957      	cbnz	r7, 800dbd8 <_dtoa_r+0x388>
 800dbc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dbc6:	ec53 2b18 	vmov	r2, r3, d8
 800dbca:	f7f5 fc0f 	bl	80033ec <__aeabi_ddiv>
 800dbce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dbd2:	e029      	b.n	800dc28 <_dtoa_r+0x3d8>
 800dbd4:	2502      	movs	r5, #2
 800dbd6:	e7f2      	b.n	800dbbe <_dtoa_r+0x36e>
 800dbd8:	07f9      	lsls	r1, r7, #31
 800dbda:	d508      	bpl.n	800dbee <_dtoa_r+0x39e>
 800dbdc:	ec51 0b18 	vmov	r0, r1, d8
 800dbe0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dbe4:	f7f5 fad8 	bl	8003198 <__aeabi_dmul>
 800dbe8:	ec41 0b18 	vmov	d8, r0, r1
 800dbec:	3501      	adds	r5, #1
 800dbee:	107f      	asrs	r7, r7, #1
 800dbf0:	3608      	adds	r6, #8
 800dbf2:	e7e5      	b.n	800dbc0 <_dtoa_r+0x370>
 800dbf4:	f000 80a6 	beq.w	800dd44 <_dtoa_r+0x4f4>
 800dbf8:	f1ca 0600 	rsb	r6, sl, #0
 800dbfc:	4ba5      	ldr	r3, [pc, #660]	; (800de94 <_dtoa_r+0x644>)
 800dbfe:	4fa6      	ldr	r7, [pc, #664]	; (800de98 <_dtoa_r+0x648>)
 800dc00:	f006 020f 	and.w	r2, r6, #15
 800dc04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc0c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800dc10:	f7f5 fac2 	bl	8003198 <__aeabi_dmul>
 800dc14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dc18:	1136      	asrs	r6, r6, #4
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	2502      	movs	r5, #2
 800dc1e:	2e00      	cmp	r6, #0
 800dc20:	f040 8085 	bne.w	800dd2e <_dtoa_r+0x4de>
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d1d2      	bne.n	800dbce <_dtoa_r+0x37e>
 800dc28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	f000 808c 	beq.w	800dd48 <_dtoa_r+0x4f8>
 800dc30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800dc34:	4b99      	ldr	r3, [pc, #612]	; (800de9c <_dtoa_r+0x64c>)
 800dc36:	2200      	movs	r2, #0
 800dc38:	4630      	mov	r0, r6
 800dc3a:	4639      	mov	r1, r7
 800dc3c:	f7f5 fd1e 	bl	800367c <__aeabi_dcmplt>
 800dc40:	2800      	cmp	r0, #0
 800dc42:	f000 8081 	beq.w	800dd48 <_dtoa_r+0x4f8>
 800dc46:	9b01      	ldr	r3, [sp, #4]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d07d      	beq.n	800dd48 <_dtoa_r+0x4f8>
 800dc4c:	f1b9 0f00 	cmp.w	r9, #0
 800dc50:	dd3c      	ble.n	800dccc <_dtoa_r+0x47c>
 800dc52:	f10a 33ff 	add.w	r3, sl, #4294967295
 800dc56:	9307      	str	r3, [sp, #28]
 800dc58:	2200      	movs	r2, #0
 800dc5a:	4b91      	ldr	r3, [pc, #580]	; (800dea0 <_dtoa_r+0x650>)
 800dc5c:	4630      	mov	r0, r6
 800dc5e:	4639      	mov	r1, r7
 800dc60:	f7f5 fa9a 	bl	8003198 <__aeabi_dmul>
 800dc64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dc68:	3501      	adds	r5, #1
 800dc6a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800dc6e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800dc72:	4628      	mov	r0, r5
 800dc74:	f7f5 fa26 	bl	80030c4 <__aeabi_i2d>
 800dc78:	4632      	mov	r2, r6
 800dc7a:	463b      	mov	r3, r7
 800dc7c:	f7f5 fa8c 	bl	8003198 <__aeabi_dmul>
 800dc80:	4b88      	ldr	r3, [pc, #544]	; (800dea4 <_dtoa_r+0x654>)
 800dc82:	2200      	movs	r2, #0
 800dc84:	f7f5 f8d2 	bl	8002e2c <__adddf3>
 800dc88:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800dc8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dc90:	9303      	str	r3, [sp, #12]
 800dc92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d15c      	bne.n	800dd52 <_dtoa_r+0x502>
 800dc98:	4b83      	ldr	r3, [pc, #524]	; (800dea8 <_dtoa_r+0x658>)
 800dc9a:	2200      	movs	r2, #0
 800dc9c:	4630      	mov	r0, r6
 800dc9e:	4639      	mov	r1, r7
 800dca0:	f7f5 f8c2 	bl	8002e28 <__aeabi_dsub>
 800dca4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dca8:	4606      	mov	r6, r0
 800dcaa:	460f      	mov	r7, r1
 800dcac:	f7f5 fd04 	bl	80036b8 <__aeabi_dcmpgt>
 800dcb0:	2800      	cmp	r0, #0
 800dcb2:	f040 8296 	bne.w	800e1e2 <_dtoa_r+0x992>
 800dcb6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800dcba:	4630      	mov	r0, r6
 800dcbc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dcc0:	4639      	mov	r1, r7
 800dcc2:	f7f5 fcdb 	bl	800367c <__aeabi_dcmplt>
 800dcc6:	2800      	cmp	r0, #0
 800dcc8:	f040 8288 	bne.w	800e1dc <_dtoa_r+0x98c>
 800dccc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800dcd0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800dcd4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	f2c0 8158 	blt.w	800df8c <_dtoa_r+0x73c>
 800dcdc:	f1ba 0f0e 	cmp.w	sl, #14
 800dce0:	f300 8154 	bgt.w	800df8c <_dtoa_r+0x73c>
 800dce4:	4b6b      	ldr	r3, [pc, #428]	; (800de94 <_dtoa_r+0x644>)
 800dce6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800dcea:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dcee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	f280 80e3 	bge.w	800debc <_dtoa_r+0x66c>
 800dcf6:	9b01      	ldr	r3, [sp, #4]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	f300 80df 	bgt.w	800debc <_dtoa_r+0x66c>
 800dcfe:	f040 826d 	bne.w	800e1dc <_dtoa_r+0x98c>
 800dd02:	4b69      	ldr	r3, [pc, #420]	; (800dea8 <_dtoa_r+0x658>)
 800dd04:	2200      	movs	r2, #0
 800dd06:	4640      	mov	r0, r8
 800dd08:	4649      	mov	r1, r9
 800dd0a:	f7f5 fa45 	bl	8003198 <__aeabi_dmul>
 800dd0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dd12:	f7f5 fcc7 	bl	80036a4 <__aeabi_dcmpge>
 800dd16:	9e01      	ldr	r6, [sp, #4]
 800dd18:	4637      	mov	r7, r6
 800dd1a:	2800      	cmp	r0, #0
 800dd1c:	f040 8243 	bne.w	800e1a6 <_dtoa_r+0x956>
 800dd20:	9d00      	ldr	r5, [sp, #0]
 800dd22:	2331      	movs	r3, #49	; 0x31
 800dd24:	f805 3b01 	strb.w	r3, [r5], #1
 800dd28:	f10a 0a01 	add.w	sl, sl, #1
 800dd2c:	e23f      	b.n	800e1ae <_dtoa_r+0x95e>
 800dd2e:	07f2      	lsls	r2, r6, #31
 800dd30:	d505      	bpl.n	800dd3e <_dtoa_r+0x4ee>
 800dd32:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd36:	f7f5 fa2f 	bl	8003198 <__aeabi_dmul>
 800dd3a:	3501      	adds	r5, #1
 800dd3c:	2301      	movs	r3, #1
 800dd3e:	1076      	asrs	r6, r6, #1
 800dd40:	3708      	adds	r7, #8
 800dd42:	e76c      	b.n	800dc1e <_dtoa_r+0x3ce>
 800dd44:	2502      	movs	r5, #2
 800dd46:	e76f      	b.n	800dc28 <_dtoa_r+0x3d8>
 800dd48:	9b01      	ldr	r3, [sp, #4]
 800dd4a:	f8cd a01c 	str.w	sl, [sp, #28]
 800dd4e:	930c      	str	r3, [sp, #48]	; 0x30
 800dd50:	e78d      	b.n	800dc6e <_dtoa_r+0x41e>
 800dd52:	9900      	ldr	r1, [sp, #0]
 800dd54:	980c      	ldr	r0, [sp, #48]	; 0x30
 800dd56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dd58:	4b4e      	ldr	r3, [pc, #312]	; (800de94 <_dtoa_r+0x644>)
 800dd5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dd5e:	4401      	add	r1, r0
 800dd60:	9102      	str	r1, [sp, #8]
 800dd62:	9908      	ldr	r1, [sp, #32]
 800dd64:	eeb0 8a47 	vmov.f32	s16, s14
 800dd68:	eef0 8a67 	vmov.f32	s17, s15
 800dd6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dd74:	2900      	cmp	r1, #0
 800dd76:	d045      	beq.n	800de04 <_dtoa_r+0x5b4>
 800dd78:	494c      	ldr	r1, [pc, #304]	; (800deac <_dtoa_r+0x65c>)
 800dd7a:	2000      	movs	r0, #0
 800dd7c:	f7f5 fb36 	bl	80033ec <__aeabi_ddiv>
 800dd80:	ec53 2b18 	vmov	r2, r3, d8
 800dd84:	f7f5 f850 	bl	8002e28 <__aeabi_dsub>
 800dd88:	9d00      	ldr	r5, [sp, #0]
 800dd8a:	ec41 0b18 	vmov	d8, r0, r1
 800dd8e:	4639      	mov	r1, r7
 800dd90:	4630      	mov	r0, r6
 800dd92:	f7f5 fcb1 	bl	80036f8 <__aeabi_d2iz>
 800dd96:	900c      	str	r0, [sp, #48]	; 0x30
 800dd98:	f7f5 f994 	bl	80030c4 <__aeabi_i2d>
 800dd9c:	4602      	mov	r2, r0
 800dd9e:	460b      	mov	r3, r1
 800dda0:	4630      	mov	r0, r6
 800dda2:	4639      	mov	r1, r7
 800dda4:	f7f5 f840 	bl	8002e28 <__aeabi_dsub>
 800dda8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ddaa:	3330      	adds	r3, #48	; 0x30
 800ddac:	f805 3b01 	strb.w	r3, [r5], #1
 800ddb0:	ec53 2b18 	vmov	r2, r3, d8
 800ddb4:	4606      	mov	r6, r0
 800ddb6:	460f      	mov	r7, r1
 800ddb8:	f7f5 fc60 	bl	800367c <__aeabi_dcmplt>
 800ddbc:	2800      	cmp	r0, #0
 800ddbe:	d165      	bne.n	800de8c <_dtoa_r+0x63c>
 800ddc0:	4632      	mov	r2, r6
 800ddc2:	463b      	mov	r3, r7
 800ddc4:	4935      	ldr	r1, [pc, #212]	; (800de9c <_dtoa_r+0x64c>)
 800ddc6:	2000      	movs	r0, #0
 800ddc8:	f7f5 f82e 	bl	8002e28 <__aeabi_dsub>
 800ddcc:	ec53 2b18 	vmov	r2, r3, d8
 800ddd0:	f7f5 fc54 	bl	800367c <__aeabi_dcmplt>
 800ddd4:	2800      	cmp	r0, #0
 800ddd6:	f040 80b9 	bne.w	800df4c <_dtoa_r+0x6fc>
 800ddda:	9b02      	ldr	r3, [sp, #8]
 800dddc:	429d      	cmp	r5, r3
 800ddde:	f43f af75 	beq.w	800dccc <_dtoa_r+0x47c>
 800dde2:	4b2f      	ldr	r3, [pc, #188]	; (800dea0 <_dtoa_r+0x650>)
 800dde4:	ec51 0b18 	vmov	r0, r1, d8
 800dde8:	2200      	movs	r2, #0
 800ddea:	f7f5 f9d5 	bl	8003198 <__aeabi_dmul>
 800ddee:	4b2c      	ldr	r3, [pc, #176]	; (800dea0 <_dtoa_r+0x650>)
 800ddf0:	ec41 0b18 	vmov	d8, r0, r1
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	4630      	mov	r0, r6
 800ddf8:	4639      	mov	r1, r7
 800ddfa:	f7f5 f9cd 	bl	8003198 <__aeabi_dmul>
 800ddfe:	4606      	mov	r6, r0
 800de00:	460f      	mov	r7, r1
 800de02:	e7c4      	b.n	800dd8e <_dtoa_r+0x53e>
 800de04:	ec51 0b17 	vmov	r0, r1, d7
 800de08:	f7f5 f9c6 	bl	8003198 <__aeabi_dmul>
 800de0c:	9b02      	ldr	r3, [sp, #8]
 800de0e:	9d00      	ldr	r5, [sp, #0]
 800de10:	930c      	str	r3, [sp, #48]	; 0x30
 800de12:	ec41 0b18 	vmov	d8, r0, r1
 800de16:	4639      	mov	r1, r7
 800de18:	4630      	mov	r0, r6
 800de1a:	f7f5 fc6d 	bl	80036f8 <__aeabi_d2iz>
 800de1e:	9011      	str	r0, [sp, #68]	; 0x44
 800de20:	f7f5 f950 	bl	80030c4 <__aeabi_i2d>
 800de24:	4602      	mov	r2, r0
 800de26:	460b      	mov	r3, r1
 800de28:	4630      	mov	r0, r6
 800de2a:	4639      	mov	r1, r7
 800de2c:	f7f4 fffc 	bl	8002e28 <__aeabi_dsub>
 800de30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800de32:	3330      	adds	r3, #48	; 0x30
 800de34:	f805 3b01 	strb.w	r3, [r5], #1
 800de38:	9b02      	ldr	r3, [sp, #8]
 800de3a:	429d      	cmp	r5, r3
 800de3c:	4606      	mov	r6, r0
 800de3e:	460f      	mov	r7, r1
 800de40:	f04f 0200 	mov.w	r2, #0
 800de44:	d134      	bne.n	800deb0 <_dtoa_r+0x660>
 800de46:	4b19      	ldr	r3, [pc, #100]	; (800deac <_dtoa_r+0x65c>)
 800de48:	ec51 0b18 	vmov	r0, r1, d8
 800de4c:	f7f4 ffee 	bl	8002e2c <__adddf3>
 800de50:	4602      	mov	r2, r0
 800de52:	460b      	mov	r3, r1
 800de54:	4630      	mov	r0, r6
 800de56:	4639      	mov	r1, r7
 800de58:	f7f5 fc2e 	bl	80036b8 <__aeabi_dcmpgt>
 800de5c:	2800      	cmp	r0, #0
 800de5e:	d175      	bne.n	800df4c <_dtoa_r+0x6fc>
 800de60:	ec53 2b18 	vmov	r2, r3, d8
 800de64:	4911      	ldr	r1, [pc, #68]	; (800deac <_dtoa_r+0x65c>)
 800de66:	2000      	movs	r0, #0
 800de68:	f7f4 ffde 	bl	8002e28 <__aeabi_dsub>
 800de6c:	4602      	mov	r2, r0
 800de6e:	460b      	mov	r3, r1
 800de70:	4630      	mov	r0, r6
 800de72:	4639      	mov	r1, r7
 800de74:	f7f5 fc02 	bl	800367c <__aeabi_dcmplt>
 800de78:	2800      	cmp	r0, #0
 800de7a:	f43f af27 	beq.w	800dccc <_dtoa_r+0x47c>
 800de7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800de80:	1e6b      	subs	r3, r5, #1
 800de82:	930c      	str	r3, [sp, #48]	; 0x30
 800de84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800de88:	2b30      	cmp	r3, #48	; 0x30
 800de8a:	d0f8      	beq.n	800de7e <_dtoa_r+0x62e>
 800de8c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800de90:	e04a      	b.n	800df28 <_dtoa_r+0x6d8>
 800de92:	bf00      	nop
 800de94:	08013528 	.word	0x08013528
 800de98:	08013500 	.word	0x08013500
 800de9c:	3ff00000 	.word	0x3ff00000
 800dea0:	40240000 	.word	0x40240000
 800dea4:	401c0000 	.word	0x401c0000
 800dea8:	40140000 	.word	0x40140000
 800deac:	3fe00000 	.word	0x3fe00000
 800deb0:	4baf      	ldr	r3, [pc, #700]	; (800e170 <_dtoa_r+0x920>)
 800deb2:	f7f5 f971 	bl	8003198 <__aeabi_dmul>
 800deb6:	4606      	mov	r6, r0
 800deb8:	460f      	mov	r7, r1
 800deba:	e7ac      	b.n	800de16 <_dtoa_r+0x5c6>
 800debc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800dec0:	9d00      	ldr	r5, [sp, #0]
 800dec2:	4642      	mov	r2, r8
 800dec4:	464b      	mov	r3, r9
 800dec6:	4630      	mov	r0, r6
 800dec8:	4639      	mov	r1, r7
 800deca:	f7f5 fa8f 	bl	80033ec <__aeabi_ddiv>
 800dece:	f7f5 fc13 	bl	80036f8 <__aeabi_d2iz>
 800ded2:	9002      	str	r0, [sp, #8]
 800ded4:	f7f5 f8f6 	bl	80030c4 <__aeabi_i2d>
 800ded8:	4642      	mov	r2, r8
 800deda:	464b      	mov	r3, r9
 800dedc:	f7f5 f95c 	bl	8003198 <__aeabi_dmul>
 800dee0:	4602      	mov	r2, r0
 800dee2:	460b      	mov	r3, r1
 800dee4:	4630      	mov	r0, r6
 800dee6:	4639      	mov	r1, r7
 800dee8:	f7f4 ff9e 	bl	8002e28 <__aeabi_dsub>
 800deec:	9e02      	ldr	r6, [sp, #8]
 800deee:	9f01      	ldr	r7, [sp, #4]
 800def0:	3630      	adds	r6, #48	; 0x30
 800def2:	f805 6b01 	strb.w	r6, [r5], #1
 800def6:	9e00      	ldr	r6, [sp, #0]
 800def8:	1bae      	subs	r6, r5, r6
 800defa:	42b7      	cmp	r7, r6
 800defc:	4602      	mov	r2, r0
 800defe:	460b      	mov	r3, r1
 800df00:	d137      	bne.n	800df72 <_dtoa_r+0x722>
 800df02:	f7f4 ff93 	bl	8002e2c <__adddf3>
 800df06:	4642      	mov	r2, r8
 800df08:	464b      	mov	r3, r9
 800df0a:	4606      	mov	r6, r0
 800df0c:	460f      	mov	r7, r1
 800df0e:	f7f5 fbd3 	bl	80036b8 <__aeabi_dcmpgt>
 800df12:	b9c8      	cbnz	r0, 800df48 <_dtoa_r+0x6f8>
 800df14:	4642      	mov	r2, r8
 800df16:	464b      	mov	r3, r9
 800df18:	4630      	mov	r0, r6
 800df1a:	4639      	mov	r1, r7
 800df1c:	f7f5 fba4 	bl	8003668 <__aeabi_dcmpeq>
 800df20:	b110      	cbz	r0, 800df28 <_dtoa_r+0x6d8>
 800df22:	9b02      	ldr	r3, [sp, #8]
 800df24:	07d9      	lsls	r1, r3, #31
 800df26:	d40f      	bmi.n	800df48 <_dtoa_r+0x6f8>
 800df28:	4620      	mov	r0, r4
 800df2a:	4659      	mov	r1, fp
 800df2c:	f000 fac8 	bl	800e4c0 <_Bfree>
 800df30:	2300      	movs	r3, #0
 800df32:	702b      	strb	r3, [r5, #0]
 800df34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800df36:	f10a 0001 	add.w	r0, sl, #1
 800df3a:	6018      	str	r0, [r3, #0]
 800df3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800df3e:	2b00      	cmp	r3, #0
 800df40:	f43f acd8 	beq.w	800d8f4 <_dtoa_r+0xa4>
 800df44:	601d      	str	r5, [r3, #0]
 800df46:	e4d5      	b.n	800d8f4 <_dtoa_r+0xa4>
 800df48:	f8cd a01c 	str.w	sl, [sp, #28]
 800df4c:	462b      	mov	r3, r5
 800df4e:	461d      	mov	r5, r3
 800df50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800df54:	2a39      	cmp	r2, #57	; 0x39
 800df56:	d108      	bne.n	800df6a <_dtoa_r+0x71a>
 800df58:	9a00      	ldr	r2, [sp, #0]
 800df5a:	429a      	cmp	r2, r3
 800df5c:	d1f7      	bne.n	800df4e <_dtoa_r+0x6fe>
 800df5e:	9a07      	ldr	r2, [sp, #28]
 800df60:	9900      	ldr	r1, [sp, #0]
 800df62:	3201      	adds	r2, #1
 800df64:	9207      	str	r2, [sp, #28]
 800df66:	2230      	movs	r2, #48	; 0x30
 800df68:	700a      	strb	r2, [r1, #0]
 800df6a:	781a      	ldrb	r2, [r3, #0]
 800df6c:	3201      	adds	r2, #1
 800df6e:	701a      	strb	r2, [r3, #0]
 800df70:	e78c      	b.n	800de8c <_dtoa_r+0x63c>
 800df72:	4b7f      	ldr	r3, [pc, #508]	; (800e170 <_dtoa_r+0x920>)
 800df74:	2200      	movs	r2, #0
 800df76:	f7f5 f90f 	bl	8003198 <__aeabi_dmul>
 800df7a:	2200      	movs	r2, #0
 800df7c:	2300      	movs	r3, #0
 800df7e:	4606      	mov	r6, r0
 800df80:	460f      	mov	r7, r1
 800df82:	f7f5 fb71 	bl	8003668 <__aeabi_dcmpeq>
 800df86:	2800      	cmp	r0, #0
 800df88:	d09b      	beq.n	800dec2 <_dtoa_r+0x672>
 800df8a:	e7cd      	b.n	800df28 <_dtoa_r+0x6d8>
 800df8c:	9a08      	ldr	r2, [sp, #32]
 800df8e:	2a00      	cmp	r2, #0
 800df90:	f000 80c4 	beq.w	800e11c <_dtoa_r+0x8cc>
 800df94:	9a05      	ldr	r2, [sp, #20]
 800df96:	2a01      	cmp	r2, #1
 800df98:	f300 80a8 	bgt.w	800e0ec <_dtoa_r+0x89c>
 800df9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800df9e:	2a00      	cmp	r2, #0
 800dfa0:	f000 80a0 	beq.w	800e0e4 <_dtoa_r+0x894>
 800dfa4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dfa8:	9e06      	ldr	r6, [sp, #24]
 800dfaa:	4645      	mov	r5, r8
 800dfac:	9a04      	ldr	r2, [sp, #16]
 800dfae:	2101      	movs	r1, #1
 800dfb0:	441a      	add	r2, r3
 800dfb2:	4620      	mov	r0, r4
 800dfb4:	4498      	add	r8, r3
 800dfb6:	9204      	str	r2, [sp, #16]
 800dfb8:	f000 fb3e 	bl	800e638 <__i2b>
 800dfbc:	4607      	mov	r7, r0
 800dfbe:	2d00      	cmp	r5, #0
 800dfc0:	dd0b      	ble.n	800dfda <_dtoa_r+0x78a>
 800dfc2:	9b04      	ldr	r3, [sp, #16]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	dd08      	ble.n	800dfda <_dtoa_r+0x78a>
 800dfc8:	42ab      	cmp	r3, r5
 800dfca:	9a04      	ldr	r2, [sp, #16]
 800dfcc:	bfa8      	it	ge
 800dfce:	462b      	movge	r3, r5
 800dfd0:	eba8 0803 	sub.w	r8, r8, r3
 800dfd4:	1aed      	subs	r5, r5, r3
 800dfd6:	1ad3      	subs	r3, r2, r3
 800dfd8:	9304      	str	r3, [sp, #16]
 800dfda:	9b06      	ldr	r3, [sp, #24]
 800dfdc:	b1fb      	cbz	r3, 800e01e <_dtoa_r+0x7ce>
 800dfde:	9b08      	ldr	r3, [sp, #32]
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	f000 809f 	beq.w	800e124 <_dtoa_r+0x8d4>
 800dfe6:	2e00      	cmp	r6, #0
 800dfe8:	dd11      	ble.n	800e00e <_dtoa_r+0x7be>
 800dfea:	4639      	mov	r1, r7
 800dfec:	4632      	mov	r2, r6
 800dfee:	4620      	mov	r0, r4
 800dff0:	f000 fbde 	bl	800e7b0 <__pow5mult>
 800dff4:	465a      	mov	r2, fp
 800dff6:	4601      	mov	r1, r0
 800dff8:	4607      	mov	r7, r0
 800dffa:	4620      	mov	r0, r4
 800dffc:	f000 fb32 	bl	800e664 <__multiply>
 800e000:	4659      	mov	r1, fp
 800e002:	9007      	str	r0, [sp, #28]
 800e004:	4620      	mov	r0, r4
 800e006:	f000 fa5b 	bl	800e4c0 <_Bfree>
 800e00a:	9b07      	ldr	r3, [sp, #28]
 800e00c:	469b      	mov	fp, r3
 800e00e:	9b06      	ldr	r3, [sp, #24]
 800e010:	1b9a      	subs	r2, r3, r6
 800e012:	d004      	beq.n	800e01e <_dtoa_r+0x7ce>
 800e014:	4659      	mov	r1, fp
 800e016:	4620      	mov	r0, r4
 800e018:	f000 fbca 	bl	800e7b0 <__pow5mult>
 800e01c:	4683      	mov	fp, r0
 800e01e:	2101      	movs	r1, #1
 800e020:	4620      	mov	r0, r4
 800e022:	f000 fb09 	bl	800e638 <__i2b>
 800e026:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e028:	2b00      	cmp	r3, #0
 800e02a:	4606      	mov	r6, r0
 800e02c:	dd7c      	ble.n	800e128 <_dtoa_r+0x8d8>
 800e02e:	461a      	mov	r2, r3
 800e030:	4601      	mov	r1, r0
 800e032:	4620      	mov	r0, r4
 800e034:	f000 fbbc 	bl	800e7b0 <__pow5mult>
 800e038:	9b05      	ldr	r3, [sp, #20]
 800e03a:	2b01      	cmp	r3, #1
 800e03c:	4606      	mov	r6, r0
 800e03e:	dd76      	ble.n	800e12e <_dtoa_r+0x8de>
 800e040:	2300      	movs	r3, #0
 800e042:	9306      	str	r3, [sp, #24]
 800e044:	6933      	ldr	r3, [r6, #16]
 800e046:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e04a:	6918      	ldr	r0, [r3, #16]
 800e04c:	f000 faa4 	bl	800e598 <__hi0bits>
 800e050:	f1c0 0020 	rsb	r0, r0, #32
 800e054:	9b04      	ldr	r3, [sp, #16]
 800e056:	4418      	add	r0, r3
 800e058:	f010 001f 	ands.w	r0, r0, #31
 800e05c:	f000 8086 	beq.w	800e16c <_dtoa_r+0x91c>
 800e060:	f1c0 0320 	rsb	r3, r0, #32
 800e064:	2b04      	cmp	r3, #4
 800e066:	dd7f      	ble.n	800e168 <_dtoa_r+0x918>
 800e068:	f1c0 001c 	rsb	r0, r0, #28
 800e06c:	9b04      	ldr	r3, [sp, #16]
 800e06e:	4403      	add	r3, r0
 800e070:	4480      	add	r8, r0
 800e072:	4405      	add	r5, r0
 800e074:	9304      	str	r3, [sp, #16]
 800e076:	f1b8 0f00 	cmp.w	r8, #0
 800e07a:	dd05      	ble.n	800e088 <_dtoa_r+0x838>
 800e07c:	4659      	mov	r1, fp
 800e07e:	4642      	mov	r2, r8
 800e080:	4620      	mov	r0, r4
 800e082:	f000 fbef 	bl	800e864 <__lshift>
 800e086:	4683      	mov	fp, r0
 800e088:	9b04      	ldr	r3, [sp, #16]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	dd05      	ble.n	800e09a <_dtoa_r+0x84a>
 800e08e:	4631      	mov	r1, r6
 800e090:	461a      	mov	r2, r3
 800e092:	4620      	mov	r0, r4
 800e094:	f000 fbe6 	bl	800e864 <__lshift>
 800e098:	4606      	mov	r6, r0
 800e09a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d069      	beq.n	800e174 <_dtoa_r+0x924>
 800e0a0:	4631      	mov	r1, r6
 800e0a2:	4658      	mov	r0, fp
 800e0a4:	f000 fc4a 	bl	800e93c <__mcmp>
 800e0a8:	2800      	cmp	r0, #0
 800e0aa:	da63      	bge.n	800e174 <_dtoa_r+0x924>
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	4659      	mov	r1, fp
 800e0b0:	220a      	movs	r2, #10
 800e0b2:	4620      	mov	r0, r4
 800e0b4:	f000 fa26 	bl	800e504 <__multadd>
 800e0b8:	9b08      	ldr	r3, [sp, #32]
 800e0ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e0be:	4683      	mov	fp, r0
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	f000 818f 	beq.w	800e3e4 <_dtoa_r+0xb94>
 800e0c6:	4639      	mov	r1, r7
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	220a      	movs	r2, #10
 800e0cc:	4620      	mov	r0, r4
 800e0ce:	f000 fa19 	bl	800e504 <__multadd>
 800e0d2:	f1b9 0f00 	cmp.w	r9, #0
 800e0d6:	4607      	mov	r7, r0
 800e0d8:	f300 808e 	bgt.w	800e1f8 <_dtoa_r+0x9a8>
 800e0dc:	9b05      	ldr	r3, [sp, #20]
 800e0de:	2b02      	cmp	r3, #2
 800e0e0:	dc50      	bgt.n	800e184 <_dtoa_r+0x934>
 800e0e2:	e089      	b.n	800e1f8 <_dtoa_r+0x9a8>
 800e0e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e0e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e0ea:	e75d      	b.n	800dfa8 <_dtoa_r+0x758>
 800e0ec:	9b01      	ldr	r3, [sp, #4]
 800e0ee:	1e5e      	subs	r6, r3, #1
 800e0f0:	9b06      	ldr	r3, [sp, #24]
 800e0f2:	42b3      	cmp	r3, r6
 800e0f4:	bfbf      	itttt	lt
 800e0f6:	9b06      	ldrlt	r3, [sp, #24]
 800e0f8:	9606      	strlt	r6, [sp, #24]
 800e0fa:	1af2      	sublt	r2, r6, r3
 800e0fc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800e0fe:	bfb6      	itet	lt
 800e100:	189b      	addlt	r3, r3, r2
 800e102:	1b9e      	subge	r6, r3, r6
 800e104:	930d      	strlt	r3, [sp, #52]	; 0x34
 800e106:	9b01      	ldr	r3, [sp, #4]
 800e108:	bfb8      	it	lt
 800e10a:	2600      	movlt	r6, #0
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	bfb5      	itete	lt
 800e110:	eba8 0503 	sublt.w	r5, r8, r3
 800e114:	9b01      	ldrge	r3, [sp, #4]
 800e116:	2300      	movlt	r3, #0
 800e118:	4645      	movge	r5, r8
 800e11a:	e747      	b.n	800dfac <_dtoa_r+0x75c>
 800e11c:	9e06      	ldr	r6, [sp, #24]
 800e11e:	9f08      	ldr	r7, [sp, #32]
 800e120:	4645      	mov	r5, r8
 800e122:	e74c      	b.n	800dfbe <_dtoa_r+0x76e>
 800e124:	9a06      	ldr	r2, [sp, #24]
 800e126:	e775      	b.n	800e014 <_dtoa_r+0x7c4>
 800e128:	9b05      	ldr	r3, [sp, #20]
 800e12a:	2b01      	cmp	r3, #1
 800e12c:	dc18      	bgt.n	800e160 <_dtoa_r+0x910>
 800e12e:	9b02      	ldr	r3, [sp, #8]
 800e130:	b9b3      	cbnz	r3, 800e160 <_dtoa_r+0x910>
 800e132:	9b03      	ldr	r3, [sp, #12]
 800e134:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e138:	b9a3      	cbnz	r3, 800e164 <_dtoa_r+0x914>
 800e13a:	9b03      	ldr	r3, [sp, #12]
 800e13c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e140:	0d1b      	lsrs	r3, r3, #20
 800e142:	051b      	lsls	r3, r3, #20
 800e144:	b12b      	cbz	r3, 800e152 <_dtoa_r+0x902>
 800e146:	9b04      	ldr	r3, [sp, #16]
 800e148:	3301      	adds	r3, #1
 800e14a:	9304      	str	r3, [sp, #16]
 800e14c:	f108 0801 	add.w	r8, r8, #1
 800e150:	2301      	movs	r3, #1
 800e152:	9306      	str	r3, [sp, #24]
 800e154:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e156:	2b00      	cmp	r3, #0
 800e158:	f47f af74 	bne.w	800e044 <_dtoa_r+0x7f4>
 800e15c:	2001      	movs	r0, #1
 800e15e:	e779      	b.n	800e054 <_dtoa_r+0x804>
 800e160:	2300      	movs	r3, #0
 800e162:	e7f6      	b.n	800e152 <_dtoa_r+0x902>
 800e164:	9b02      	ldr	r3, [sp, #8]
 800e166:	e7f4      	b.n	800e152 <_dtoa_r+0x902>
 800e168:	d085      	beq.n	800e076 <_dtoa_r+0x826>
 800e16a:	4618      	mov	r0, r3
 800e16c:	301c      	adds	r0, #28
 800e16e:	e77d      	b.n	800e06c <_dtoa_r+0x81c>
 800e170:	40240000 	.word	0x40240000
 800e174:	9b01      	ldr	r3, [sp, #4]
 800e176:	2b00      	cmp	r3, #0
 800e178:	dc38      	bgt.n	800e1ec <_dtoa_r+0x99c>
 800e17a:	9b05      	ldr	r3, [sp, #20]
 800e17c:	2b02      	cmp	r3, #2
 800e17e:	dd35      	ble.n	800e1ec <_dtoa_r+0x99c>
 800e180:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e184:	f1b9 0f00 	cmp.w	r9, #0
 800e188:	d10d      	bne.n	800e1a6 <_dtoa_r+0x956>
 800e18a:	4631      	mov	r1, r6
 800e18c:	464b      	mov	r3, r9
 800e18e:	2205      	movs	r2, #5
 800e190:	4620      	mov	r0, r4
 800e192:	f000 f9b7 	bl	800e504 <__multadd>
 800e196:	4601      	mov	r1, r0
 800e198:	4606      	mov	r6, r0
 800e19a:	4658      	mov	r0, fp
 800e19c:	f000 fbce 	bl	800e93c <__mcmp>
 800e1a0:	2800      	cmp	r0, #0
 800e1a2:	f73f adbd 	bgt.w	800dd20 <_dtoa_r+0x4d0>
 800e1a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1a8:	9d00      	ldr	r5, [sp, #0]
 800e1aa:	ea6f 0a03 	mvn.w	sl, r3
 800e1ae:	f04f 0800 	mov.w	r8, #0
 800e1b2:	4631      	mov	r1, r6
 800e1b4:	4620      	mov	r0, r4
 800e1b6:	f000 f983 	bl	800e4c0 <_Bfree>
 800e1ba:	2f00      	cmp	r7, #0
 800e1bc:	f43f aeb4 	beq.w	800df28 <_dtoa_r+0x6d8>
 800e1c0:	f1b8 0f00 	cmp.w	r8, #0
 800e1c4:	d005      	beq.n	800e1d2 <_dtoa_r+0x982>
 800e1c6:	45b8      	cmp	r8, r7
 800e1c8:	d003      	beq.n	800e1d2 <_dtoa_r+0x982>
 800e1ca:	4641      	mov	r1, r8
 800e1cc:	4620      	mov	r0, r4
 800e1ce:	f000 f977 	bl	800e4c0 <_Bfree>
 800e1d2:	4639      	mov	r1, r7
 800e1d4:	4620      	mov	r0, r4
 800e1d6:	f000 f973 	bl	800e4c0 <_Bfree>
 800e1da:	e6a5      	b.n	800df28 <_dtoa_r+0x6d8>
 800e1dc:	2600      	movs	r6, #0
 800e1de:	4637      	mov	r7, r6
 800e1e0:	e7e1      	b.n	800e1a6 <_dtoa_r+0x956>
 800e1e2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e1e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800e1e8:	4637      	mov	r7, r6
 800e1ea:	e599      	b.n	800dd20 <_dtoa_r+0x4d0>
 800e1ec:	9b08      	ldr	r3, [sp, #32]
 800e1ee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	f000 80fd 	beq.w	800e3f2 <_dtoa_r+0xba2>
 800e1f8:	2d00      	cmp	r5, #0
 800e1fa:	dd05      	ble.n	800e208 <_dtoa_r+0x9b8>
 800e1fc:	4639      	mov	r1, r7
 800e1fe:	462a      	mov	r2, r5
 800e200:	4620      	mov	r0, r4
 800e202:	f000 fb2f 	bl	800e864 <__lshift>
 800e206:	4607      	mov	r7, r0
 800e208:	9b06      	ldr	r3, [sp, #24]
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d05c      	beq.n	800e2c8 <_dtoa_r+0xa78>
 800e20e:	6879      	ldr	r1, [r7, #4]
 800e210:	4620      	mov	r0, r4
 800e212:	f000 f915 	bl	800e440 <_Balloc>
 800e216:	4605      	mov	r5, r0
 800e218:	b928      	cbnz	r0, 800e226 <_dtoa_r+0x9d6>
 800e21a:	4b80      	ldr	r3, [pc, #512]	; (800e41c <_dtoa_r+0xbcc>)
 800e21c:	4602      	mov	r2, r0
 800e21e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e222:	f7ff bb2e 	b.w	800d882 <_dtoa_r+0x32>
 800e226:	693a      	ldr	r2, [r7, #16]
 800e228:	3202      	adds	r2, #2
 800e22a:	0092      	lsls	r2, r2, #2
 800e22c:	f107 010c 	add.w	r1, r7, #12
 800e230:	300c      	adds	r0, #12
 800e232:	f7fe fdc5 	bl	800cdc0 <memcpy>
 800e236:	2201      	movs	r2, #1
 800e238:	4629      	mov	r1, r5
 800e23a:	4620      	mov	r0, r4
 800e23c:	f000 fb12 	bl	800e864 <__lshift>
 800e240:	9b00      	ldr	r3, [sp, #0]
 800e242:	3301      	adds	r3, #1
 800e244:	9301      	str	r3, [sp, #4]
 800e246:	9b00      	ldr	r3, [sp, #0]
 800e248:	444b      	add	r3, r9
 800e24a:	9307      	str	r3, [sp, #28]
 800e24c:	9b02      	ldr	r3, [sp, #8]
 800e24e:	f003 0301 	and.w	r3, r3, #1
 800e252:	46b8      	mov	r8, r7
 800e254:	9306      	str	r3, [sp, #24]
 800e256:	4607      	mov	r7, r0
 800e258:	9b01      	ldr	r3, [sp, #4]
 800e25a:	4631      	mov	r1, r6
 800e25c:	3b01      	subs	r3, #1
 800e25e:	4658      	mov	r0, fp
 800e260:	9302      	str	r3, [sp, #8]
 800e262:	f7ff fa67 	bl	800d734 <quorem>
 800e266:	4603      	mov	r3, r0
 800e268:	3330      	adds	r3, #48	; 0x30
 800e26a:	9004      	str	r0, [sp, #16]
 800e26c:	4641      	mov	r1, r8
 800e26e:	4658      	mov	r0, fp
 800e270:	9308      	str	r3, [sp, #32]
 800e272:	f000 fb63 	bl	800e93c <__mcmp>
 800e276:	463a      	mov	r2, r7
 800e278:	4681      	mov	r9, r0
 800e27a:	4631      	mov	r1, r6
 800e27c:	4620      	mov	r0, r4
 800e27e:	f000 fb79 	bl	800e974 <__mdiff>
 800e282:	68c2      	ldr	r2, [r0, #12]
 800e284:	9b08      	ldr	r3, [sp, #32]
 800e286:	4605      	mov	r5, r0
 800e288:	bb02      	cbnz	r2, 800e2cc <_dtoa_r+0xa7c>
 800e28a:	4601      	mov	r1, r0
 800e28c:	4658      	mov	r0, fp
 800e28e:	f000 fb55 	bl	800e93c <__mcmp>
 800e292:	9b08      	ldr	r3, [sp, #32]
 800e294:	4602      	mov	r2, r0
 800e296:	4629      	mov	r1, r5
 800e298:	4620      	mov	r0, r4
 800e29a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800e29e:	f000 f90f 	bl	800e4c0 <_Bfree>
 800e2a2:	9b05      	ldr	r3, [sp, #20]
 800e2a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e2a6:	9d01      	ldr	r5, [sp, #4]
 800e2a8:	ea43 0102 	orr.w	r1, r3, r2
 800e2ac:	9b06      	ldr	r3, [sp, #24]
 800e2ae:	430b      	orrs	r3, r1
 800e2b0:	9b08      	ldr	r3, [sp, #32]
 800e2b2:	d10d      	bne.n	800e2d0 <_dtoa_r+0xa80>
 800e2b4:	2b39      	cmp	r3, #57	; 0x39
 800e2b6:	d029      	beq.n	800e30c <_dtoa_r+0xabc>
 800e2b8:	f1b9 0f00 	cmp.w	r9, #0
 800e2bc:	dd01      	ble.n	800e2c2 <_dtoa_r+0xa72>
 800e2be:	9b04      	ldr	r3, [sp, #16]
 800e2c0:	3331      	adds	r3, #49	; 0x31
 800e2c2:	9a02      	ldr	r2, [sp, #8]
 800e2c4:	7013      	strb	r3, [r2, #0]
 800e2c6:	e774      	b.n	800e1b2 <_dtoa_r+0x962>
 800e2c8:	4638      	mov	r0, r7
 800e2ca:	e7b9      	b.n	800e240 <_dtoa_r+0x9f0>
 800e2cc:	2201      	movs	r2, #1
 800e2ce:	e7e2      	b.n	800e296 <_dtoa_r+0xa46>
 800e2d0:	f1b9 0f00 	cmp.w	r9, #0
 800e2d4:	db06      	blt.n	800e2e4 <_dtoa_r+0xa94>
 800e2d6:	9905      	ldr	r1, [sp, #20]
 800e2d8:	ea41 0909 	orr.w	r9, r1, r9
 800e2dc:	9906      	ldr	r1, [sp, #24]
 800e2de:	ea59 0101 	orrs.w	r1, r9, r1
 800e2e2:	d120      	bne.n	800e326 <_dtoa_r+0xad6>
 800e2e4:	2a00      	cmp	r2, #0
 800e2e6:	ddec      	ble.n	800e2c2 <_dtoa_r+0xa72>
 800e2e8:	4659      	mov	r1, fp
 800e2ea:	2201      	movs	r2, #1
 800e2ec:	4620      	mov	r0, r4
 800e2ee:	9301      	str	r3, [sp, #4]
 800e2f0:	f000 fab8 	bl	800e864 <__lshift>
 800e2f4:	4631      	mov	r1, r6
 800e2f6:	4683      	mov	fp, r0
 800e2f8:	f000 fb20 	bl	800e93c <__mcmp>
 800e2fc:	2800      	cmp	r0, #0
 800e2fe:	9b01      	ldr	r3, [sp, #4]
 800e300:	dc02      	bgt.n	800e308 <_dtoa_r+0xab8>
 800e302:	d1de      	bne.n	800e2c2 <_dtoa_r+0xa72>
 800e304:	07da      	lsls	r2, r3, #31
 800e306:	d5dc      	bpl.n	800e2c2 <_dtoa_r+0xa72>
 800e308:	2b39      	cmp	r3, #57	; 0x39
 800e30a:	d1d8      	bne.n	800e2be <_dtoa_r+0xa6e>
 800e30c:	9a02      	ldr	r2, [sp, #8]
 800e30e:	2339      	movs	r3, #57	; 0x39
 800e310:	7013      	strb	r3, [r2, #0]
 800e312:	462b      	mov	r3, r5
 800e314:	461d      	mov	r5, r3
 800e316:	3b01      	subs	r3, #1
 800e318:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e31c:	2a39      	cmp	r2, #57	; 0x39
 800e31e:	d050      	beq.n	800e3c2 <_dtoa_r+0xb72>
 800e320:	3201      	adds	r2, #1
 800e322:	701a      	strb	r2, [r3, #0]
 800e324:	e745      	b.n	800e1b2 <_dtoa_r+0x962>
 800e326:	2a00      	cmp	r2, #0
 800e328:	dd03      	ble.n	800e332 <_dtoa_r+0xae2>
 800e32a:	2b39      	cmp	r3, #57	; 0x39
 800e32c:	d0ee      	beq.n	800e30c <_dtoa_r+0xabc>
 800e32e:	3301      	adds	r3, #1
 800e330:	e7c7      	b.n	800e2c2 <_dtoa_r+0xa72>
 800e332:	9a01      	ldr	r2, [sp, #4]
 800e334:	9907      	ldr	r1, [sp, #28]
 800e336:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e33a:	428a      	cmp	r2, r1
 800e33c:	d02a      	beq.n	800e394 <_dtoa_r+0xb44>
 800e33e:	4659      	mov	r1, fp
 800e340:	2300      	movs	r3, #0
 800e342:	220a      	movs	r2, #10
 800e344:	4620      	mov	r0, r4
 800e346:	f000 f8dd 	bl	800e504 <__multadd>
 800e34a:	45b8      	cmp	r8, r7
 800e34c:	4683      	mov	fp, r0
 800e34e:	f04f 0300 	mov.w	r3, #0
 800e352:	f04f 020a 	mov.w	r2, #10
 800e356:	4641      	mov	r1, r8
 800e358:	4620      	mov	r0, r4
 800e35a:	d107      	bne.n	800e36c <_dtoa_r+0xb1c>
 800e35c:	f000 f8d2 	bl	800e504 <__multadd>
 800e360:	4680      	mov	r8, r0
 800e362:	4607      	mov	r7, r0
 800e364:	9b01      	ldr	r3, [sp, #4]
 800e366:	3301      	adds	r3, #1
 800e368:	9301      	str	r3, [sp, #4]
 800e36a:	e775      	b.n	800e258 <_dtoa_r+0xa08>
 800e36c:	f000 f8ca 	bl	800e504 <__multadd>
 800e370:	4639      	mov	r1, r7
 800e372:	4680      	mov	r8, r0
 800e374:	2300      	movs	r3, #0
 800e376:	220a      	movs	r2, #10
 800e378:	4620      	mov	r0, r4
 800e37a:	f000 f8c3 	bl	800e504 <__multadd>
 800e37e:	4607      	mov	r7, r0
 800e380:	e7f0      	b.n	800e364 <_dtoa_r+0xb14>
 800e382:	f1b9 0f00 	cmp.w	r9, #0
 800e386:	9a00      	ldr	r2, [sp, #0]
 800e388:	bfcc      	ite	gt
 800e38a:	464d      	movgt	r5, r9
 800e38c:	2501      	movle	r5, #1
 800e38e:	4415      	add	r5, r2
 800e390:	f04f 0800 	mov.w	r8, #0
 800e394:	4659      	mov	r1, fp
 800e396:	2201      	movs	r2, #1
 800e398:	4620      	mov	r0, r4
 800e39a:	9301      	str	r3, [sp, #4]
 800e39c:	f000 fa62 	bl	800e864 <__lshift>
 800e3a0:	4631      	mov	r1, r6
 800e3a2:	4683      	mov	fp, r0
 800e3a4:	f000 faca 	bl	800e93c <__mcmp>
 800e3a8:	2800      	cmp	r0, #0
 800e3aa:	dcb2      	bgt.n	800e312 <_dtoa_r+0xac2>
 800e3ac:	d102      	bne.n	800e3b4 <_dtoa_r+0xb64>
 800e3ae:	9b01      	ldr	r3, [sp, #4]
 800e3b0:	07db      	lsls	r3, r3, #31
 800e3b2:	d4ae      	bmi.n	800e312 <_dtoa_r+0xac2>
 800e3b4:	462b      	mov	r3, r5
 800e3b6:	461d      	mov	r5, r3
 800e3b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e3bc:	2a30      	cmp	r2, #48	; 0x30
 800e3be:	d0fa      	beq.n	800e3b6 <_dtoa_r+0xb66>
 800e3c0:	e6f7      	b.n	800e1b2 <_dtoa_r+0x962>
 800e3c2:	9a00      	ldr	r2, [sp, #0]
 800e3c4:	429a      	cmp	r2, r3
 800e3c6:	d1a5      	bne.n	800e314 <_dtoa_r+0xac4>
 800e3c8:	f10a 0a01 	add.w	sl, sl, #1
 800e3cc:	2331      	movs	r3, #49	; 0x31
 800e3ce:	e779      	b.n	800e2c4 <_dtoa_r+0xa74>
 800e3d0:	4b13      	ldr	r3, [pc, #76]	; (800e420 <_dtoa_r+0xbd0>)
 800e3d2:	f7ff baaf 	b.w	800d934 <_dtoa_r+0xe4>
 800e3d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	f47f aa86 	bne.w	800d8ea <_dtoa_r+0x9a>
 800e3de:	4b11      	ldr	r3, [pc, #68]	; (800e424 <_dtoa_r+0xbd4>)
 800e3e0:	f7ff baa8 	b.w	800d934 <_dtoa_r+0xe4>
 800e3e4:	f1b9 0f00 	cmp.w	r9, #0
 800e3e8:	dc03      	bgt.n	800e3f2 <_dtoa_r+0xba2>
 800e3ea:	9b05      	ldr	r3, [sp, #20]
 800e3ec:	2b02      	cmp	r3, #2
 800e3ee:	f73f aec9 	bgt.w	800e184 <_dtoa_r+0x934>
 800e3f2:	9d00      	ldr	r5, [sp, #0]
 800e3f4:	4631      	mov	r1, r6
 800e3f6:	4658      	mov	r0, fp
 800e3f8:	f7ff f99c 	bl	800d734 <quorem>
 800e3fc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e400:	f805 3b01 	strb.w	r3, [r5], #1
 800e404:	9a00      	ldr	r2, [sp, #0]
 800e406:	1aaa      	subs	r2, r5, r2
 800e408:	4591      	cmp	r9, r2
 800e40a:	ddba      	ble.n	800e382 <_dtoa_r+0xb32>
 800e40c:	4659      	mov	r1, fp
 800e40e:	2300      	movs	r3, #0
 800e410:	220a      	movs	r2, #10
 800e412:	4620      	mov	r0, r4
 800e414:	f000 f876 	bl	800e504 <__multadd>
 800e418:	4683      	mov	fp, r0
 800e41a:	e7eb      	b.n	800e3f4 <_dtoa_r+0xba4>
 800e41c:	0801348b 	.word	0x0801348b
 800e420:	080133e4 	.word	0x080133e4
 800e424:	08013408 	.word	0x08013408

0800e428 <_localeconv_r>:
 800e428:	4800      	ldr	r0, [pc, #0]	; (800e42c <_localeconv_r+0x4>)
 800e42a:	4770      	bx	lr
 800e42c:	2000019c 	.word	0x2000019c

0800e430 <malloc>:
 800e430:	4b02      	ldr	r3, [pc, #8]	; (800e43c <malloc+0xc>)
 800e432:	4601      	mov	r1, r0
 800e434:	6818      	ldr	r0, [r3, #0]
 800e436:	f000 bbe1 	b.w	800ebfc <_malloc_r>
 800e43a:	bf00      	nop
 800e43c:	20000048 	.word	0x20000048

0800e440 <_Balloc>:
 800e440:	b570      	push	{r4, r5, r6, lr}
 800e442:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e444:	4604      	mov	r4, r0
 800e446:	460d      	mov	r5, r1
 800e448:	b976      	cbnz	r6, 800e468 <_Balloc+0x28>
 800e44a:	2010      	movs	r0, #16
 800e44c:	f7ff fff0 	bl	800e430 <malloc>
 800e450:	4602      	mov	r2, r0
 800e452:	6260      	str	r0, [r4, #36]	; 0x24
 800e454:	b920      	cbnz	r0, 800e460 <_Balloc+0x20>
 800e456:	4b18      	ldr	r3, [pc, #96]	; (800e4b8 <_Balloc+0x78>)
 800e458:	4818      	ldr	r0, [pc, #96]	; (800e4bc <_Balloc+0x7c>)
 800e45a:	2166      	movs	r1, #102	; 0x66
 800e45c:	f000 fd94 	bl	800ef88 <__assert_func>
 800e460:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e464:	6006      	str	r6, [r0, #0]
 800e466:	60c6      	str	r6, [r0, #12]
 800e468:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e46a:	68f3      	ldr	r3, [r6, #12]
 800e46c:	b183      	cbz	r3, 800e490 <_Balloc+0x50>
 800e46e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e470:	68db      	ldr	r3, [r3, #12]
 800e472:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e476:	b9b8      	cbnz	r0, 800e4a8 <_Balloc+0x68>
 800e478:	2101      	movs	r1, #1
 800e47a:	fa01 f605 	lsl.w	r6, r1, r5
 800e47e:	1d72      	adds	r2, r6, #5
 800e480:	0092      	lsls	r2, r2, #2
 800e482:	4620      	mov	r0, r4
 800e484:	f000 fb5a 	bl	800eb3c <_calloc_r>
 800e488:	b160      	cbz	r0, 800e4a4 <_Balloc+0x64>
 800e48a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e48e:	e00e      	b.n	800e4ae <_Balloc+0x6e>
 800e490:	2221      	movs	r2, #33	; 0x21
 800e492:	2104      	movs	r1, #4
 800e494:	4620      	mov	r0, r4
 800e496:	f000 fb51 	bl	800eb3c <_calloc_r>
 800e49a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e49c:	60f0      	str	r0, [r6, #12]
 800e49e:	68db      	ldr	r3, [r3, #12]
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d1e4      	bne.n	800e46e <_Balloc+0x2e>
 800e4a4:	2000      	movs	r0, #0
 800e4a6:	bd70      	pop	{r4, r5, r6, pc}
 800e4a8:	6802      	ldr	r2, [r0, #0]
 800e4aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e4b4:	e7f7      	b.n	800e4a6 <_Balloc+0x66>
 800e4b6:	bf00      	nop
 800e4b8:	08013415 	.word	0x08013415
 800e4bc:	0801349c 	.word	0x0801349c

0800e4c0 <_Bfree>:
 800e4c0:	b570      	push	{r4, r5, r6, lr}
 800e4c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e4c4:	4605      	mov	r5, r0
 800e4c6:	460c      	mov	r4, r1
 800e4c8:	b976      	cbnz	r6, 800e4e8 <_Bfree+0x28>
 800e4ca:	2010      	movs	r0, #16
 800e4cc:	f7ff ffb0 	bl	800e430 <malloc>
 800e4d0:	4602      	mov	r2, r0
 800e4d2:	6268      	str	r0, [r5, #36]	; 0x24
 800e4d4:	b920      	cbnz	r0, 800e4e0 <_Bfree+0x20>
 800e4d6:	4b09      	ldr	r3, [pc, #36]	; (800e4fc <_Bfree+0x3c>)
 800e4d8:	4809      	ldr	r0, [pc, #36]	; (800e500 <_Bfree+0x40>)
 800e4da:	218a      	movs	r1, #138	; 0x8a
 800e4dc:	f000 fd54 	bl	800ef88 <__assert_func>
 800e4e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e4e4:	6006      	str	r6, [r0, #0]
 800e4e6:	60c6      	str	r6, [r0, #12]
 800e4e8:	b13c      	cbz	r4, 800e4fa <_Bfree+0x3a>
 800e4ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e4ec:	6862      	ldr	r2, [r4, #4]
 800e4ee:	68db      	ldr	r3, [r3, #12]
 800e4f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e4f4:	6021      	str	r1, [r4, #0]
 800e4f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e4fa:	bd70      	pop	{r4, r5, r6, pc}
 800e4fc:	08013415 	.word	0x08013415
 800e500:	0801349c 	.word	0x0801349c

0800e504 <__multadd>:
 800e504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e508:	690e      	ldr	r6, [r1, #16]
 800e50a:	4607      	mov	r7, r0
 800e50c:	4698      	mov	r8, r3
 800e50e:	460c      	mov	r4, r1
 800e510:	f101 0014 	add.w	r0, r1, #20
 800e514:	2300      	movs	r3, #0
 800e516:	6805      	ldr	r5, [r0, #0]
 800e518:	b2a9      	uxth	r1, r5
 800e51a:	fb02 8101 	mla	r1, r2, r1, r8
 800e51e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800e522:	0c2d      	lsrs	r5, r5, #16
 800e524:	fb02 c505 	mla	r5, r2, r5, ip
 800e528:	b289      	uxth	r1, r1
 800e52a:	3301      	adds	r3, #1
 800e52c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800e530:	429e      	cmp	r6, r3
 800e532:	f840 1b04 	str.w	r1, [r0], #4
 800e536:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800e53a:	dcec      	bgt.n	800e516 <__multadd+0x12>
 800e53c:	f1b8 0f00 	cmp.w	r8, #0
 800e540:	d022      	beq.n	800e588 <__multadd+0x84>
 800e542:	68a3      	ldr	r3, [r4, #8]
 800e544:	42b3      	cmp	r3, r6
 800e546:	dc19      	bgt.n	800e57c <__multadd+0x78>
 800e548:	6861      	ldr	r1, [r4, #4]
 800e54a:	4638      	mov	r0, r7
 800e54c:	3101      	adds	r1, #1
 800e54e:	f7ff ff77 	bl	800e440 <_Balloc>
 800e552:	4605      	mov	r5, r0
 800e554:	b928      	cbnz	r0, 800e562 <__multadd+0x5e>
 800e556:	4602      	mov	r2, r0
 800e558:	4b0d      	ldr	r3, [pc, #52]	; (800e590 <__multadd+0x8c>)
 800e55a:	480e      	ldr	r0, [pc, #56]	; (800e594 <__multadd+0x90>)
 800e55c:	21b5      	movs	r1, #181	; 0xb5
 800e55e:	f000 fd13 	bl	800ef88 <__assert_func>
 800e562:	6922      	ldr	r2, [r4, #16]
 800e564:	3202      	adds	r2, #2
 800e566:	f104 010c 	add.w	r1, r4, #12
 800e56a:	0092      	lsls	r2, r2, #2
 800e56c:	300c      	adds	r0, #12
 800e56e:	f7fe fc27 	bl	800cdc0 <memcpy>
 800e572:	4621      	mov	r1, r4
 800e574:	4638      	mov	r0, r7
 800e576:	f7ff ffa3 	bl	800e4c0 <_Bfree>
 800e57a:	462c      	mov	r4, r5
 800e57c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800e580:	3601      	adds	r6, #1
 800e582:	f8c3 8014 	str.w	r8, [r3, #20]
 800e586:	6126      	str	r6, [r4, #16]
 800e588:	4620      	mov	r0, r4
 800e58a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e58e:	bf00      	nop
 800e590:	0801348b 	.word	0x0801348b
 800e594:	0801349c 	.word	0x0801349c

0800e598 <__hi0bits>:
 800e598:	0c03      	lsrs	r3, r0, #16
 800e59a:	041b      	lsls	r3, r3, #16
 800e59c:	b9d3      	cbnz	r3, 800e5d4 <__hi0bits+0x3c>
 800e59e:	0400      	lsls	r0, r0, #16
 800e5a0:	2310      	movs	r3, #16
 800e5a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e5a6:	bf04      	itt	eq
 800e5a8:	0200      	lsleq	r0, r0, #8
 800e5aa:	3308      	addeq	r3, #8
 800e5ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e5b0:	bf04      	itt	eq
 800e5b2:	0100      	lsleq	r0, r0, #4
 800e5b4:	3304      	addeq	r3, #4
 800e5b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e5ba:	bf04      	itt	eq
 800e5bc:	0080      	lsleq	r0, r0, #2
 800e5be:	3302      	addeq	r3, #2
 800e5c0:	2800      	cmp	r0, #0
 800e5c2:	db05      	blt.n	800e5d0 <__hi0bits+0x38>
 800e5c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e5c8:	f103 0301 	add.w	r3, r3, #1
 800e5cc:	bf08      	it	eq
 800e5ce:	2320      	moveq	r3, #32
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	4770      	bx	lr
 800e5d4:	2300      	movs	r3, #0
 800e5d6:	e7e4      	b.n	800e5a2 <__hi0bits+0xa>

0800e5d8 <__lo0bits>:
 800e5d8:	6803      	ldr	r3, [r0, #0]
 800e5da:	f013 0207 	ands.w	r2, r3, #7
 800e5de:	4601      	mov	r1, r0
 800e5e0:	d00b      	beq.n	800e5fa <__lo0bits+0x22>
 800e5e2:	07da      	lsls	r2, r3, #31
 800e5e4:	d424      	bmi.n	800e630 <__lo0bits+0x58>
 800e5e6:	0798      	lsls	r0, r3, #30
 800e5e8:	bf49      	itett	mi
 800e5ea:	085b      	lsrmi	r3, r3, #1
 800e5ec:	089b      	lsrpl	r3, r3, #2
 800e5ee:	2001      	movmi	r0, #1
 800e5f0:	600b      	strmi	r3, [r1, #0]
 800e5f2:	bf5c      	itt	pl
 800e5f4:	600b      	strpl	r3, [r1, #0]
 800e5f6:	2002      	movpl	r0, #2
 800e5f8:	4770      	bx	lr
 800e5fa:	b298      	uxth	r0, r3
 800e5fc:	b9b0      	cbnz	r0, 800e62c <__lo0bits+0x54>
 800e5fe:	0c1b      	lsrs	r3, r3, #16
 800e600:	2010      	movs	r0, #16
 800e602:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e606:	bf04      	itt	eq
 800e608:	0a1b      	lsreq	r3, r3, #8
 800e60a:	3008      	addeq	r0, #8
 800e60c:	071a      	lsls	r2, r3, #28
 800e60e:	bf04      	itt	eq
 800e610:	091b      	lsreq	r3, r3, #4
 800e612:	3004      	addeq	r0, #4
 800e614:	079a      	lsls	r2, r3, #30
 800e616:	bf04      	itt	eq
 800e618:	089b      	lsreq	r3, r3, #2
 800e61a:	3002      	addeq	r0, #2
 800e61c:	07da      	lsls	r2, r3, #31
 800e61e:	d403      	bmi.n	800e628 <__lo0bits+0x50>
 800e620:	085b      	lsrs	r3, r3, #1
 800e622:	f100 0001 	add.w	r0, r0, #1
 800e626:	d005      	beq.n	800e634 <__lo0bits+0x5c>
 800e628:	600b      	str	r3, [r1, #0]
 800e62a:	4770      	bx	lr
 800e62c:	4610      	mov	r0, r2
 800e62e:	e7e8      	b.n	800e602 <__lo0bits+0x2a>
 800e630:	2000      	movs	r0, #0
 800e632:	4770      	bx	lr
 800e634:	2020      	movs	r0, #32
 800e636:	4770      	bx	lr

0800e638 <__i2b>:
 800e638:	b510      	push	{r4, lr}
 800e63a:	460c      	mov	r4, r1
 800e63c:	2101      	movs	r1, #1
 800e63e:	f7ff feff 	bl	800e440 <_Balloc>
 800e642:	4602      	mov	r2, r0
 800e644:	b928      	cbnz	r0, 800e652 <__i2b+0x1a>
 800e646:	4b05      	ldr	r3, [pc, #20]	; (800e65c <__i2b+0x24>)
 800e648:	4805      	ldr	r0, [pc, #20]	; (800e660 <__i2b+0x28>)
 800e64a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e64e:	f000 fc9b 	bl	800ef88 <__assert_func>
 800e652:	2301      	movs	r3, #1
 800e654:	6144      	str	r4, [r0, #20]
 800e656:	6103      	str	r3, [r0, #16]
 800e658:	bd10      	pop	{r4, pc}
 800e65a:	bf00      	nop
 800e65c:	0801348b 	.word	0x0801348b
 800e660:	0801349c 	.word	0x0801349c

0800e664 <__multiply>:
 800e664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e668:	4614      	mov	r4, r2
 800e66a:	690a      	ldr	r2, [r1, #16]
 800e66c:	6923      	ldr	r3, [r4, #16]
 800e66e:	429a      	cmp	r2, r3
 800e670:	bfb8      	it	lt
 800e672:	460b      	movlt	r3, r1
 800e674:	460d      	mov	r5, r1
 800e676:	bfbc      	itt	lt
 800e678:	4625      	movlt	r5, r4
 800e67a:	461c      	movlt	r4, r3
 800e67c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800e680:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e684:	68ab      	ldr	r3, [r5, #8]
 800e686:	6869      	ldr	r1, [r5, #4]
 800e688:	eb0a 0709 	add.w	r7, sl, r9
 800e68c:	42bb      	cmp	r3, r7
 800e68e:	b085      	sub	sp, #20
 800e690:	bfb8      	it	lt
 800e692:	3101      	addlt	r1, #1
 800e694:	f7ff fed4 	bl	800e440 <_Balloc>
 800e698:	b930      	cbnz	r0, 800e6a8 <__multiply+0x44>
 800e69a:	4602      	mov	r2, r0
 800e69c:	4b42      	ldr	r3, [pc, #264]	; (800e7a8 <__multiply+0x144>)
 800e69e:	4843      	ldr	r0, [pc, #268]	; (800e7ac <__multiply+0x148>)
 800e6a0:	f240 115d 	movw	r1, #349	; 0x15d
 800e6a4:	f000 fc70 	bl	800ef88 <__assert_func>
 800e6a8:	f100 0614 	add.w	r6, r0, #20
 800e6ac:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800e6b0:	4633      	mov	r3, r6
 800e6b2:	2200      	movs	r2, #0
 800e6b4:	4543      	cmp	r3, r8
 800e6b6:	d31e      	bcc.n	800e6f6 <__multiply+0x92>
 800e6b8:	f105 0c14 	add.w	ip, r5, #20
 800e6bc:	f104 0314 	add.w	r3, r4, #20
 800e6c0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800e6c4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800e6c8:	9202      	str	r2, [sp, #8]
 800e6ca:	ebac 0205 	sub.w	r2, ip, r5
 800e6ce:	3a15      	subs	r2, #21
 800e6d0:	f022 0203 	bic.w	r2, r2, #3
 800e6d4:	3204      	adds	r2, #4
 800e6d6:	f105 0115 	add.w	r1, r5, #21
 800e6da:	458c      	cmp	ip, r1
 800e6dc:	bf38      	it	cc
 800e6de:	2204      	movcc	r2, #4
 800e6e0:	9201      	str	r2, [sp, #4]
 800e6e2:	9a02      	ldr	r2, [sp, #8]
 800e6e4:	9303      	str	r3, [sp, #12]
 800e6e6:	429a      	cmp	r2, r3
 800e6e8:	d808      	bhi.n	800e6fc <__multiply+0x98>
 800e6ea:	2f00      	cmp	r7, #0
 800e6ec:	dc55      	bgt.n	800e79a <__multiply+0x136>
 800e6ee:	6107      	str	r7, [r0, #16]
 800e6f0:	b005      	add	sp, #20
 800e6f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6f6:	f843 2b04 	str.w	r2, [r3], #4
 800e6fa:	e7db      	b.n	800e6b4 <__multiply+0x50>
 800e6fc:	f8b3 a000 	ldrh.w	sl, [r3]
 800e700:	f1ba 0f00 	cmp.w	sl, #0
 800e704:	d020      	beq.n	800e748 <__multiply+0xe4>
 800e706:	f105 0e14 	add.w	lr, r5, #20
 800e70a:	46b1      	mov	r9, r6
 800e70c:	2200      	movs	r2, #0
 800e70e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800e712:	f8d9 b000 	ldr.w	fp, [r9]
 800e716:	b2a1      	uxth	r1, r4
 800e718:	fa1f fb8b 	uxth.w	fp, fp
 800e71c:	fb0a b101 	mla	r1, sl, r1, fp
 800e720:	4411      	add	r1, r2
 800e722:	f8d9 2000 	ldr.w	r2, [r9]
 800e726:	0c24      	lsrs	r4, r4, #16
 800e728:	0c12      	lsrs	r2, r2, #16
 800e72a:	fb0a 2404 	mla	r4, sl, r4, r2
 800e72e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800e732:	b289      	uxth	r1, r1
 800e734:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800e738:	45f4      	cmp	ip, lr
 800e73a:	f849 1b04 	str.w	r1, [r9], #4
 800e73e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800e742:	d8e4      	bhi.n	800e70e <__multiply+0xaa>
 800e744:	9901      	ldr	r1, [sp, #4]
 800e746:	5072      	str	r2, [r6, r1]
 800e748:	9a03      	ldr	r2, [sp, #12]
 800e74a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e74e:	3304      	adds	r3, #4
 800e750:	f1b9 0f00 	cmp.w	r9, #0
 800e754:	d01f      	beq.n	800e796 <__multiply+0x132>
 800e756:	6834      	ldr	r4, [r6, #0]
 800e758:	f105 0114 	add.w	r1, r5, #20
 800e75c:	46b6      	mov	lr, r6
 800e75e:	f04f 0a00 	mov.w	sl, #0
 800e762:	880a      	ldrh	r2, [r1, #0]
 800e764:	f8be b002 	ldrh.w	fp, [lr, #2]
 800e768:	fb09 b202 	mla	r2, r9, r2, fp
 800e76c:	4492      	add	sl, r2
 800e76e:	b2a4      	uxth	r4, r4
 800e770:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800e774:	f84e 4b04 	str.w	r4, [lr], #4
 800e778:	f851 4b04 	ldr.w	r4, [r1], #4
 800e77c:	f8be 2000 	ldrh.w	r2, [lr]
 800e780:	0c24      	lsrs	r4, r4, #16
 800e782:	fb09 2404 	mla	r4, r9, r4, r2
 800e786:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800e78a:	458c      	cmp	ip, r1
 800e78c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e790:	d8e7      	bhi.n	800e762 <__multiply+0xfe>
 800e792:	9a01      	ldr	r2, [sp, #4]
 800e794:	50b4      	str	r4, [r6, r2]
 800e796:	3604      	adds	r6, #4
 800e798:	e7a3      	b.n	800e6e2 <__multiply+0x7e>
 800e79a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d1a5      	bne.n	800e6ee <__multiply+0x8a>
 800e7a2:	3f01      	subs	r7, #1
 800e7a4:	e7a1      	b.n	800e6ea <__multiply+0x86>
 800e7a6:	bf00      	nop
 800e7a8:	0801348b 	.word	0x0801348b
 800e7ac:	0801349c 	.word	0x0801349c

0800e7b0 <__pow5mult>:
 800e7b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7b4:	4615      	mov	r5, r2
 800e7b6:	f012 0203 	ands.w	r2, r2, #3
 800e7ba:	4606      	mov	r6, r0
 800e7bc:	460f      	mov	r7, r1
 800e7be:	d007      	beq.n	800e7d0 <__pow5mult+0x20>
 800e7c0:	4c25      	ldr	r4, [pc, #148]	; (800e858 <__pow5mult+0xa8>)
 800e7c2:	3a01      	subs	r2, #1
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e7ca:	f7ff fe9b 	bl	800e504 <__multadd>
 800e7ce:	4607      	mov	r7, r0
 800e7d0:	10ad      	asrs	r5, r5, #2
 800e7d2:	d03d      	beq.n	800e850 <__pow5mult+0xa0>
 800e7d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e7d6:	b97c      	cbnz	r4, 800e7f8 <__pow5mult+0x48>
 800e7d8:	2010      	movs	r0, #16
 800e7da:	f7ff fe29 	bl	800e430 <malloc>
 800e7de:	4602      	mov	r2, r0
 800e7e0:	6270      	str	r0, [r6, #36]	; 0x24
 800e7e2:	b928      	cbnz	r0, 800e7f0 <__pow5mult+0x40>
 800e7e4:	4b1d      	ldr	r3, [pc, #116]	; (800e85c <__pow5mult+0xac>)
 800e7e6:	481e      	ldr	r0, [pc, #120]	; (800e860 <__pow5mult+0xb0>)
 800e7e8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e7ec:	f000 fbcc 	bl	800ef88 <__assert_func>
 800e7f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e7f4:	6004      	str	r4, [r0, #0]
 800e7f6:	60c4      	str	r4, [r0, #12]
 800e7f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e7fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e800:	b94c      	cbnz	r4, 800e816 <__pow5mult+0x66>
 800e802:	f240 2171 	movw	r1, #625	; 0x271
 800e806:	4630      	mov	r0, r6
 800e808:	f7ff ff16 	bl	800e638 <__i2b>
 800e80c:	2300      	movs	r3, #0
 800e80e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e812:	4604      	mov	r4, r0
 800e814:	6003      	str	r3, [r0, #0]
 800e816:	f04f 0900 	mov.w	r9, #0
 800e81a:	07eb      	lsls	r3, r5, #31
 800e81c:	d50a      	bpl.n	800e834 <__pow5mult+0x84>
 800e81e:	4639      	mov	r1, r7
 800e820:	4622      	mov	r2, r4
 800e822:	4630      	mov	r0, r6
 800e824:	f7ff ff1e 	bl	800e664 <__multiply>
 800e828:	4639      	mov	r1, r7
 800e82a:	4680      	mov	r8, r0
 800e82c:	4630      	mov	r0, r6
 800e82e:	f7ff fe47 	bl	800e4c0 <_Bfree>
 800e832:	4647      	mov	r7, r8
 800e834:	106d      	asrs	r5, r5, #1
 800e836:	d00b      	beq.n	800e850 <__pow5mult+0xa0>
 800e838:	6820      	ldr	r0, [r4, #0]
 800e83a:	b938      	cbnz	r0, 800e84c <__pow5mult+0x9c>
 800e83c:	4622      	mov	r2, r4
 800e83e:	4621      	mov	r1, r4
 800e840:	4630      	mov	r0, r6
 800e842:	f7ff ff0f 	bl	800e664 <__multiply>
 800e846:	6020      	str	r0, [r4, #0]
 800e848:	f8c0 9000 	str.w	r9, [r0]
 800e84c:	4604      	mov	r4, r0
 800e84e:	e7e4      	b.n	800e81a <__pow5mult+0x6a>
 800e850:	4638      	mov	r0, r7
 800e852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e856:	bf00      	nop
 800e858:	080135f0 	.word	0x080135f0
 800e85c:	08013415 	.word	0x08013415
 800e860:	0801349c 	.word	0x0801349c

0800e864 <__lshift>:
 800e864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e868:	460c      	mov	r4, r1
 800e86a:	6849      	ldr	r1, [r1, #4]
 800e86c:	6923      	ldr	r3, [r4, #16]
 800e86e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e872:	68a3      	ldr	r3, [r4, #8]
 800e874:	4607      	mov	r7, r0
 800e876:	4691      	mov	r9, r2
 800e878:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e87c:	f108 0601 	add.w	r6, r8, #1
 800e880:	42b3      	cmp	r3, r6
 800e882:	db0b      	blt.n	800e89c <__lshift+0x38>
 800e884:	4638      	mov	r0, r7
 800e886:	f7ff fddb 	bl	800e440 <_Balloc>
 800e88a:	4605      	mov	r5, r0
 800e88c:	b948      	cbnz	r0, 800e8a2 <__lshift+0x3e>
 800e88e:	4602      	mov	r2, r0
 800e890:	4b28      	ldr	r3, [pc, #160]	; (800e934 <__lshift+0xd0>)
 800e892:	4829      	ldr	r0, [pc, #164]	; (800e938 <__lshift+0xd4>)
 800e894:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e898:	f000 fb76 	bl	800ef88 <__assert_func>
 800e89c:	3101      	adds	r1, #1
 800e89e:	005b      	lsls	r3, r3, #1
 800e8a0:	e7ee      	b.n	800e880 <__lshift+0x1c>
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	f100 0114 	add.w	r1, r0, #20
 800e8a8:	f100 0210 	add.w	r2, r0, #16
 800e8ac:	4618      	mov	r0, r3
 800e8ae:	4553      	cmp	r3, sl
 800e8b0:	db33      	blt.n	800e91a <__lshift+0xb6>
 800e8b2:	6920      	ldr	r0, [r4, #16]
 800e8b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e8b8:	f104 0314 	add.w	r3, r4, #20
 800e8bc:	f019 091f 	ands.w	r9, r9, #31
 800e8c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e8c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e8c8:	d02b      	beq.n	800e922 <__lshift+0xbe>
 800e8ca:	f1c9 0e20 	rsb	lr, r9, #32
 800e8ce:	468a      	mov	sl, r1
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	6818      	ldr	r0, [r3, #0]
 800e8d4:	fa00 f009 	lsl.w	r0, r0, r9
 800e8d8:	4302      	orrs	r2, r0
 800e8da:	f84a 2b04 	str.w	r2, [sl], #4
 800e8de:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8e2:	459c      	cmp	ip, r3
 800e8e4:	fa22 f20e 	lsr.w	r2, r2, lr
 800e8e8:	d8f3      	bhi.n	800e8d2 <__lshift+0x6e>
 800e8ea:	ebac 0304 	sub.w	r3, ip, r4
 800e8ee:	3b15      	subs	r3, #21
 800e8f0:	f023 0303 	bic.w	r3, r3, #3
 800e8f4:	3304      	adds	r3, #4
 800e8f6:	f104 0015 	add.w	r0, r4, #21
 800e8fa:	4584      	cmp	ip, r0
 800e8fc:	bf38      	it	cc
 800e8fe:	2304      	movcc	r3, #4
 800e900:	50ca      	str	r2, [r1, r3]
 800e902:	b10a      	cbz	r2, 800e908 <__lshift+0xa4>
 800e904:	f108 0602 	add.w	r6, r8, #2
 800e908:	3e01      	subs	r6, #1
 800e90a:	4638      	mov	r0, r7
 800e90c:	612e      	str	r6, [r5, #16]
 800e90e:	4621      	mov	r1, r4
 800e910:	f7ff fdd6 	bl	800e4c0 <_Bfree>
 800e914:	4628      	mov	r0, r5
 800e916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e91a:	f842 0f04 	str.w	r0, [r2, #4]!
 800e91e:	3301      	adds	r3, #1
 800e920:	e7c5      	b.n	800e8ae <__lshift+0x4a>
 800e922:	3904      	subs	r1, #4
 800e924:	f853 2b04 	ldr.w	r2, [r3], #4
 800e928:	f841 2f04 	str.w	r2, [r1, #4]!
 800e92c:	459c      	cmp	ip, r3
 800e92e:	d8f9      	bhi.n	800e924 <__lshift+0xc0>
 800e930:	e7ea      	b.n	800e908 <__lshift+0xa4>
 800e932:	bf00      	nop
 800e934:	0801348b 	.word	0x0801348b
 800e938:	0801349c 	.word	0x0801349c

0800e93c <__mcmp>:
 800e93c:	b530      	push	{r4, r5, lr}
 800e93e:	6902      	ldr	r2, [r0, #16]
 800e940:	690c      	ldr	r4, [r1, #16]
 800e942:	1b12      	subs	r2, r2, r4
 800e944:	d10e      	bne.n	800e964 <__mcmp+0x28>
 800e946:	f100 0314 	add.w	r3, r0, #20
 800e94a:	3114      	adds	r1, #20
 800e94c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e950:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e954:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e958:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e95c:	42a5      	cmp	r5, r4
 800e95e:	d003      	beq.n	800e968 <__mcmp+0x2c>
 800e960:	d305      	bcc.n	800e96e <__mcmp+0x32>
 800e962:	2201      	movs	r2, #1
 800e964:	4610      	mov	r0, r2
 800e966:	bd30      	pop	{r4, r5, pc}
 800e968:	4283      	cmp	r3, r0
 800e96a:	d3f3      	bcc.n	800e954 <__mcmp+0x18>
 800e96c:	e7fa      	b.n	800e964 <__mcmp+0x28>
 800e96e:	f04f 32ff 	mov.w	r2, #4294967295
 800e972:	e7f7      	b.n	800e964 <__mcmp+0x28>

0800e974 <__mdiff>:
 800e974:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e978:	460c      	mov	r4, r1
 800e97a:	4606      	mov	r6, r0
 800e97c:	4611      	mov	r1, r2
 800e97e:	4620      	mov	r0, r4
 800e980:	4617      	mov	r7, r2
 800e982:	f7ff ffdb 	bl	800e93c <__mcmp>
 800e986:	1e05      	subs	r5, r0, #0
 800e988:	d110      	bne.n	800e9ac <__mdiff+0x38>
 800e98a:	4629      	mov	r1, r5
 800e98c:	4630      	mov	r0, r6
 800e98e:	f7ff fd57 	bl	800e440 <_Balloc>
 800e992:	b930      	cbnz	r0, 800e9a2 <__mdiff+0x2e>
 800e994:	4b39      	ldr	r3, [pc, #228]	; (800ea7c <__mdiff+0x108>)
 800e996:	4602      	mov	r2, r0
 800e998:	f240 2132 	movw	r1, #562	; 0x232
 800e99c:	4838      	ldr	r0, [pc, #224]	; (800ea80 <__mdiff+0x10c>)
 800e99e:	f000 faf3 	bl	800ef88 <__assert_func>
 800e9a2:	2301      	movs	r3, #1
 800e9a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e9a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9ac:	bfa4      	itt	ge
 800e9ae:	463b      	movge	r3, r7
 800e9b0:	4627      	movge	r7, r4
 800e9b2:	4630      	mov	r0, r6
 800e9b4:	6879      	ldr	r1, [r7, #4]
 800e9b6:	bfa6      	itte	ge
 800e9b8:	461c      	movge	r4, r3
 800e9ba:	2500      	movge	r5, #0
 800e9bc:	2501      	movlt	r5, #1
 800e9be:	f7ff fd3f 	bl	800e440 <_Balloc>
 800e9c2:	b920      	cbnz	r0, 800e9ce <__mdiff+0x5a>
 800e9c4:	4b2d      	ldr	r3, [pc, #180]	; (800ea7c <__mdiff+0x108>)
 800e9c6:	4602      	mov	r2, r0
 800e9c8:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e9cc:	e7e6      	b.n	800e99c <__mdiff+0x28>
 800e9ce:	693e      	ldr	r6, [r7, #16]
 800e9d0:	60c5      	str	r5, [r0, #12]
 800e9d2:	6925      	ldr	r5, [r4, #16]
 800e9d4:	f107 0114 	add.w	r1, r7, #20
 800e9d8:	f104 0914 	add.w	r9, r4, #20
 800e9dc:	f100 0e14 	add.w	lr, r0, #20
 800e9e0:	f107 0210 	add.w	r2, r7, #16
 800e9e4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800e9e8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800e9ec:	46f2      	mov	sl, lr
 800e9ee:	2700      	movs	r7, #0
 800e9f0:	f859 3b04 	ldr.w	r3, [r9], #4
 800e9f4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e9f8:	fa1f f883 	uxth.w	r8, r3
 800e9fc:	fa17 f78b 	uxtah	r7, r7, fp
 800ea00:	0c1b      	lsrs	r3, r3, #16
 800ea02:	eba7 0808 	sub.w	r8, r7, r8
 800ea06:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ea0a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ea0e:	fa1f f888 	uxth.w	r8, r8
 800ea12:	141f      	asrs	r7, r3, #16
 800ea14:	454d      	cmp	r5, r9
 800ea16:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ea1a:	f84a 3b04 	str.w	r3, [sl], #4
 800ea1e:	d8e7      	bhi.n	800e9f0 <__mdiff+0x7c>
 800ea20:	1b2b      	subs	r3, r5, r4
 800ea22:	3b15      	subs	r3, #21
 800ea24:	f023 0303 	bic.w	r3, r3, #3
 800ea28:	3304      	adds	r3, #4
 800ea2a:	3415      	adds	r4, #21
 800ea2c:	42a5      	cmp	r5, r4
 800ea2e:	bf38      	it	cc
 800ea30:	2304      	movcc	r3, #4
 800ea32:	4419      	add	r1, r3
 800ea34:	4473      	add	r3, lr
 800ea36:	469e      	mov	lr, r3
 800ea38:	460d      	mov	r5, r1
 800ea3a:	4565      	cmp	r5, ip
 800ea3c:	d30e      	bcc.n	800ea5c <__mdiff+0xe8>
 800ea3e:	f10c 0203 	add.w	r2, ip, #3
 800ea42:	1a52      	subs	r2, r2, r1
 800ea44:	f022 0203 	bic.w	r2, r2, #3
 800ea48:	3903      	subs	r1, #3
 800ea4a:	458c      	cmp	ip, r1
 800ea4c:	bf38      	it	cc
 800ea4e:	2200      	movcc	r2, #0
 800ea50:	441a      	add	r2, r3
 800ea52:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ea56:	b17b      	cbz	r3, 800ea78 <__mdiff+0x104>
 800ea58:	6106      	str	r6, [r0, #16]
 800ea5a:	e7a5      	b.n	800e9a8 <__mdiff+0x34>
 800ea5c:	f855 8b04 	ldr.w	r8, [r5], #4
 800ea60:	fa17 f488 	uxtah	r4, r7, r8
 800ea64:	1422      	asrs	r2, r4, #16
 800ea66:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800ea6a:	b2a4      	uxth	r4, r4
 800ea6c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800ea70:	f84e 4b04 	str.w	r4, [lr], #4
 800ea74:	1417      	asrs	r7, r2, #16
 800ea76:	e7e0      	b.n	800ea3a <__mdiff+0xc6>
 800ea78:	3e01      	subs	r6, #1
 800ea7a:	e7ea      	b.n	800ea52 <__mdiff+0xde>
 800ea7c:	0801348b 	.word	0x0801348b
 800ea80:	0801349c 	.word	0x0801349c

0800ea84 <__d2b>:
 800ea84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ea88:	4689      	mov	r9, r1
 800ea8a:	2101      	movs	r1, #1
 800ea8c:	ec57 6b10 	vmov	r6, r7, d0
 800ea90:	4690      	mov	r8, r2
 800ea92:	f7ff fcd5 	bl	800e440 <_Balloc>
 800ea96:	4604      	mov	r4, r0
 800ea98:	b930      	cbnz	r0, 800eaa8 <__d2b+0x24>
 800ea9a:	4602      	mov	r2, r0
 800ea9c:	4b25      	ldr	r3, [pc, #148]	; (800eb34 <__d2b+0xb0>)
 800ea9e:	4826      	ldr	r0, [pc, #152]	; (800eb38 <__d2b+0xb4>)
 800eaa0:	f240 310a 	movw	r1, #778	; 0x30a
 800eaa4:	f000 fa70 	bl	800ef88 <__assert_func>
 800eaa8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800eaac:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800eab0:	bb35      	cbnz	r5, 800eb00 <__d2b+0x7c>
 800eab2:	2e00      	cmp	r6, #0
 800eab4:	9301      	str	r3, [sp, #4]
 800eab6:	d028      	beq.n	800eb0a <__d2b+0x86>
 800eab8:	4668      	mov	r0, sp
 800eaba:	9600      	str	r6, [sp, #0]
 800eabc:	f7ff fd8c 	bl	800e5d8 <__lo0bits>
 800eac0:	9900      	ldr	r1, [sp, #0]
 800eac2:	b300      	cbz	r0, 800eb06 <__d2b+0x82>
 800eac4:	9a01      	ldr	r2, [sp, #4]
 800eac6:	f1c0 0320 	rsb	r3, r0, #32
 800eaca:	fa02 f303 	lsl.w	r3, r2, r3
 800eace:	430b      	orrs	r3, r1
 800ead0:	40c2      	lsrs	r2, r0
 800ead2:	6163      	str	r3, [r4, #20]
 800ead4:	9201      	str	r2, [sp, #4]
 800ead6:	9b01      	ldr	r3, [sp, #4]
 800ead8:	61a3      	str	r3, [r4, #24]
 800eada:	2b00      	cmp	r3, #0
 800eadc:	bf14      	ite	ne
 800eade:	2202      	movne	r2, #2
 800eae0:	2201      	moveq	r2, #1
 800eae2:	6122      	str	r2, [r4, #16]
 800eae4:	b1d5      	cbz	r5, 800eb1c <__d2b+0x98>
 800eae6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800eaea:	4405      	add	r5, r0
 800eaec:	f8c9 5000 	str.w	r5, [r9]
 800eaf0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800eaf4:	f8c8 0000 	str.w	r0, [r8]
 800eaf8:	4620      	mov	r0, r4
 800eafa:	b003      	add	sp, #12
 800eafc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb00:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800eb04:	e7d5      	b.n	800eab2 <__d2b+0x2e>
 800eb06:	6161      	str	r1, [r4, #20]
 800eb08:	e7e5      	b.n	800ead6 <__d2b+0x52>
 800eb0a:	a801      	add	r0, sp, #4
 800eb0c:	f7ff fd64 	bl	800e5d8 <__lo0bits>
 800eb10:	9b01      	ldr	r3, [sp, #4]
 800eb12:	6163      	str	r3, [r4, #20]
 800eb14:	2201      	movs	r2, #1
 800eb16:	6122      	str	r2, [r4, #16]
 800eb18:	3020      	adds	r0, #32
 800eb1a:	e7e3      	b.n	800eae4 <__d2b+0x60>
 800eb1c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eb20:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800eb24:	f8c9 0000 	str.w	r0, [r9]
 800eb28:	6918      	ldr	r0, [r3, #16]
 800eb2a:	f7ff fd35 	bl	800e598 <__hi0bits>
 800eb2e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eb32:	e7df      	b.n	800eaf4 <__d2b+0x70>
 800eb34:	0801348b 	.word	0x0801348b
 800eb38:	0801349c 	.word	0x0801349c

0800eb3c <_calloc_r>:
 800eb3c:	b513      	push	{r0, r1, r4, lr}
 800eb3e:	434a      	muls	r2, r1
 800eb40:	4611      	mov	r1, r2
 800eb42:	9201      	str	r2, [sp, #4]
 800eb44:	f000 f85a 	bl	800ebfc <_malloc_r>
 800eb48:	4604      	mov	r4, r0
 800eb4a:	b118      	cbz	r0, 800eb54 <_calloc_r+0x18>
 800eb4c:	9a01      	ldr	r2, [sp, #4]
 800eb4e:	2100      	movs	r1, #0
 800eb50:	f7fe f95e 	bl	800ce10 <memset>
 800eb54:	4620      	mov	r0, r4
 800eb56:	b002      	add	sp, #8
 800eb58:	bd10      	pop	{r4, pc}
	...

0800eb5c <_free_r>:
 800eb5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eb5e:	2900      	cmp	r1, #0
 800eb60:	d048      	beq.n	800ebf4 <_free_r+0x98>
 800eb62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eb66:	9001      	str	r0, [sp, #4]
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	f1a1 0404 	sub.w	r4, r1, #4
 800eb6e:	bfb8      	it	lt
 800eb70:	18e4      	addlt	r4, r4, r3
 800eb72:	f000 fa4b 	bl	800f00c <__malloc_lock>
 800eb76:	4a20      	ldr	r2, [pc, #128]	; (800ebf8 <_free_r+0x9c>)
 800eb78:	9801      	ldr	r0, [sp, #4]
 800eb7a:	6813      	ldr	r3, [r2, #0]
 800eb7c:	4615      	mov	r5, r2
 800eb7e:	b933      	cbnz	r3, 800eb8e <_free_r+0x32>
 800eb80:	6063      	str	r3, [r4, #4]
 800eb82:	6014      	str	r4, [r2, #0]
 800eb84:	b003      	add	sp, #12
 800eb86:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eb8a:	f000 ba45 	b.w	800f018 <__malloc_unlock>
 800eb8e:	42a3      	cmp	r3, r4
 800eb90:	d90b      	bls.n	800ebaa <_free_r+0x4e>
 800eb92:	6821      	ldr	r1, [r4, #0]
 800eb94:	1862      	adds	r2, r4, r1
 800eb96:	4293      	cmp	r3, r2
 800eb98:	bf04      	itt	eq
 800eb9a:	681a      	ldreq	r2, [r3, #0]
 800eb9c:	685b      	ldreq	r3, [r3, #4]
 800eb9e:	6063      	str	r3, [r4, #4]
 800eba0:	bf04      	itt	eq
 800eba2:	1852      	addeq	r2, r2, r1
 800eba4:	6022      	streq	r2, [r4, #0]
 800eba6:	602c      	str	r4, [r5, #0]
 800eba8:	e7ec      	b.n	800eb84 <_free_r+0x28>
 800ebaa:	461a      	mov	r2, r3
 800ebac:	685b      	ldr	r3, [r3, #4]
 800ebae:	b10b      	cbz	r3, 800ebb4 <_free_r+0x58>
 800ebb0:	42a3      	cmp	r3, r4
 800ebb2:	d9fa      	bls.n	800ebaa <_free_r+0x4e>
 800ebb4:	6811      	ldr	r1, [r2, #0]
 800ebb6:	1855      	adds	r5, r2, r1
 800ebb8:	42a5      	cmp	r5, r4
 800ebba:	d10b      	bne.n	800ebd4 <_free_r+0x78>
 800ebbc:	6824      	ldr	r4, [r4, #0]
 800ebbe:	4421      	add	r1, r4
 800ebc0:	1854      	adds	r4, r2, r1
 800ebc2:	42a3      	cmp	r3, r4
 800ebc4:	6011      	str	r1, [r2, #0]
 800ebc6:	d1dd      	bne.n	800eb84 <_free_r+0x28>
 800ebc8:	681c      	ldr	r4, [r3, #0]
 800ebca:	685b      	ldr	r3, [r3, #4]
 800ebcc:	6053      	str	r3, [r2, #4]
 800ebce:	4421      	add	r1, r4
 800ebd0:	6011      	str	r1, [r2, #0]
 800ebd2:	e7d7      	b.n	800eb84 <_free_r+0x28>
 800ebd4:	d902      	bls.n	800ebdc <_free_r+0x80>
 800ebd6:	230c      	movs	r3, #12
 800ebd8:	6003      	str	r3, [r0, #0]
 800ebda:	e7d3      	b.n	800eb84 <_free_r+0x28>
 800ebdc:	6825      	ldr	r5, [r4, #0]
 800ebde:	1961      	adds	r1, r4, r5
 800ebe0:	428b      	cmp	r3, r1
 800ebe2:	bf04      	itt	eq
 800ebe4:	6819      	ldreq	r1, [r3, #0]
 800ebe6:	685b      	ldreq	r3, [r3, #4]
 800ebe8:	6063      	str	r3, [r4, #4]
 800ebea:	bf04      	itt	eq
 800ebec:	1949      	addeq	r1, r1, r5
 800ebee:	6021      	streq	r1, [r4, #0]
 800ebf0:	6054      	str	r4, [r2, #4]
 800ebf2:	e7c7      	b.n	800eb84 <_free_r+0x28>
 800ebf4:	b003      	add	sp, #12
 800ebf6:	bd30      	pop	{r4, r5, pc}
 800ebf8:	20000b18 	.word	0x20000b18

0800ebfc <_malloc_r>:
 800ebfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebfe:	1ccd      	adds	r5, r1, #3
 800ec00:	f025 0503 	bic.w	r5, r5, #3
 800ec04:	3508      	adds	r5, #8
 800ec06:	2d0c      	cmp	r5, #12
 800ec08:	bf38      	it	cc
 800ec0a:	250c      	movcc	r5, #12
 800ec0c:	2d00      	cmp	r5, #0
 800ec0e:	4606      	mov	r6, r0
 800ec10:	db01      	blt.n	800ec16 <_malloc_r+0x1a>
 800ec12:	42a9      	cmp	r1, r5
 800ec14:	d903      	bls.n	800ec1e <_malloc_r+0x22>
 800ec16:	230c      	movs	r3, #12
 800ec18:	6033      	str	r3, [r6, #0]
 800ec1a:	2000      	movs	r0, #0
 800ec1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec1e:	f000 f9f5 	bl	800f00c <__malloc_lock>
 800ec22:	4921      	ldr	r1, [pc, #132]	; (800eca8 <_malloc_r+0xac>)
 800ec24:	680a      	ldr	r2, [r1, #0]
 800ec26:	4614      	mov	r4, r2
 800ec28:	b99c      	cbnz	r4, 800ec52 <_malloc_r+0x56>
 800ec2a:	4f20      	ldr	r7, [pc, #128]	; (800ecac <_malloc_r+0xb0>)
 800ec2c:	683b      	ldr	r3, [r7, #0]
 800ec2e:	b923      	cbnz	r3, 800ec3a <_malloc_r+0x3e>
 800ec30:	4621      	mov	r1, r4
 800ec32:	4630      	mov	r0, r6
 800ec34:	f000 f998 	bl	800ef68 <_sbrk_r>
 800ec38:	6038      	str	r0, [r7, #0]
 800ec3a:	4629      	mov	r1, r5
 800ec3c:	4630      	mov	r0, r6
 800ec3e:	f000 f993 	bl	800ef68 <_sbrk_r>
 800ec42:	1c43      	adds	r3, r0, #1
 800ec44:	d123      	bne.n	800ec8e <_malloc_r+0x92>
 800ec46:	230c      	movs	r3, #12
 800ec48:	6033      	str	r3, [r6, #0]
 800ec4a:	4630      	mov	r0, r6
 800ec4c:	f000 f9e4 	bl	800f018 <__malloc_unlock>
 800ec50:	e7e3      	b.n	800ec1a <_malloc_r+0x1e>
 800ec52:	6823      	ldr	r3, [r4, #0]
 800ec54:	1b5b      	subs	r3, r3, r5
 800ec56:	d417      	bmi.n	800ec88 <_malloc_r+0x8c>
 800ec58:	2b0b      	cmp	r3, #11
 800ec5a:	d903      	bls.n	800ec64 <_malloc_r+0x68>
 800ec5c:	6023      	str	r3, [r4, #0]
 800ec5e:	441c      	add	r4, r3
 800ec60:	6025      	str	r5, [r4, #0]
 800ec62:	e004      	b.n	800ec6e <_malloc_r+0x72>
 800ec64:	6863      	ldr	r3, [r4, #4]
 800ec66:	42a2      	cmp	r2, r4
 800ec68:	bf0c      	ite	eq
 800ec6a:	600b      	streq	r3, [r1, #0]
 800ec6c:	6053      	strne	r3, [r2, #4]
 800ec6e:	4630      	mov	r0, r6
 800ec70:	f000 f9d2 	bl	800f018 <__malloc_unlock>
 800ec74:	f104 000b 	add.w	r0, r4, #11
 800ec78:	1d23      	adds	r3, r4, #4
 800ec7a:	f020 0007 	bic.w	r0, r0, #7
 800ec7e:	1ac2      	subs	r2, r0, r3
 800ec80:	d0cc      	beq.n	800ec1c <_malloc_r+0x20>
 800ec82:	1a1b      	subs	r3, r3, r0
 800ec84:	50a3      	str	r3, [r4, r2]
 800ec86:	e7c9      	b.n	800ec1c <_malloc_r+0x20>
 800ec88:	4622      	mov	r2, r4
 800ec8a:	6864      	ldr	r4, [r4, #4]
 800ec8c:	e7cc      	b.n	800ec28 <_malloc_r+0x2c>
 800ec8e:	1cc4      	adds	r4, r0, #3
 800ec90:	f024 0403 	bic.w	r4, r4, #3
 800ec94:	42a0      	cmp	r0, r4
 800ec96:	d0e3      	beq.n	800ec60 <_malloc_r+0x64>
 800ec98:	1a21      	subs	r1, r4, r0
 800ec9a:	4630      	mov	r0, r6
 800ec9c:	f000 f964 	bl	800ef68 <_sbrk_r>
 800eca0:	3001      	adds	r0, #1
 800eca2:	d1dd      	bne.n	800ec60 <_malloc_r+0x64>
 800eca4:	e7cf      	b.n	800ec46 <_malloc_r+0x4a>
 800eca6:	bf00      	nop
 800eca8:	20000b18 	.word	0x20000b18
 800ecac:	20000b1c 	.word	0x20000b1c

0800ecb0 <__ssputs_r>:
 800ecb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ecb4:	688e      	ldr	r6, [r1, #8]
 800ecb6:	429e      	cmp	r6, r3
 800ecb8:	4682      	mov	sl, r0
 800ecba:	460c      	mov	r4, r1
 800ecbc:	4690      	mov	r8, r2
 800ecbe:	461f      	mov	r7, r3
 800ecc0:	d838      	bhi.n	800ed34 <__ssputs_r+0x84>
 800ecc2:	898a      	ldrh	r2, [r1, #12]
 800ecc4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ecc8:	d032      	beq.n	800ed30 <__ssputs_r+0x80>
 800ecca:	6825      	ldr	r5, [r4, #0]
 800eccc:	6909      	ldr	r1, [r1, #16]
 800ecce:	eba5 0901 	sub.w	r9, r5, r1
 800ecd2:	6965      	ldr	r5, [r4, #20]
 800ecd4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ecd8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ecdc:	3301      	adds	r3, #1
 800ecde:	444b      	add	r3, r9
 800ece0:	106d      	asrs	r5, r5, #1
 800ece2:	429d      	cmp	r5, r3
 800ece4:	bf38      	it	cc
 800ece6:	461d      	movcc	r5, r3
 800ece8:	0553      	lsls	r3, r2, #21
 800ecea:	d531      	bpl.n	800ed50 <__ssputs_r+0xa0>
 800ecec:	4629      	mov	r1, r5
 800ecee:	f7ff ff85 	bl	800ebfc <_malloc_r>
 800ecf2:	4606      	mov	r6, r0
 800ecf4:	b950      	cbnz	r0, 800ed0c <__ssputs_r+0x5c>
 800ecf6:	230c      	movs	r3, #12
 800ecf8:	f8ca 3000 	str.w	r3, [sl]
 800ecfc:	89a3      	ldrh	r3, [r4, #12]
 800ecfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed02:	81a3      	strh	r3, [r4, #12]
 800ed04:	f04f 30ff 	mov.w	r0, #4294967295
 800ed08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed0c:	6921      	ldr	r1, [r4, #16]
 800ed0e:	464a      	mov	r2, r9
 800ed10:	f7fe f856 	bl	800cdc0 <memcpy>
 800ed14:	89a3      	ldrh	r3, [r4, #12]
 800ed16:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ed1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ed1e:	81a3      	strh	r3, [r4, #12]
 800ed20:	6126      	str	r6, [r4, #16]
 800ed22:	6165      	str	r5, [r4, #20]
 800ed24:	444e      	add	r6, r9
 800ed26:	eba5 0509 	sub.w	r5, r5, r9
 800ed2a:	6026      	str	r6, [r4, #0]
 800ed2c:	60a5      	str	r5, [r4, #8]
 800ed2e:	463e      	mov	r6, r7
 800ed30:	42be      	cmp	r6, r7
 800ed32:	d900      	bls.n	800ed36 <__ssputs_r+0x86>
 800ed34:	463e      	mov	r6, r7
 800ed36:	4632      	mov	r2, r6
 800ed38:	6820      	ldr	r0, [r4, #0]
 800ed3a:	4641      	mov	r1, r8
 800ed3c:	f7fe f84e 	bl	800cddc <memmove>
 800ed40:	68a3      	ldr	r3, [r4, #8]
 800ed42:	6822      	ldr	r2, [r4, #0]
 800ed44:	1b9b      	subs	r3, r3, r6
 800ed46:	4432      	add	r2, r6
 800ed48:	60a3      	str	r3, [r4, #8]
 800ed4a:	6022      	str	r2, [r4, #0]
 800ed4c:	2000      	movs	r0, #0
 800ed4e:	e7db      	b.n	800ed08 <__ssputs_r+0x58>
 800ed50:	462a      	mov	r2, r5
 800ed52:	f000 f967 	bl	800f024 <_realloc_r>
 800ed56:	4606      	mov	r6, r0
 800ed58:	2800      	cmp	r0, #0
 800ed5a:	d1e1      	bne.n	800ed20 <__ssputs_r+0x70>
 800ed5c:	6921      	ldr	r1, [r4, #16]
 800ed5e:	4650      	mov	r0, sl
 800ed60:	f7ff fefc 	bl	800eb5c <_free_r>
 800ed64:	e7c7      	b.n	800ecf6 <__ssputs_r+0x46>
	...

0800ed68 <_svfiprintf_r>:
 800ed68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed6c:	4698      	mov	r8, r3
 800ed6e:	898b      	ldrh	r3, [r1, #12]
 800ed70:	061b      	lsls	r3, r3, #24
 800ed72:	b09d      	sub	sp, #116	; 0x74
 800ed74:	4607      	mov	r7, r0
 800ed76:	460d      	mov	r5, r1
 800ed78:	4614      	mov	r4, r2
 800ed7a:	d50e      	bpl.n	800ed9a <_svfiprintf_r+0x32>
 800ed7c:	690b      	ldr	r3, [r1, #16]
 800ed7e:	b963      	cbnz	r3, 800ed9a <_svfiprintf_r+0x32>
 800ed80:	2140      	movs	r1, #64	; 0x40
 800ed82:	f7ff ff3b 	bl	800ebfc <_malloc_r>
 800ed86:	6028      	str	r0, [r5, #0]
 800ed88:	6128      	str	r0, [r5, #16]
 800ed8a:	b920      	cbnz	r0, 800ed96 <_svfiprintf_r+0x2e>
 800ed8c:	230c      	movs	r3, #12
 800ed8e:	603b      	str	r3, [r7, #0]
 800ed90:	f04f 30ff 	mov.w	r0, #4294967295
 800ed94:	e0d1      	b.n	800ef3a <_svfiprintf_r+0x1d2>
 800ed96:	2340      	movs	r3, #64	; 0x40
 800ed98:	616b      	str	r3, [r5, #20]
 800ed9a:	2300      	movs	r3, #0
 800ed9c:	9309      	str	r3, [sp, #36]	; 0x24
 800ed9e:	2320      	movs	r3, #32
 800eda0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800eda4:	f8cd 800c 	str.w	r8, [sp, #12]
 800eda8:	2330      	movs	r3, #48	; 0x30
 800edaa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ef54 <_svfiprintf_r+0x1ec>
 800edae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800edb2:	f04f 0901 	mov.w	r9, #1
 800edb6:	4623      	mov	r3, r4
 800edb8:	469a      	mov	sl, r3
 800edba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800edbe:	b10a      	cbz	r2, 800edc4 <_svfiprintf_r+0x5c>
 800edc0:	2a25      	cmp	r2, #37	; 0x25
 800edc2:	d1f9      	bne.n	800edb8 <_svfiprintf_r+0x50>
 800edc4:	ebba 0b04 	subs.w	fp, sl, r4
 800edc8:	d00b      	beq.n	800ede2 <_svfiprintf_r+0x7a>
 800edca:	465b      	mov	r3, fp
 800edcc:	4622      	mov	r2, r4
 800edce:	4629      	mov	r1, r5
 800edd0:	4638      	mov	r0, r7
 800edd2:	f7ff ff6d 	bl	800ecb0 <__ssputs_r>
 800edd6:	3001      	adds	r0, #1
 800edd8:	f000 80aa 	beq.w	800ef30 <_svfiprintf_r+0x1c8>
 800eddc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800edde:	445a      	add	r2, fp
 800ede0:	9209      	str	r2, [sp, #36]	; 0x24
 800ede2:	f89a 3000 	ldrb.w	r3, [sl]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	f000 80a2 	beq.w	800ef30 <_svfiprintf_r+0x1c8>
 800edec:	2300      	movs	r3, #0
 800edee:	f04f 32ff 	mov.w	r2, #4294967295
 800edf2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800edf6:	f10a 0a01 	add.w	sl, sl, #1
 800edfa:	9304      	str	r3, [sp, #16]
 800edfc:	9307      	str	r3, [sp, #28]
 800edfe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ee02:	931a      	str	r3, [sp, #104]	; 0x68
 800ee04:	4654      	mov	r4, sl
 800ee06:	2205      	movs	r2, #5
 800ee08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee0c:	4851      	ldr	r0, [pc, #324]	; (800ef54 <_svfiprintf_r+0x1ec>)
 800ee0e:	f7f3 ffb7 	bl	8002d80 <memchr>
 800ee12:	9a04      	ldr	r2, [sp, #16]
 800ee14:	b9d8      	cbnz	r0, 800ee4e <_svfiprintf_r+0xe6>
 800ee16:	06d0      	lsls	r0, r2, #27
 800ee18:	bf44      	itt	mi
 800ee1a:	2320      	movmi	r3, #32
 800ee1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ee20:	0711      	lsls	r1, r2, #28
 800ee22:	bf44      	itt	mi
 800ee24:	232b      	movmi	r3, #43	; 0x2b
 800ee26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ee2a:	f89a 3000 	ldrb.w	r3, [sl]
 800ee2e:	2b2a      	cmp	r3, #42	; 0x2a
 800ee30:	d015      	beq.n	800ee5e <_svfiprintf_r+0xf6>
 800ee32:	9a07      	ldr	r2, [sp, #28]
 800ee34:	4654      	mov	r4, sl
 800ee36:	2000      	movs	r0, #0
 800ee38:	f04f 0c0a 	mov.w	ip, #10
 800ee3c:	4621      	mov	r1, r4
 800ee3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee42:	3b30      	subs	r3, #48	; 0x30
 800ee44:	2b09      	cmp	r3, #9
 800ee46:	d94e      	bls.n	800eee6 <_svfiprintf_r+0x17e>
 800ee48:	b1b0      	cbz	r0, 800ee78 <_svfiprintf_r+0x110>
 800ee4a:	9207      	str	r2, [sp, #28]
 800ee4c:	e014      	b.n	800ee78 <_svfiprintf_r+0x110>
 800ee4e:	eba0 0308 	sub.w	r3, r0, r8
 800ee52:	fa09 f303 	lsl.w	r3, r9, r3
 800ee56:	4313      	orrs	r3, r2
 800ee58:	9304      	str	r3, [sp, #16]
 800ee5a:	46a2      	mov	sl, r4
 800ee5c:	e7d2      	b.n	800ee04 <_svfiprintf_r+0x9c>
 800ee5e:	9b03      	ldr	r3, [sp, #12]
 800ee60:	1d19      	adds	r1, r3, #4
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	9103      	str	r1, [sp, #12]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	bfbb      	ittet	lt
 800ee6a:	425b      	neglt	r3, r3
 800ee6c:	f042 0202 	orrlt.w	r2, r2, #2
 800ee70:	9307      	strge	r3, [sp, #28]
 800ee72:	9307      	strlt	r3, [sp, #28]
 800ee74:	bfb8      	it	lt
 800ee76:	9204      	strlt	r2, [sp, #16]
 800ee78:	7823      	ldrb	r3, [r4, #0]
 800ee7a:	2b2e      	cmp	r3, #46	; 0x2e
 800ee7c:	d10c      	bne.n	800ee98 <_svfiprintf_r+0x130>
 800ee7e:	7863      	ldrb	r3, [r4, #1]
 800ee80:	2b2a      	cmp	r3, #42	; 0x2a
 800ee82:	d135      	bne.n	800eef0 <_svfiprintf_r+0x188>
 800ee84:	9b03      	ldr	r3, [sp, #12]
 800ee86:	1d1a      	adds	r2, r3, #4
 800ee88:	681b      	ldr	r3, [r3, #0]
 800ee8a:	9203      	str	r2, [sp, #12]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	bfb8      	it	lt
 800ee90:	f04f 33ff 	movlt.w	r3, #4294967295
 800ee94:	3402      	adds	r4, #2
 800ee96:	9305      	str	r3, [sp, #20]
 800ee98:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ef64 <_svfiprintf_r+0x1fc>
 800ee9c:	7821      	ldrb	r1, [r4, #0]
 800ee9e:	2203      	movs	r2, #3
 800eea0:	4650      	mov	r0, sl
 800eea2:	f7f3 ff6d 	bl	8002d80 <memchr>
 800eea6:	b140      	cbz	r0, 800eeba <_svfiprintf_r+0x152>
 800eea8:	2340      	movs	r3, #64	; 0x40
 800eeaa:	eba0 000a 	sub.w	r0, r0, sl
 800eeae:	fa03 f000 	lsl.w	r0, r3, r0
 800eeb2:	9b04      	ldr	r3, [sp, #16]
 800eeb4:	4303      	orrs	r3, r0
 800eeb6:	3401      	adds	r4, #1
 800eeb8:	9304      	str	r3, [sp, #16]
 800eeba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eebe:	4826      	ldr	r0, [pc, #152]	; (800ef58 <_svfiprintf_r+0x1f0>)
 800eec0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eec4:	2206      	movs	r2, #6
 800eec6:	f7f3 ff5b 	bl	8002d80 <memchr>
 800eeca:	2800      	cmp	r0, #0
 800eecc:	d038      	beq.n	800ef40 <_svfiprintf_r+0x1d8>
 800eece:	4b23      	ldr	r3, [pc, #140]	; (800ef5c <_svfiprintf_r+0x1f4>)
 800eed0:	bb1b      	cbnz	r3, 800ef1a <_svfiprintf_r+0x1b2>
 800eed2:	9b03      	ldr	r3, [sp, #12]
 800eed4:	3307      	adds	r3, #7
 800eed6:	f023 0307 	bic.w	r3, r3, #7
 800eeda:	3308      	adds	r3, #8
 800eedc:	9303      	str	r3, [sp, #12]
 800eede:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eee0:	4433      	add	r3, r6
 800eee2:	9309      	str	r3, [sp, #36]	; 0x24
 800eee4:	e767      	b.n	800edb6 <_svfiprintf_r+0x4e>
 800eee6:	fb0c 3202 	mla	r2, ip, r2, r3
 800eeea:	460c      	mov	r4, r1
 800eeec:	2001      	movs	r0, #1
 800eeee:	e7a5      	b.n	800ee3c <_svfiprintf_r+0xd4>
 800eef0:	2300      	movs	r3, #0
 800eef2:	3401      	adds	r4, #1
 800eef4:	9305      	str	r3, [sp, #20]
 800eef6:	4619      	mov	r1, r3
 800eef8:	f04f 0c0a 	mov.w	ip, #10
 800eefc:	4620      	mov	r0, r4
 800eefe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef02:	3a30      	subs	r2, #48	; 0x30
 800ef04:	2a09      	cmp	r2, #9
 800ef06:	d903      	bls.n	800ef10 <_svfiprintf_r+0x1a8>
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d0c5      	beq.n	800ee98 <_svfiprintf_r+0x130>
 800ef0c:	9105      	str	r1, [sp, #20]
 800ef0e:	e7c3      	b.n	800ee98 <_svfiprintf_r+0x130>
 800ef10:	fb0c 2101 	mla	r1, ip, r1, r2
 800ef14:	4604      	mov	r4, r0
 800ef16:	2301      	movs	r3, #1
 800ef18:	e7f0      	b.n	800eefc <_svfiprintf_r+0x194>
 800ef1a:	ab03      	add	r3, sp, #12
 800ef1c:	9300      	str	r3, [sp, #0]
 800ef1e:	462a      	mov	r2, r5
 800ef20:	4b0f      	ldr	r3, [pc, #60]	; (800ef60 <_svfiprintf_r+0x1f8>)
 800ef22:	a904      	add	r1, sp, #16
 800ef24:	4638      	mov	r0, r7
 800ef26:	f7fe f81b 	bl	800cf60 <_printf_float>
 800ef2a:	1c42      	adds	r2, r0, #1
 800ef2c:	4606      	mov	r6, r0
 800ef2e:	d1d6      	bne.n	800eede <_svfiprintf_r+0x176>
 800ef30:	89ab      	ldrh	r3, [r5, #12]
 800ef32:	065b      	lsls	r3, r3, #25
 800ef34:	f53f af2c 	bmi.w	800ed90 <_svfiprintf_r+0x28>
 800ef38:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ef3a:	b01d      	add	sp, #116	; 0x74
 800ef3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef40:	ab03      	add	r3, sp, #12
 800ef42:	9300      	str	r3, [sp, #0]
 800ef44:	462a      	mov	r2, r5
 800ef46:	4b06      	ldr	r3, [pc, #24]	; (800ef60 <_svfiprintf_r+0x1f8>)
 800ef48:	a904      	add	r1, sp, #16
 800ef4a:	4638      	mov	r0, r7
 800ef4c:	f7fe faac 	bl	800d4a8 <_printf_i>
 800ef50:	e7eb      	b.n	800ef2a <_svfiprintf_r+0x1c2>
 800ef52:	bf00      	nop
 800ef54:	080135fc 	.word	0x080135fc
 800ef58:	08013606 	.word	0x08013606
 800ef5c:	0800cf61 	.word	0x0800cf61
 800ef60:	0800ecb1 	.word	0x0800ecb1
 800ef64:	08013602 	.word	0x08013602

0800ef68 <_sbrk_r>:
 800ef68:	b538      	push	{r3, r4, r5, lr}
 800ef6a:	4d06      	ldr	r5, [pc, #24]	; (800ef84 <_sbrk_r+0x1c>)
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	4604      	mov	r4, r0
 800ef70:	4608      	mov	r0, r1
 800ef72:	602b      	str	r3, [r5, #0]
 800ef74:	f7f5 fdf0 	bl	8004b58 <_sbrk>
 800ef78:	1c43      	adds	r3, r0, #1
 800ef7a:	d102      	bne.n	800ef82 <_sbrk_r+0x1a>
 800ef7c:	682b      	ldr	r3, [r5, #0]
 800ef7e:	b103      	cbz	r3, 800ef82 <_sbrk_r+0x1a>
 800ef80:	6023      	str	r3, [r4, #0]
 800ef82:	bd38      	pop	{r3, r4, r5, pc}
 800ef84:	20000f58 	.word	0x20000f58

0800ef88 <__assert_func>:
 800ef88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ef8a:	4614      	mov	r4, r2
 800ef8c:	461a      	mov	r2, r3
 800ef8e:	4b09      	ldr	r3, [pc, #36]	; (800efb4 <__assert_func+0x2c>)
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	4605      	mov	r5, r0
 800ef94:	68d8      	ldr	r0, [r3, #12]
 800ef96:	b14c      	cbz	r4, 800efac <__assert_func+0x24>
 800ef98:	4b07      	ldr	r3, [pc, #28]	; (800efb8 <__assert_func+0x30>)
 800ef9a:	9100      	str	r1, [sp, #0]
 800ef9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800efa0:	4906      	ldr	r1, [pc, #24]	; (800efbc <__assert_func+0x34>)
 800efa2:	462b      	mov	r3, r5
 800efa4:	f000 f80e 	bl	800efc4 <fiprintf>
 800efa8:	f000 fa8a 	bl	800f4c0 <abort>
 800efac:	4b04      	ldr	r3, [pc, #16]	; (800efc0 <__assert_func+0x38>)
 800efae:	461c      	mov	r4, r3
 800efb0:	e7f3      	b.n	800ef9a <__assert_func+0x12>
 800efb2:	bf00      	nop
 800efb4:	20000048 	.word	0x20000048
 800efb8:	0801360d 	.word	0x0801360d
 800efbc:	0801361a 	.word	0x0801361a
 800efc0:	08013648 	.word	0x08013648

0800efc4 <fiprintf>:
 800efc4:	b40e      	push	{r1, r2, r3}
 800efc6:	b503      	push	{r0, r1, lr}
 800efc8:	4601      	mov	r1, r0
 800efca:	ab03      	add	r3, sp, #12
 800efcc:	4805      	ldr	r0, [pc, #20]	; (800efe4 <fiprintf+0x20>)
 800efce:	f853 2b04 	ldr.w	r2, [r3], #4
 800efd2:	6800      	ldr	r0, [r0, #0]
 800efd4:	9301      	str	r3, [sp, #4]
 800efd6:	f000 f875 	bl	800f0c4 <_vfiprintf_r>
 800efda:	b002      	add	sp, #8
 800efdc:	f85d eb04 	ldr.w	lr, [sp], #4
 800efe0:	b003      	add	sp, #12
 800efe2:	4770      	bx	lr
 800efe4:	20000048 	.word	0x20000048

0800efe8 <__ascii_mbtowc>:
 800efe8:	b082      	sub	sp, #8
 800efea:	b901      	cbnz	r1, 800efee <__ascii_mbtowc+0x6>
 800efec:	a901      	add	r1, sp, #4
 800efee:	b142      	cbz	r2, 800f002 <__ascii_mbtowc+0x1a>
 800eff0:	b14b      	cbz	r3, 800f006 <__ascii_mbtowc+0x1e>
 800eff2:	7813      	ldrb	r3, [r2, #0]
 800eff4:	600b      	str	r3, [r1, #0]
 800eff6:	7812      	ldrb	r2, [r2, #0]
 800eff8:	1e10      	subs	r0, r2, #0
 800effa:	bf18      	it	ne
 800effc:	2001      	movne	r0, #1
 800effe:	b002      	add	sp, #8
 800f000:	4770      	bx	lr
 800f002:	4610      	mov	r0, r2
 800f004:	e7fb      	b.n	800effe <__ascii_mbtowc+0x16>
 800f006:	f06f 0001 	mvn.w	r0, #1
 800f00a:	e7f8      	b.n	800effe <__ascii_mbtowc+0x16>

0800f00c <__malloc_lock>:
 800f00c:	4801      	ldr	r0, [pc, #4]	; (800f014 <__malloc_lock+0x8>)
 800f00e:	f000 bc17 	b.w	800f840 <__retarget_lock_acquire_recursive>
 800f012:	bf00      	nop
 800f014:	20000f60 	.word	0x20000f60

0800f018 <__malloc_unlock>:
 800f018:	4801      	ldr	r0, [pc, #4]	; (800f020 <__malloc_unlock+0x8>)
 800f01a:	f000 bc12 	b.w	800f842 <__retarget_lock_release_recursive>
 800f01e:	bf00      	nop
 800f020:	20000f60 	.word	0x20000f60

0800f024 <_realloc_r>:
 800f024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f026:	4607      	mov	r7, r0
 800f028:	4614      	mov	r4, r2
 800f02a:	460e      	mov	r6, r1
 800f02c:	b921      	cbnz	r1, 800f038 <_realloc_r+0x14>
 800f02e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f032:	4611      	mov	r1, r2
 800f034:	f7ff bde2 	b.w	800ebfc <_malloc_r>
 800f038:	b922      	cbnz	r2, 800f044 <_realloc_r+0x20>
 800f03a:	f7ff fd8f 	bl	800eb5c <_free_r>
 800f03e:	4625      	mov	r5, r4
 800f040:	4628      	mov	r0, r5
 800f042:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f044:	f000 fc62 	bl	800f90c <_malloc_usable_size_r>
 800f048:	42a0      	cmp	r0, r4
 800f04a:	d20f      	bcs.n	800f06c <_realloc_r+0x48>
 800f04c:	4621      	mov	r1, r4
 800f04e:	4638      	mov	r0, r7
 800f050:	f7ff fdd4 	bl	800ebfc <_malloc_r>
 800f054:	4605      	mov	r5, r0
 800f056:	2800      	cmp	r0, #0
 800f058:	d0f2      	beq.n	800f040 <_realloc_r+0x1c>
 800f05a:	4631      	mov	r1, r6
 800f05c:	4622      	mov	r2, r4
 800f05e:	f7fd feaf 	bl	800cdc0 <memcpy>
 800f062:	4631      	mov	r1, r6
 800f064:	4638      	mov	r0, r7
 800f066:	f7ff fd79 	bl	800eb5c <_free_r>
 800f06a:	e7e9      	b.n	800f040 <_realloc_r+0x1c>
 800f06c:	4635      	mov	r5, r6
 800f06e:	e7e7      	b.n	800f040 <_realloc_r+0x1c>

0800f070 <__sfputc_r>:
 800f070:	6893      	ldr	r3, [r2, #8]
 800f072:	3b01      	subs	r3, #1
 800f074:	2b00      	cmp	r3, #0
 800f076:	b410      	push	{r4}
 800f078:	6093      	str	r3, [r2, #8]
 800f07a:	da08      	bge.n	800f08e <__sfputc_r+0x1e>
 800f07c:	6994      	ldr	r4, [r2, #24]
 800f07e:	42a3      	cmp	r3, r4
 800f080:	db01      	blt.n	800f086 <__sfputc_r+0x16>
 800f082:	290a      	cmp	r1, #10
 800f084:	d103      	bne.n	800f08e <__sfputc_r+0x1e>
 800f086:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f08a:	f000 b94b 	b.w	800f324 <__swbuf_r>
 800f08e:	6813      	ldr	r3, [r2, #0]
 800f090:	1c58      	adds	r0, r3, #1
 800f092:	6010      	str	r0, [r2, #0]
 800f094:	7019      	strb	r1, [r3, #0]
 800f096:	4608      	mov	r0, r1
 800f098:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f09c:	4770      	bx	lr

0800f09e <__sfputs_r>:
 800f09e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0a0:	4606      	mov	r6, r0
 800f0a2:	460f      	mov	r7, r1
 800f0a4:	4614      	mov	r4, r2
 800f0a6:	18d5      	adds	r5, r2, r3
 800f0a8:	42ac      	cmp	r4, r5
 800f0aa:	d101      	bne.n	800f0b0 <__sfputs_r+0x12>
 800f0ac:	2000      	movs	r0, #0
 800f0ae:	e007      	b.n	800f0c0 <__sfputs_r+0x22>
 800f0b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0b4:	463a      	mov	r2, r7
 800f0b6:	4630      	mov	r0, r6
 800f0b8:	f7ff ffda 	bl	800f070 <__sfputc_r>
 800f0bc:	1c43      	adds	r3, r0, #1
 800f0be:	d1f3      	bne.n	800f0a8 <__sfputs_r+0xa>
 800f0c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f0c4 <_vfiprintf_r>:
 800f0c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0c8:	460d      	mov	r5, r1
 800f0ca:	b09d      	sub	sp, #116	; 0x74
 800f0cc:	4614      	mov	r4, r2
 800f0ce:	4698      	mov	r8, r3
 800f0d0:	4606      	mov	r6, r0
 800f0d2:	b118      	cbz	r0, 800f0dc <_vfiprintf_r+0x18>
 800f0d4:	6983      	ldr	r3, [r0, #24]
 800f0d6:	b90b      	cbnz	r3, 800f0dc <_vfiprintf_r+0x18>
 800f0d8:	f000 fb14 	bl	800f704 <__sinit>
 800f0dc:	4b89      	ldr	r3, [pc, #548]	; (800f304 <_vfiprintf_r+0x240>)
 800f0de:	429d      	cmp	r5, r3
 800f0e0:	d11b      	bne.n	800f11a <_vfiprintf_r+0x56>
 800f0e2:	6875      	ldr	r5, [r6, #4]
 800f0e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f0e6:	07d9      	lsls	r1, r3, #31
 800f0e8:	d405      	bmi.n	800f0f6 <_vfiprintf_r+0x32>
 800f0ea:	89ab      	ldrh	r3, [r5, #12]
 800f0ec:	059a      	lsls	r2, r3, #22
 800f0ee:	d402      	bmi.n	800f0f6 <_vfiprintf_r+0x32>
 800f0f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f0f2:	f000 fba5 	bl	800f840 <__retarget_lock_acquire_recursive>
 800f0f6:	89ab      	ldrh	r3, [r5, #12]
 800f0f8:	071b      	lsls	r3, r3, #28
 800f0fa:	d501      	bpl.n	800f100 <_vfiprintf_r+0x3c>
 800f0fc:	692b      	ldr	r3, [r5, #16]
 800f0fe:	b9eb      	cbnz	r3, 800f13c <_vfiprintf_r+0x78>
 800f100:	4629      	mov	r1, r5
 800f102:	4630      	mov	r0, r6
 800f104:	f000 f96e 	bl	800f3e4 <__swsetup_r>
 800f108:	b1c0      	cbz	r0, 800f13c <_vfiprintf_r+0x78>
 800f10a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f10c:	07dc      	lsls	r4, r3, #31
 800f10e:	d50e      	bpl.n	800f12e <_vfiprintf_r+0x6a>
 800f110:	f04f 30ff 	mov.w	r0, #4294967295
 800f114:	b01d      	add	sp, #116	; 0x74
 800f116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f11a:	4b7b      	ldr	r3, [pc, #492]	; (800f308 <_vfiprintf_r+0x244>)
 800f11c:	429d      	cmp	r5, r3
 800f11e:	d101      	bne.n	800f124 <_vfiprintf_r+0x60>
 800f120:	68b5      	ldr	r5, [r6, #8]
 800f122:	e7df      	b.n	800f0e4 <_vfiprintf_r+0x20>
 800f124:	4b79      	ldr	r3, [pc, #484]	; (800f30c <_vfiprintf_r+0x248>)
 800f126:	429d      	cmp	r5, r3
 800f128:	bf08      	it	eq
 800f12a:	68f5      	ldreq	r5, [r6, #12]
 800f12c:	e7da      	b.n	800f0e4 <_vfiprintf_r+0x20>
 800f12e:	89ab      	ldrh	r3, [r5, #12]
 800f130:	0598      	lsls	r0, r3, #22
 800f132:	d4ed      	bmi.n	800f110 <_vfiprintf_r+0x4c>
 800f134:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f136:	f000 fb84 	bl	800f842 <__retarget_lock_release_recursive>
 800f13a:	e7e9      	b.n	800f110 <_vfiprintf_r+0x4c>
 800f13c:	2300      	movs	r3, #0
 800f13e:	9309      	str	r3, [sp, #36]	; 0x24
 800f140:	2320      	movs	r3, #32
 800f142:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f146:	f8cd 800c 	str.w	r8, [sp, #12]
 800f14a:	2330      	movs	r3, #48	; 0x30
 800f14c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f310 <_vfiprintf_r+0x24c>
 800f150:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f154:	f04f 0901 	mov.w	r9, #1
 800f158:	4623      	mov	r3, r4
 800f15a:	469a      	mov	sl, r3
 800f15c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f160:	b10a      	cbz	r2, 800f166 <_vfiprintf_r+0xa2>
 800f162:	2a25      	cmp	r2, #37	; 0x25
 800f164:	d1f9      	bne.n	800f15a <_vfiprintf_r+0x96>
 800f166:	ebba 0b04 	subs.w	fp, sl, r4
 800f16a:	d00b      	beq.n	800f184 <_vfiprintf_r+0xc0>
 800f16c:	465b      	mov	r3, fp
 800f16e:	4622      	mov	r2, r4
 800f170:	4629      	mov	r1, r5
 800f172:	4630      	mov	r0, r6
 800f174:	f7ff ff93 	bl	800f09e <__sfputs_r>
 800f178:	3001      	adds	r0, #1
 800f17a:	f000 80aa 	beq.w	800f2d2 <_vfiprintf_r+0x20e>
 800f17e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f180:	445a      	add	r2, fp
 800f182:	9209      	str	r2, [sp, #36]	; 0x24
 800f184:	f89a 3000 	ldrb.w	r3, [sl]
 800f188:	2b00      	cmp	r3, #0
 800f18a:	f000 80a2 	beq.w	800f2d2 <_vfiprintf_r+0x20e>
 800f18e:	2300      	movs	r3, #0
 800f190:	f04f 32ff 	mov.w	r2, #4294967295
 800f194:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f198:	f10a 0a01 	add.w	sl, sl, #1
 800f19c:	9304      	str	r3, [sp, #16]
 800f19e:	9307      	str	r3, [sp, #28]
 800f1a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f1a4:	931a      	str	r3, [sp, #104]	; 0x68
 800f1a6:	4654      	mov	r4, sl
 800f1a8:	2205      	movs	r2, #5
 800f1aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1ae:	4858      	ldr	r0, [pc, #352]	; (800f310 <_vfiprintf_r+0x24c>)
 800f1b0:	f7f3 fde6 	bl	8002d80 <memchr>
 800f1b4:	9a04      	ldr	r2, [sp, #16]
 800f1b6:	b9d8      	cbnz	r0, 800f1f0 <_vfiprintf_r+0x12c>
 800f1b8:	06d1      	lsls	r1, r2, #27
 800f1ba:	bf44      	itt	mi
 800f1bc:	2320      	movmi	r3, #32
 800f1be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f1c2:	0713      	lsls	r3, r2, #28
 800f1c4:	bf44      	itt	mi
 800f1c6:	232b      	movmi	r3, #43	; 0x2b
 800f1c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f1cc:	f89a 3000 	ldrb.w	r3, [sl]
 800f1d0:	2b2a      	cmp	r3, #42	; 0x2a
 800f1d2:	d015      	beq.n	800f200 <_vfiprintf_r+0x13c>
 800f1d4:	9a07      	ldr	r2, [sp, #28]
 800f1d6:	4654      	mov	r4, sl
 800f1d8:	2000      	movs	r0, #0
 800f1da:	f04f 0c0a 	mov.w	ip, #10
 800f1de:	4621      	mov	r1, r4
 800f1e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f1e4:	3b30      	subs	r3, #48	; 0x30
 800f1e6:	2b09      	cmp	r3, #9
 800f1e8:	d94e      	bls.n	800f288 <_vfiprintf_r+0x1c4>
 800f1ea:	b1b0      	cbz	r0, 800f21a <_vfiprintf_r+0x156>
 800f1ec:	9207      	str	r2, [sp, #28]
 800f1ee:	e014      	b.n	800f21a <_vfiprintf_r+0x156>
 800f1f0:	eba0 0308 	sub.w	r3, r0, r8
 800f1f4:	fa09 f303 	lsl.w	r3, r9, r3
 800f1f8:	4313      	orrs	r3, r2
 800f1fa:	9304      	str	r3, [sp, #16]
 800f1fc:	46a2      	mov	sl, r4
 800f1fe:	e7d2      	b.n	800f1a6 <_vfiprintf_r+0xe2>
 800f200:	9b03      	ldr	r3, [sp, #12]
 800f202:	1d19      	adds	r1, r3, #4
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	9103      	str	r1, [sp, #12]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	bfbb      	ittet	lt
 800f20c:	425b      	neglt	r3, r3
 800f20e:	f042 0202 	orrlt.w	r2, r2, #2
 800f212:	9307      	strge	r3, [sp, #28]
 800f214:	9307      	strlt	r3, [sp, #28]
 800f216:	bfb8      	it	lt
 800f218:	9204      	strlt	r2, [sp, #16]
 800f21a:	7823      	ldrb	r3, [r4, #0]
 800f21c:	2b2e      	cmp	r3, #46	; 0x2e
 800f21e:	d10c      	bne.n	800f23a <_vfiprintf_r+0x176>
 800f220:	7863      	ldrb	r3, [r4, #1]
 800f222:	2b2a      	cmp	r3, #42	; 0x2a
 800f224:	d135      	bne.n	800f292 <_vfiprintf_r+0x1ce>
 800f226:	9b03      	ldr	r3, [sp, #12]
 800f228:	1d1a      	adds	r2, r3, #4
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	9203      	str	r2, [sp, #12]
 800f22e:	2b00      	cmp	r3, #0
 800f230:	bfb8      	it	lt
 800f232:	f04f 33ff 	movlt.w	r3, #4294967295
 800f236:	3402      	adds	r4, #2
 800f238:	9305      	str	r3, [sp, #20]
 800f23a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f320 <_vfiprintf_r+0x25c>
 800f23e:	7821      	ldrb	r1, [r4, #0]
 800f240:	2203      	movs	r2, #3
 800f242:	4650      	mov	r0, sl
 800f244:	f7f3 fd9c 	bl	8002d80 <memchr>
 800f248:	b140      	cbz	r0, 800f25c <_vfiprintf_r+0x198>
 800f24a:	2340      	movs	r3, #64	; 0x40
 800f24c:	eba0 000a 	sub.w	r0, r0, sl
 800f250:	fa03 f000 	lsl.w	r0, r3, r0
 800f254:	9b04      	ldr	r3, [sp, #16]
 800f256:	4303      	orrs	r3, r0
 800f258:	3401      	adds	r4, #1
 800f25a:	9304      	str	r3, [sp, #16]
 800f25c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f260:	482c      	ldr	r0, [pc, #176]	; (800f314 <_vfiprintf_r+0x250>)
 800f262:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f266:	2206      	movs	r2, #6
 800f268:	f7f3 fd8a 	bl	8002d80 <memchr>
 800f26c:	2800      	cmp	r0, #0
 800f26e:	d03f      	beq.n	800f2f0 <_vfiprintf_r+0x22c>
 800f270:	4b29      	ldr	r3, [pc, #164]	; (800f318 <_vfiprintf_r+0x254>)
 800f272:	bb1b      	cbnz	r3, 800f2bc <_vfiprintf_r+0x1f8>
 800f274:	9b03      	ldr	r3, [sp, #12]
 800f276:	3307      	adds	r3, #7
 800f278:	f023 0307 	bic.w	r3, r3, #7
 800f27c:	3308      	adds	r3, #8
 800f27e:	9303      	str	r3, [sp, #12]
 800f280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f282:	443b      	add	r3, r7
 800f284:	9309      	str	r3, [sp, #36]	; 0x24
 800f286:	e767      	b.n	800f158 <_vfiprintf_r+0x94>
 800f288:	fb0c 3202 	mla	r2, ip, r2, r3
 800f28c:	460c      	mov	r4, r1
 800f28e:	2001      	movs	r0, #1
 800f290:	e7a5      	b.n	800f1de <_vfiprintf_r+0x11a>
 800f292:	2300      	movs	r3, #0
 800f294:	3401      	adds	r4, #1
 800f296:	9305      	str	r3, [sp, #20]
 800f298:	4619      	mov	r1, r3
 800f29a:	f04f 0c0a 	mov.w	ip, #10
 800f29e:	4620      	mov	r0, r4
 800f2a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f2a4:	3a30      	subs	r2, #48	; 0x30
 800f2a6:	2a09      	cmp	r2, #9
 800f2a8:	d903      	bls.n	800f2b2 <_vfiprintf_r+0x1ee>
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d0c5      	beq.n	800f23a <_vfiprintf_r+0x176>
 800f2ae:	9105      	str	r1, [sp, #20]
 800f2b0:	e7c3      	b.n	800f23a <_vfiprintf_r+0x176>
 800f2b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800f2b6:	4604      	mov	r4, r0
 800f2b8:	2301      	movs	r3, #1
 800f2ba:	e7f0      	b.n	800f29e <_vfiprintf_r+0x1da>
 800f2bc:	ab03      	add	r3, sp, #12
 800f2be:	9300      	str	r3, [sp, #0]
 800f2c0:	462a      	mov	r2, r5
 800f2c2:	4b16      	ldr	r3, [pc, #88]	; (800f31c <_vfiprintf_r+0x258>)
 800f2c4:	a904      	add	r1, sp, #16
 800f2c6:	4630      	mov	r0, r6
 800f2c8:	f7fd fe4a 	bl	800cf60 <_printf_float>
 800f2cc:	4607      	mov	r7, r0
 800f2ce:	1c78      	adds	r0, r7, #1
 800f2d0:	d1d6      	bne.n	800f280 <_vfiprintf_r+0x1bc>
 800f2d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f2d4:	07d9      	lsls	r1, r3, #31
 800f2d6:	d405      	bmi.n	800f2e4 <_vfiprintf_r+0x220>
 800f2d8:	89ab      	ldrh	r3, [r5, #12]
 800f2da:	059a      	lsls	r2, r3, #22
 800f2dc:	d402      	bmi.n	800f2e4 <_vfiprintf_r+0x220>
 800f2de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f2e0:	f000 faaf 	bl	800f842 <__retarget_lock_release_recursive>
 800f2e4:	89ab      	ldrh	r3, [r5, #12]
 800f2e6:	065b      	lsls	r3, r3, #25
 800f2e8:	f53f af12 	bmi.w	800f110 <_vfiprintf_r+0x4c>
 800f2ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f2ee:	e711      	b.n	800f114 <_vfiprintf_r+0x50>
 800f2f0:	ab03      	add	r3, sp, #12
 800f2f2:	9300      	str	r3, [sp, #0]
 800f2f4:	462a      	mov	r2, r5
 800f2f6:	4b09      	ldr	r3, [pc, #36]	; (800f31c <_vfiprintf_r+0x258>)
 800f2f8:	a904      	add	r1, sp, #16
 800f2fa:	4630      	mov	r0, r6
 800f2fc:	f7fe f8d4 	bl	800d4a8 <_printf_i>
 800f300:	e7e4      	b.n	800f2cc <_vfiprintf_r+0x208>
 800f302:	bf00      	nop
 800f304:	08013774 	.word	0x08013774
 800f308:	08013794 	.word	0x08013794
 800f30c:	08013754 	.word	0x08013754
 800f310:	080135fc 	.word	0x080135fc
 800f314:	08013606 	.word	0x08013606
 800f318:	0800cf61 	.word	0x0800cf61
 800f31c:	0800f09f 	.word	0x0800f09f
 800f320:	08013602 	.word	0x08013602

0800f324 <__swbuf_r>:
 800f324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f326:	460e      	mov	r6, r1
 800f328:	4614      	mov	r4, r2
 800f32a:	4605      	mov	r5, r0
 800f32c:	b118      	cbz	r0, 800f336 <__swbuf_r+0x12>
 800f32e:	6983      	ldr	r3, [r0, #24]
 800f330:	b90b      	cbnz	r3, 800f336 <__swbuf_r+0x12>
 800f332:	f000 f9e7 	bl	800f704 <__sinit>
 800f336:	4b21      	ldr	r3, [pc, #132]	; (800f3bc <__swbuf_r+0x98>)
 800f338:	429c      	cmp	r4, r3
 800f33a:	d12b      	bne.n	800f394 <__swbuf_r+0x70>
 800f33c:	686c      	ldr	r4, [r5, #4]
 800f33e:	69a3      	ldr	r3, [r4, #24]
 800f340:	60a3      	str	r3, [r4, #8]
 800f342:	89a3      	ldrh	r3, [r4, #12]
 800f344:	071a      	lsls	r2, r3, #28
 800f346:	d52f      	bpl.n	800f3a8 <__swbuf_r+0x84>
 800f348:	6923      	ldr	r3, [r4, #16]
 800f34a:	b36b      	cbz	r3, 800f3a8 <__swbuf_r+0x84>
 800f34c:	6923      	ldr	r3, [r4, #16]
 800f34e:	6820      	ldr	r0, [r4, #0]
 800f350:	1ac0      	subs	r0, r0, r3
 800f352:	6963      	ldr	r3, [r4, #20]
 800f354:	b2f6      	uxtb	r6, r6
 800f356:	4283      	cmp	r3, r0
 800f358:	4637      	mov	r7, r6
 800f35a:	dc04      	bgt.n	800f366 <__swbuf_r+0x42>
 800f35c:	4621      	mov	r1, r4
 800f35e:	4628      	mov	r0, r5
 800f360:	f000 f93c 	bl	800f5dc <_fflush_r>
 800f364:	bb30      	cbnz	r0, 800f3b4 <__swbuf_r+0x90>
 800f366:	68a3      	ldr	r3, [r4, #8]
 800f368:	3b01      	subs	r3, #1
 800f36a:	60a3      	str	r3, [r4, #8]
 800f36c:	6823      	ldr	r3, [r4, #0]
 800f36e:	1c5a      	adds	r2, r3, #1
 800f370:	6022      	str	r2, [r4, #0]
 800f372:	701e      	strb	r6, [r3, #0]
 800f374:	6963      	ldr	r3, [r4, #20]
 800f376:	3001      	adds	r0, #1
 800f378:	4283      	cmp	r3, r0
 800f37a:	d004      	beq.n	800f386 <__swbuf_r+0x62>
 800f37c:	89a3      	ldrh	r3, [r4, #12]
 800f37e:	07db      	lsls	r3, r3, #31
 800f380:	d506      	bpl.n	800f390 <__swbuf_r+0x6c>
 800f382:	2e0a      	cmp	r6, #10
 800f384:	d104      	bne.n	800f390 <__swbuf_r+0x6c>
 800f386:	4621      	mov	r1, r4
 800f388:	4628      	mov	r0, r5
 800f38a:	f000 f927 	bl	800f5dc <_fflush_r>
 800f38e:	b988      	cbnz	r0, 800f3b4 <__swbuf_r+0x90>
 800f390:	4638      	mov	r0, r7
 800f392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f394:	4b0a      	ldr	r3, [pc, #40]	; (800f3c0 <__swbuf_r+0x9c>)
 800f396:	429c      	cmp	r4, r3
 800f398:	d101      	bne.n	800f39e <__swbuf_r+0x7a>
 800f39a:	68ac      	ldr	r4, [r5, #8]
 800f39c:	e7cf      	b.n	800f33e <__swbuf_r+0x1a>
 800f39e:	4b09      	ldr	r3, [pc, #36]	; (800f3c4 <__swbuf_r+0xa0>)
 800f3a0:	429c      	cmp	r4, r3
 800f3a2:	bf08      	it	eq
 800f3a4:	68ec      	ldreq	r4, [r5, #12]
 800f3a6:	e7ca      	b.n	800f33e <__swbuf_r+0x1a>
 800f3a8:	4621      	mov	r1, r4
 800f3aa:	4628      	mov	r0, r5
 800f3ac:	f000 f81a 	bl	800f3e4 <__swsetup_r>
 800f3b0:	2800      	cmp	r0, #0
 800f3b2:	d0cb      	beq.n	800f34c <__swbuf_r+0x28>
 800f3b4:	f04f 37ff 	mov.w	r7, #4294967295
 800f3b8:	e7ea      	b.n	800f390 <__swbuf_r+0x6c>
 800f3ba:	bf00      	nop
 800f3bc:	08013774 	.word	0x08013774
 800f3c0:	08013794 	.word	0x08013794
 800f3c4:	08013754 	.word	0x08013754

0800f3c8 <__ascii_wctomb>:
 800f3c8:	b149      	cbz	r1, 800f3de <__ascii_wctomb+0x16>
 800f3ca:	2aff      	cmp	r2, #255	; 0xff
 800f3cc:	bf85      	ittet	hi
 800f3ce:	238a      	movhi	r3, #138	; 0x8a
 800f3d0:	6003      	strhi	r3, [r0, #0]
 800f3d2:	700a      	strbls	r2, [r1, #0]
 800f3d4:	f04f 30ff 	movhi.w	r0, #4294967295
 800f3d8:	bf98      	it	ls
 800f3da:	2001      	movls	r0, #1
 800f3dc:	4770      	bx	lr
 800f3de:	4608      	mov	r0, r1
 800f3e0:	4770      	bx	lr
	...

0800f3e4 <__swsetup_r>:
 800f3e4:	4b32      	ldr	r3, [pc, #200]	; (800f4b0 <__swsetup_r+0xcc>)
 800f3e6:	b570      	push	{r4, r5, r6, lr}
 800f3e8:	681d      	ldr	r5, [r3, #0]
 800f3ea:	4606      	mov	r6, r0
 800f3ec:	460c      	mov	r4, r1
 800f3ee:	b125      	cbz	r5, 800f3fa <__swsetup_r+0x16>
 800f3f0:	69ab      	ldr	r3, [r5, #24]
 800f3f2:	b913      	cbnz	r3, 800f3fa <__swsetup_r+0x16>
 800f3f4:	4628      	mov	r0, r5
 800f3f6:	f000 f985 	bl	800f704 <__sinit>
 800f3fa:	4b2e      	ldr	r3, [pc, #184]	; (800f4b4 <__swsetup_r+0xd0>)
 800f3fc:	429c      	cmp	r4, r3
 800f3fe:	d10f      	bne.n	800f420 <__swsetup_r+0x3c>
 800f400:	686c      	ldr	r4, [r5, #4]
 800f402:	89a3      	ldrh	r3, [r4, #12]
 800f404:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f408:	0719      	lsls	r1, r3, #28
 800f40a:	d42c      	bmi.n	800f466 <__swsetup_r+0x82>
 800f40c:	06dd      	lsls	r5, r3, #27
 800f40e:	d411      	bmi.n	800f434 <__swsetup_r+0x50>
 800f410:	2309      	movs	r3, #9
 800f412:	6033      	str	r3, [r6, #0]
 800f414:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f418:	81a3      	strh	r3, [r4, #12]
 800f41a:	f04f 30ff 	mov.w	r0, #4294967295
 800f41e:	e03e      	b.n	800f49e <__swsetup_r+0xba>
 800f420:	4b25      	ldr	r3, [pc, #148]	; (800f4b8 <__swsetup_r+0xd4>)
 800f422:	429c      	cmp	r4, r3
 800f424:	d101      	bne.n	800f42a <__swsetup_r+0x46>
 800f426:	68ac      	ldr	r4, [r5, #8]
 800f428:	e7eb      	b.n	800f402 <__swsetup_r+0x1e>
 800f42a:	4b24      	ldr	r3, [pc, #144]	; (800f4bc <__swsetup_r+0xd8>)
 800f42c:	429c      	cmp	r4, r3
 800f42e:	bf08      	it	eq
 800f430:	68ec      	ldreq	r4, [r5, #12]
 800f432:	e7e6      	b.n	800f402 <__swsetup_r+0x1e>
 800f434:	0758      	lsls	r0, r3, #29
 800f436:	d512      	bpl.n	800f45e <__swsetup_r+0x7a>
 800f438:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f43a:	b141      	cbz	r1, 800f44e <__swsetup_r+0x6a>
 800f43c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f440:	4299      	cmp	r1, r3
 800f442:	d002      	beq.n	800f44a <__swsetup_r+0x66>
 800f444:	4630      	mov	r0, r6
 800f446:	f7ff fb89 	bl	800eb5c <_free_r>
 800f44a:	2300      	movs	r3, #0
 800f44c:	6363      	str	r3, [r4, #52]	; 0x34
 800f44e:	89a3      	ldrh	r3, [r4, #12]
 800f450:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f454:	81a3      	strh	r3, [r4, #12]
 800f456:	2300      	movs	r3, #0
 800f458:	6063      	str	r3, [r4, #4]
 800f45a:	6923      	ldr	r3, [r4, #16]
 800f45c:	6023      	str	r3, [r4, #0]
 800f45e:	89a3      	ldrh	r3, [r4, #12]
 800f460:	f043 0308 	orr.w	r3, r3, #8
 800f464:	81a3      	strh	r3, [r4, #12]
 800f466:	6923      	ldr	r3, [r4, #16]
 800f468:	b94b      	cbnz	r3, 800f47e <__swsetup_r+0x9a>
 800f46a:	89a3      	ldrh	r3, [r4, #12]
 800f46c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f470:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f474:	d003      	beq.n	800f47e <__swsetup_r+0x9a>
 800f476:	4621      	mov	r1, r4
 800f478:	4630      	mov	r0, r6
 800f47a:	f000 fa07 	bl	800f88c <__smakebuf_r>
 800f47e:	89a0      	ldrh	r0, [r4, #12]
 800f480:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f484:	f010 0301 	ands.w	r3, r0, #1
 800f488:	d00a      	beq.n	800f4a0 <__swsetup_r+0xbc>
 800f48a:	2300      	movs	r3, #0
 800f48c:	60a3      	str	r3, [r4, #8]
 800f48e:	6963      	ldr	r3, [r4, #20]
 800f490:	425b      	negs	r3, r3
 800f492:	61a3      	str	r3, [r4, #24]
 800f494:	6923      	ldr	r3, [r4, #16]
 800f496:	b943      	cbnz	r3, 800f4aa <__swsetup_r+0xc6>
 800f498:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f49c:	d1ba      	bne.n	800f414 <__swsetup_r+0x30>
 800f49e:	bd70      	pop	{r4, r5, r6, pc}
 800f4a0:	0781      	lsls	r1, r0, #30
 800f4a2:	bf58      	it	pl
 800f4a4:	6963      	ldrpl	r3, [r4, #20]
 800f4a6:	60a3      	str	r3, [r4, #8]
 800f4a8:	e7f4      	b.n	800f494 <__swsetup_r+0xb0>
 800f4aa:	2000      	movs	r0, #0
 800f4ac:	e7f7      	b.n	800f49e <__swsetup_r+0xba>
 800f4ae:	bf00      	nop
 800f4b0:	20000048 	.word	0x20000048
 800f4b4:	08013774 	.word	0x08013774
 800f4b8:	08013794 	.word	0x08013794
 800f4bc:	08013754 	.word	0x08013754

0800f4c0 <abort>:
 800f4c0:	b508      	push	{r3, lr}
 800f4c2:	2006      	movs	r0, #6
 800f4c4:	f000 fa52 	bl	800f96c <raise>
 800f4c8:	2001      	movs	r0, #1
 800f4ca:	f7f5 facd 	bl	8004a68 <_exit>
	...

0800f4d0 <__sflush_r>:
 800f4d0:	898a      	ldrh	r2, [r1, #12]
 800f4d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4d6:	4605      	mov	r5, r0
 800f4d8:	0710      	lsls	r0, r2, #28
 800f4da:	460c      	mov	r4, r1
 800f4dc:	d458      	bmi.n	800f590 <__sflush_r+0xc0>
 800f4de:	684b      	ldr	r3, [r1, #4]
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	dc05      	bgt.n	800f4f0 <__sflush_r+0x20>
 800f4e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	dc02      	bgt.n	800f4f0 <__sflush_r+0x20>
 800f4ea:	2000      	movs	r0, #0
 800f4ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f4f2:	2e00      	cmp	r6, #0
 800f4f4:	d0f9      	beq.n	800f4ea <__sflush_r+0x1a>
 800f4f6:	2300      	movs	r3, #0
 800f4f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f4fc:	682f      	ldr	r7, [r5, #0]
 800f4fe:	602b      	str	r3, [r5, #0]
 800f500:	d032      	beq.n	800f568 <__sflush_r+0x98>
 800f502:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f504:	89a3      	ldrh	r3, [r4, #12]
 800f506:	075a      	lsls	r2, r3, #29
 800f508:	d505      	bpl.n	800f516 <__sflush_r+0x46>
 800f50a:	6863      	ldr	r3, [r4, #4]
 800f50c:	1ac0      	subs	r0, r0, r3
 800f50e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f510:	b10b      	cbz	r3, 800f516 <__sflush_r+0x46>
 800f512:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f514:	1ac0      	subs	r0, r0, r3
 800f516:	2300      	movs	r3, #0
 800f518:	4602      	mov	r2, r0
 800f51a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f51c:	6a21      	ldr	r1, [r4, #32]
 800f51e:	4628      	mov	r0, r5
 800f520:	47b0      	blx	r6
 800f522:	1c43      	adds	r3, r0, #1
 800f524:	89a3      	ldrh	r3, [r4, #12]
 800f526:	d106      	bne.n	800f536 <__sflush_r+0x66>
 800f528:	6829      	ldr	r1, [r5, #0]
 800f52a:	291d      	cmp	r1, #29
 800f52c:	d82c      	bhi.n	800f588 <__sflush_r+0xb8>
 800f52e:	4a2a      	ldr	r2, [pc, #168]	; (800f5d8 <__sflush_r+0x108>)
 800f530:	40ca      	lsrs	r2, r1
 800f532:	07d6      	lsls	r6, r2, #31
 800f534:	d528      	bpl.n	800f588 <__sflush_r+0xb8>
 800f536:	2200      	movs	r2, #0
 800f538:	6062      	str	r2, [r4, #4]
 800f53a:	04d9      	lsls	r1, r3, #19
 800f53c:	6922      	ldr	r2, [r4, #16]
 800f53e:	6022      	str	r2, [r4, #0]
 800f540:	d504      	bpl.n	800f54c <__sflush_r+0x7c>
 800f542:	1c42      	adds	r2, r0, #1
 800f544:	d101      	bne.n	800f54a <__sflush_r+0x7a>
 800f546:	682b      	ldr	r3, [r5, #0]
 800f548:	b903      	cbnz	r3, 800f54c <__sflush_r+0x7c>
 800f54a:	6560      	str	r0, [r4, #84]	; 0x54
 800f54c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f54e:	602f      	str	r7, [r5, #0]
 800f550:	2900      	cmp	r1, #0
 800f552:	d0ca      	beq.n	800f4ea <__sflush_r+0x1a>
 800f554:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f558:	4299      	cmp	r1, r3
 800f55a:	d002      	beq.n	800f562 <__sflush_r+0x92>
 800f55c:	4628      	mov	r0, r5
 800f55e:	f7ff fafd 	bl	800eb5c <_free_r>
 800f562:	2000      	movs	r0, #0
 800f564:	6360      	str	r0, [r4, #52]	; 0x34
 800f566:	e7c1      	b.n	800f4ec <__sflush_r+0x1c>
 800f568:	6a21      	ldr	r1, [r4, #32]
 800f56a:	2301      	movs	r3, #1
 800f56c:	4628      	mov	r0, r5
 800f56e:	47b0      	blx	r6
 800f570:	1c41      	adds	r1, r0, #1
 800f572:	d1c7      	bne.n	800f504 <__sflush_r+0x34>
 800f574:	682b      	ldr	r3, [r5, #0]
 800f576:	2b00      	cmp	r3, #0
 800f578:	d0c4      	beq.n	800f504 <__sflush_r+0x34>
 800f57a:	2b1d      	cmp	r3, #29
 800f57c:	d001      	beq.n	800f582 <__sflush_r+0xb2>
 800f57e:	2b16      	cmp	r3, #22
 800f580:	d101      	bne.n	800f586 <__sflush_r+0xb6>
 800f582:	602f      	str	r7, [r5, #0]
 800f584:	e7b1      	b.n	800f4ea <__sflush_r+0x1a>
 800f586:	89a3      	ldrh	r3, [r4, #12]
 800f588:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f58c:	81a3      	strh	r3, [r4, #12]
 800f58e:	e7ad      	b.n	800f4ec <__sflush_r+0x1c>
 800f590:	690f      	ldr	r7, [r1, #16]
 800f592:	2f00      	cmp	r7, #0
 800f594:	d0a9      	beq.n	800f4ea <__sflush_r+0x1a>
 800f596:	0793      	lsls	r3, r2, #30
 800f598:	680e      	ldr	r6, [r1, #0]
 800f59a:	bf08      	it	eq
 800f59c:	694b      	ldreq	r3, [r1, #20]
 800f59e:	600f      	str	r7, [r1, #0]
 800f5a0:	bf18      	it	ne
 800f5a2:	2300      	movne	r3, #0
 800f5a4:	eba6 0807 	sub.w	r8, r6, r7
 800f5a8:	608b      	str	r3, [r1, #8]
 800f5aa:	f1b8 0f00 	cmp.w	r8, #0
 800f5ae:	dd9c      	ble.n	800f4ea <__sflush_r+0x1a>
 800f5b0:	6a21      	ldr	r1, [r4, #32]
 800f5b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f5b4:	4643      	mov	r3, r8
 800f5b6:	463a      	mov	r2, r7
 800f5b8:	4628      	mov	r0, r5
 800f5ba:	47b0      	blx	r6
 800f5bc:	2800      	cmp	r0, #0
 800f5be:	dc06      	bgt.n	800f5ce <__sflush_r+0xfe>
 800f5c0:	89a3      	ldrh	r3, [r4, #12]
 800f5c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f5c6:	81a3      	strh	r3, [r4, #12]
 800f5c8:	f04f 30ff 	mov.w	r0, #4294967295
 800f5cc:	e78e      	b.n	800f4ec <__sflush_r+0x1c>
 800f5ce:	4407      	add	r7, r0
 800f5d0:	eba8 0800 	sub.w	r8, r8, r0
 800f5d4:	e7e9      	b.n	800f5aa <__sflush_r+0xda>
 800f5d6:	bf00      	nop
 800f5d8:	20400001 	.word	0x20400001

0800f5dc <_fflush_r>:
 800f5dc:	b538      	push	{r3, r4, r5, lr}
 800f5de:	690b      	ldr	r3, [r1, #16]
 800f5e0:	4605      	mov	r5, r0
 800f5e2:	460c      	mov	r4, r1
 800f5e4:	b913      	cbnz	r3, 800f5ec <_fflush_r+0x10>
 800f5e6:	2500      	movs	r5, #0
 800f5e8:	4628      	mov	r0, r5
 800f5ea:	bd38      	pop	{r3, r4, r5, pc}
 800f5ec:	b118      	cbz	r0, 800f5f6 <_fflush_r+0x1a>
 800f5ee:	6983      	ldr	r3, [r0, #24]
 800f5f0:	b90b      	cbnz	r3, 800f5f6 <_fflush_r+0x1a>
 800f5f2:	f000 f887 	bl	800f704 <__sinit>
 800f5f6:	4b14      	ldr	r3, [pc, #80]	; (800f648 <_fflush_r+0x6c>)
 800f5f8:	429c      	cmp	r4, r3
 800f5fa:	d11b      	bne.n	800f634 <_fflush_r+0x58>
 800f5fc:	686c      	ldr	r4, [r5, #4]
 800f5fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f602:	2b00      	cmp	r3, #0
 800f604:	d0ef      	beq.n	800f5e6 <_fflush_r+0xa>
 800f606:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f608:	07d0      	lsls	r0, r2, #31
 800f60a:	d404      	bmi.n	800f616 <_fflush_r+0x3a>
 800f60c:	0599      	lsls	r1, r3, #22
 800f60e:	d402      	bmi.n	800f616 <_fflush_r+0x3a>
 800f610:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f612:	f000 f915 	bl	800f840 <__retarget_lock_acquire_recursive>
 800f616:	4628      	mov	r0, r5
 800f618:	4621      	mov	r1, r4
 800f61a:	f7ff ff59 	bl	800f4d0 <__sflush_r>
 800f61e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f620:	07da      	lsls	r2, r3, #31
 800f622:	4605      	mov	r5, r0
 800f624:	d4e0      	bmi.n	800f5e8 <_fflush_r+0xc>
 800f626:	89a3      	ldrh	r3, [r4, #12]
 800f628:	059b      	lsls	r3, r3, #22
 800f62a:	d4dd      	bmi.n	800f5e8 <_fflush_r+0xc>
 800f62c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f62e:	f000 f908 	bl	800f842 <__retarget_lock_release_recursive>
 800f632:	e7d9      	b.n	800f5e8 <_fflush_r+0xc>
 800f634:	4b05      	ldr	r3, [pc, #20]	; (800f64c <_fflush_r+0x70>)
 800f636:	429c      	cmp	r4, r3
 800f638:	d101      	bne.n	800f63e <_fflush_r+0x62>
 800f63a:	68ac      	ldr	r4, [r5, #8]
 800f63c:	e7df      	b.n	800f5fe <_fflush_r+0x22>
 800f63e:	4b04      	ldr	r3, [pc, #16]	; (800f650 <_fflush_r+0x74>)
 800f640:	429c      	cmp	r4, r3
 800f642:	bf08      	it	eq
 800f644:	68ec      	ldreq	r4, [r5, #12]
 800f646:	e7da      	b.n	800f5fe <_fflush_r+0x22>
 800f648:	08013774 	.word	0x08013774
 800f64c:	08013794 	.word	0x08013794
 800f650:	08013754 	.word	0x08013754

0800f654 <std>:
 800f654:	2300      	movs	r3, #0
 800f656:	b510      	push	{r4, lr}
 800f658:	4604      	mov	r4, r0
 800f65a:	e9c0 3300 	strd	r3, r3, [r0]
 800f65e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f662:	6083      	str	r3, [r0, #8]
 800f664:	8181      	strh	r1, [r0, #12]
 800f666:	6643      	str	r3, [r0, #100]	; 0x64
 800f668:	81c2      	strh	r2, [r0, #14]
 800f66a:	6183      	str	r3, [r0, #24]
 800f66c:	4619      	mov	r1, r3
 800f66e:	2208      	movs	r2, #8
 800f670:	305c      	adds	r0, #92	; 0x5c
 800f672:	f7fd fbcd 	bl	800ce10 <memset>
 800f676:	4b05      	ldr	r3, [pc, #20]	; (800f68c <std+0x38>)
 800f678:	6263      	str	r3, [r4, #36]	; 0x24
 800f67a:	4b05      	ldr	r3, [pc, #20]	; (800f690 <std+0x3c>)
 800f67c:	62a3      	str	r3, [r4, #40]	; 0x28
 800f67e:	4b05      	ldr	r3, [pc, #20]	; (800f694 <std+0x40>)
 800f680:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f682:	4b05      	ldr	r3, [pc, #20]	; (800f698 <std+0x44>)
 800f684:	6224      	str	r4, [r4, #32]
 800f686:	6323      	str	r3, [r4, #48]	; 0x30
 800f688:	bd10      	pop	{r4, pc}
 800f68a:	bf00      	nop
 800f68c:	0800f9a5 	.word	0x0800f9a5
 800f690:	0800f9c7 	.word	0x0800f9c7
 800f694:	0800f9ff 	.word	0x0800f9ff
 800f698:	0800fa23 	.word	0x0800fa23

0800f69c <_cleanup_r>:
 800f69c:	4901      	ldr	r1, [pc, #4]	; (800f6a4 <_cleanup_r+0x8>)
 800f69e:	f000 b8af 	b.w	800f800 <_fwalk_reent>
 800f6a2:	bf00      	nop
 800f6a4:	0800f5dd 	.word	0x0800f5dd

0800f6a8 <__sfmoreglue>:
 800f6a8:	b570      	push	{r4, r5, r6, lr}
 800f6aa:	1e4a      	subs	r2, r1, #1
 800f6ac:	2568      	movs	r5, #104	; 0x68
 800f6ae:	4355      	muls	r5, r2
 800f6b0:	460e      	mov	r6, r1
 800f6b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f6b6:	f7ff faa1 	bl	800ebfc <_malloc_r>
 800f6ba:	4604      	mov	r4, r0
 800f6bc:	b140      	cbz	r0, 800f6d0 <__sfmoreglue+0x28>
 800f6be:	2100      	movs	r1, #0
 800f6c0:	e9c0 1600 	strd	r1, r6, [r0]
 800f6c4:	300c      	adds	r0, #12
 800f6c6:	60a0      	str	r0, [r4, #8]
 800f6c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f6cc:	f7fd fba0 	bl	800ce10 <memset>
 800f6d0:	4620      	mov	r0, r4
 800f6d2:	bd70      	pop	{r4, r5, r6, pc}

0800f6d4 <__sfp_lock_acquire>:
 800f6d4:	4801      	ldr	r0, [pc, #4]	; (800f6dc <__sfp_lock_acquire+0x8>)
 800f6d6:	f000 b8b3 	b.w	800f840 <__retarget_lock_acquire_recursive>
 800f6da:	bf00      	nop
 800f6dc:	20000f64 	.word	0x20000f64

0800f6e0 <__sfp_lock_release>:
 800f6e0:	4801      	ldr	r0, [pc, #4]	; (800f6e8 <__sfp_lock_release+0x8>)
 800f6e2:	f000 b8ae 	b.w	800f842 <__retarget_lock_release_recursive>
 800f6e6:	bf00      	nop
 800f6e8:	20000f64 	.word	0x20000f64

0800f6ec <__sinit_lock_acquire>:
 800f6ec:	4801      	ldr	r0, [pc, #4]	; (800f6f4 <__sinit_lock_acquire+0x8>)
 800f6ee:	f000 b8a7 	b.w	800f840 <__retarget_lock_acquire_recursive>
 800f6f2:	bf00      	nop
 800f6f4:	20000f5f 	.word	0x20000f5f

0800f6f8 <__sinit_lock_release>:
 800f6f8:	4801      	ldr	r0, [pc, #4]	; (800f700 <__sinit_lock_release+0x8>)
 800f6fa:	f000 b8a2 	b.w	800f842 <__retarget_lock_release_recursive>
 800f6fe:	bf00      	nop
 800f700:	20000f5f 	.word	0x20000f5f

0800f704 <__sinit>:
 800f704:	b510      	push	{r4, lr}
 800f706:	4604      	mov	r4, r0
 800f708:	f7ff fff0 	bl	800f6ec <__sinit_lock_acquire>
 800f70c:	69a3      	ldr	r3, [r4, #24]
 800f70e:	b11b      	cbz	r3, 800f718 <__sinit+0x14>
 800f710:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f714:	f7ff bff0 	b.w	800f6f8 <__sinit_lock_release>
 800f718:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f71c:	6523      	str	r3, [r4, #80]	; 0x50
 800f71e:	4b13      	ldr	r3, [pc, #76]	; (800f76c <__sinit+0x68>)
 800f720:	4a13      	ldr	r2, [pc, #76]	; (800f770 <__sinit+0x6c>)
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	62a2      	str	r2, [r4, #40]	; 0x28
 800f726:	42a3      	cmp	r3, r4
 800f728:	bf04      	itt	eq
 800f72a:	2301      	moveq	r3, #1
 800f72c:	61a3      	streq	r3, [r4, #24]
 800f72e:	4620      	mov	r0, r4
 800f730:	f000 f820 	bl	800f774 <__sfp>
 800f734:	6060      	str	r0, [r4, #4]
 800f736:	4620      	mov	r0, r4
 800f738:	f000 f81c 	bl	800f774 <__sfp>
 800f73c:	60a0      	str	r0, [r4, #8]
 800f73e:	4620      	mov	r0, r4
 800f740:	f000 f818 	bl	800f774 <__sfp>
 800f744:	2200      	movs	r2, #0
 800f746:	60e0      	str	r0, [r4, #12]
 800f748:	2104      	movs	r1, #4
 800f74a:	6860      	ldr	r0, [r4, #4]
 800f74c:	f7ff ff82 	bl	800f654 <std>
 800f750:	68a0      	ldr	r0, [r4, #8]
 800f752:	2201      	movs	r2, #1
 800f754:	2109      	movs	r1, #9
 800f756:	f7ff ff7d 	bl	800f654 <std>
 800f75a:	68e0      	ldr	r0, [r4, #12]
 800f75c:	2202      	movs	r2, #2
 800f75e:	2112      	movs	r1, #18
 800f760:	f7ff ff78 	bl	800f654 <std>
 800f764:	2301      	movs	r3, #1
 800f766:	61a3      	str	r3, [r4, #24]
 800f768:	e7d2      	b.n	800f710 <__sinit+0xc>
 800f76a:	bf00      	nop
 800f76c:	080133d0 	.word	0x080133d0
 800f770:	0800f69d 	.word	0x0800f69d

0800f774 <__sfp>:
 800f774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f776:	4607      	mov	r7, r0
 800f778:	f7ff ffac 	bl	800f6d4 <__sfp_lock_acquire>
 800f77c:	4b1e      	ldr	r3, [pc, #120]	; (800f7f8 <__sfp+0x84>)
 800f77e:	681e      	ldr	r6, [r3, #0]
 800f780:	69b3      	ldr	r3, [r6, #24]
 800f782:	b913      	cbnz	r3, 800f78a <__sfp+0x16>
 800f784:	4630      	mov	r0, r6
 800f786:	f7ff ffbd 	bl	800f704 <__sinit>
 800f78a:	3648      	adds	r6, #72	; 0x48
 800f78c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f790:	3b01      	subs	r3, #1
 800f792:	d503      	bpl.n	800f79c <__sfp+0x28>
 800f794:	6833      	ldr	r3, [r6, #0]
 800f796:	b30b      	cbz	r3, 800f7dc <__sfp+0x68>
 800f798:	6836      	ldr	r6, [r6, #0]
 800f79a:	e7f7      	b.n	800f78c <__sfp+0x18>
 800f79c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f7a0:	b9d5      	cbnz	r5, 800f7d8 <__sfp+0x64>
 800f7a2:	4b16      	ldr	r3, [pc, #88]	; (800f7fc <__sfp+0x88>)
 800f7a4:	60e3      	str	r3, [r4, #12]
 800f7a6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f7aa:	6665      	str	r5, [r4, #100]	; 0x64
 800f7ac:	f000 f847 	bl	800f83e <__retarget_lock_init_recursive>
 800f7b0:	f7ff ff96 	bl	800f6e0 <__sfp_lock_release>
 800f7b4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f7b8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f7bc:	6025      	str	r5, [r4, #0]
 800f7be:	61a5      	str	r5, [r4, #24]
 800f7c0:	2208      	movs	r2, #8
 800f7c2:	4629      	mov	r1, r5
 800f7c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f7c8:	f7fd fb22 	bl	800ce10 <memset>
 800f7cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f7d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f7d4:	4620      	mov	r0, r4
 800f7d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f7d8:	3468      	adds	r4, #104	; 0x68
 800f7da:	e7d9      	b.n	800f790 <__sfp+0x1c>
 800f7dc:	2104      	movs	r1, #4
 800f7de:	4638      	mov	r0, r7
 800f7e0:	f7ff ff62 	bl	800f6a8 <__sfmoreglue>
 800f7e4:	4604      	mov	r4, r0
 800f7e6:	6030      	str	r0, [r6, #0]
 800f7e8:	2800      	cmp	r0, #0
 800f7ea:	d1d5      	bne.n	800f798 <__sfp+0x24>
 800f7ec:	f7ff ff78 	bl	800f6e0 <__sfp_lock_release>
 800f7f0:	230c      	movs	r3, #12
 800f7f2:	603b      	str	r3, [r7, #0]
 800f7f4:	e7ee      	b.n	800f7d4 <__sfp+0x60>
 800f7f6:	bf00      	nop
 800f7f8:	080133d0 	.word	0x080133d0
 800f7fc:	ffff0001 	.word	0xffff0001

0800f800 <_fwalk_reent>:
 800f800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f804:	4606      	mov	r6, r0
 800f806:	4688      	mov	r8, r1
 800f808:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f80c:	2700      	movs	r7, #0
 800f80e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f812:	f1b9 0901 	subs.w	r9, r9, #1
 800f816:	d505      	bpl.n	800f824 <_fwalk_reent+0x24>
 800f818:	6824      	ldr	r4, [r4, #0]
 800f81a:	2c00      	cmp	r4, #0
 800f81c:	d1f7      	bne.n	800f80e <_fwalk_reent+0xe>
 800f81e:	4638      	mov	r0, r7
 800f820:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f824:	89ab      	ldrh	r3, [r5, #12]
 800f826:	2b01      	cmp	r3, #1
 800f828:	d907      	bls.n	800f83a <_fwalk_reent+0x3a>
 800f82a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f82e:	3301      	adds	r3, #1
 800f830:	d003      	beq.n	800f83a <_fwalk_reent+0x3a>
 800f832:	4629      	mov	r1, r5
 800f834:	4630      	mov	r0, r6
 800f836:	47c0      	blx	r8
 800f838:	4307      	orrs	r7, r0
 800f83a:	3568      	adds	r5, #104	; 0x68
 800f83c:	e7e9      	b.n	800f812 <_fwalk_reent+0x12>

0800f83e <__retarget_lock_init_recursive>:
 800f83e:	4770      	bx	lr

0800f840 <__retarget_lock_acquire_recursive>:
 800f840:	4770      	bx	lr

0800f842 <__retarget_lock_release_recursive>:
 800f842:	4770      	bx	lr

0800f844 <__swhatbuf_r>:
 800f844:	b570      	push	{r4, r5, r6, lr}
 800f846:	460e      	mov	r6, r1
 800f848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f84c:	2900      	cmp	r1, #0
 800f84e:	b096      	sub	sp, #88	; 0x58
 800f850:	4614      	mov	r4, r2
 800f852:	461d      	mov	r5, r3
 800f854:	da07      	bge.n	800f866 <__swhatbuf_r+0x22>
 800f856:	2300      	movs	r3, #0
 800f858:	602b      	str	r3, [r5, #0]
 800f85a:	89b3      	ldrh	r3, [r6, #12]
 800f85c:	061a      	lsls	r2, r3, #24
 800f85e:	d410      	bmi.n	800f882 <__swhatbuf_r+0x3e>
 800f860:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f864:	e00e      	b.n	800f884 <__swhatbuf_r+0x40>
 800f866:	466a      	mov	r2, sp
 800f868:	f000 f902 	bl	800fa70 <_fstat_r>
 800f86c:	2800      	cmp	r0, #0
 800f86e:	dbf2      	blt.n	800f856 <__swhatbuf_r+0x12>
 800f870:	9a01      	ldr	r2, [sp, #4]
 800f872:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f876:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f87a:	425a      	negs	r2, r3
 800f87c:	415a      	adcs	r2, r3
 800f87e:	602a      	str	r2, [r5, #0]
 800f880:	e7ee      	b.n	800f860 <__swhatbuf_r+0x1c>
 800f882:	2340      	movs	r3, #64	; 0x40
 800f884:	2000      	movs	r0, #0
 800f886:	6023      	str	r3, [r4, #0]
 800f888:	b016      	add	sp, #88	; 0x58
 800f88a:	bd70      	pop	{r4, r5, r6, pc}

0800f88c <__smakebuf_r>:
 800f88c:	898b      	ldrh	r3, [r1, #12]
 800f88e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f890:	079d      	lsls	r5, r3, #30
 800f892:	4606      	mov	r6, r0
 800f894:	460c      	mov	r4, r1
 800f896:	d507      	bpl.n	800f8a8 <__smakebuf_r+0x1c>
 800f898:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f89c:	6023      	str	r3, [r4, #0]
 800f89e:	6123      	str	r3, [r4, #16]
 800f8a0:	2301      	movs	r3, #1
 800f8a2:	6163      	str	r3, [r4, #20]
 800f8a4:	b002      	add	sp, #8
 800f8a6:	bd70      	pop	{r4, r5, r6, pc}
 800f8a8:	ab01      	add	r3, sp, #4
 800f8aa:	466a      	mov	r2, sp
 800f8ac:	f7ff ffca 	bl	800f844 <__swhatbuf_r>
 800f8b0:	9900      	ldr	r1, [sp, #0]
 800f8b2:	4605      	mov	r5, r0
 800f8b4:	4630      	mov	r0, r6
 800f8b6:	f7ff f9a1 	bl	800ebfc <_malloc_r>
 800f8ba:	b948      	cbnz	r0, 800f8d0 <__smakebuf_r+0x44>
 800f8bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8c0:	059a      	lsls	r2, r3, #22
 800f8c2:	d4ef      	bmi.n	800f8a4 <__smakebuf_r+0x18>
 800f8c4:	f023 0303 	bic.w	r3, r3, #3
 800f8c8:	f043 0302 	orr.w	r3, r3, #2
 800f8cc:	81a3      	strh	r3, [r4, #12]
 800f8ce:	e7e3      	b.n	800f898 <__smakebuf_r+0xc>
 800f8d0:	4b0d      	ldr	r3, [pc, #52]	; (800f908 <__smakebuf_r+0x7c>)
 800f8d2:	62b3      	str	r3, [r6, #40]	; 0x28
 800f8d4:	89a3      	ldrh	r3, [r4, #12]
 800f8d6:	6020      	str	r0, [r4, #0]
 800f8d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f8dc:	81a3      	strh	r3, [r4, #12]
 800f8de:	9b00      	ldr	r3, [sp, #0]
 800f8e0:	6163      	str	r3, [r4, #20]
 800f8e2:	9b01      	ldr	r3, [sp, #4]
 800f8e4:	6120      	str	r0, [r4, #16]
 800f8e6:	b15b      	cbz	r3, 800f900 <__smakebuf_r+0x74>
 800f8e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f8ec:	4630      	mov	r0, r6
 800f8ee:	f000 f8d1 	bl	800fa94 <_isatty_r>
 800f8f2:	b128      	cbz	r0, 800f900 <__smakebuf_r+0x74>
 800f8f4:	89a3      	ldrh	r3, [r4, #12]
 800f8f6:	f023 0303 	bic.w	r3, r3, #3
 800f8fa:	f043 0301 	orr.w	r3, r3, #1
 800f8fe:	81a3      	strh	r3, [r4, #12]
 800f900:	89a0      	ldrh	r0, [r4, #12]
 800f902:	4305      	orrs	r5, r0
 800f904:	81a5      	strh	r5, [r4, #12]
 800f906:	e7cd      	b.n	800f8a4 <__smakebuf_r+0x18>
 800f908:	0800f69d 	.word	0x0800f69d

0800f90c <_malloc_usable_size_r>:
 800f90c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f910:	1f18      	subs	r0, r3, #4
 800f912:	2b00      	cmp	r3, #0
 800f914:	bfbc      	itt	lt
 800f916:	580b      	ldrlt	r3, [r1, r0]
 800f918:	18c0      	addlt	r0, r0, r3
 800f91a:	4770      	bx	lr

0800f91c <_raise_r>:
 800f91c:	291f      	cmp	r1, #31
 800f91e:	b538      	push	{r3, r4, r5, lr}
 800f920:	4604      	mov	r4, r0
 800f922:	460d      	mov	r5, r1
 800f924:	d904      	bls.n	800f930 <_raise_r+0x14>
 800f926:	2316      	movs	r3, #22
 800f928:	6003      	str	r3, [r0, #0]
 800f92a:	f04f 30ff 	mov.w	r0, #4294967295
 800f92e:	bd38      	pop	{r3, r4, r5, pc}
 800f930:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f932:	b112      	cbz	r2, 800f93a <_raise_r+0x1e>
 800f934:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f938:	b94b      	cbnz	r3, 800f94e <_raise_r+0x32>
 800f93a:	4620      	mov	r0, r4
 800f93c:	f000 f830 	bl	800f9a0 <_getpid_r>
 800f940:	462a      	mov	r2, r5
 800f942:	4601      	mov	r1, r0
 800f944:	4620      	mov	r0, r4
 800f946:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f94a:	f000 b817 	b.w	800f97c <_kill_r>
 800f94e:	2b01      	cmp	r3, #1
 800f950:	d00a      	beq.n	800f968 <_raise_r+0x4c>
 800f952:	1c59      	adds	r1, r3, #1
 800f954:	d103      	bne.n	800f95e <_raise_r+0x42>
 800f956:	2316      	movs	r3, #22
 800f958:	6003      	str	r3, [r0, #0]
 800f95a:	2001      	movs	r0, #1
 800f95c:	e7e7      	b.n	800f92e <_raise_r+0x12>
 800f95e:	2400      	movs	r4, #0
 800f960:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f964:	4628      	mov	r0, r5
 800f966:	4798      	blx	r3
 800f968:	2000      	movs	r0, #0
 800f96a:	e7e0      	b.n	800f92e <_raise_r+0x12>

0800f96c <raise>:
 800f96c:	4b02      	ldr	r3, [pc, #8]	; (800f978 <raise+0xc>)
 800f96e:	4601      	mov	r1, r0
 800f970:	6818      	ldr	r0, [r3, #0]
 800f972:	f7ff bfd3 	b.w	800f91c <_raise_r>
 800f976:	bf00      	nop
 800f978:	20000048 	.word	0x20000048

0800f97c <_kill_r>:
 800f97c:	b538      	push	{r3, r4, r5, lr}
 800f97e:	4d07      	ldr	r5, [pc, #28]	; (800f99c <_kill_r+0x20>)
 800f980:	2300      	movs	r3, #0
 800f982:	4604      	mov	r4, r0
 800f984:	4608      	mov	r0, r1
 800f986:	4611      	mov	r1, r2
 800f988:	602b      	str	r3, [r5, #0]
 800f98a:	f7f5 f85d 	bl	8004a48 <_kill>
 800f98e:	1c43      	adds	r3, r0, #1
 800f990:	d102      	bne.n	800f998 <_kill_r+0x1c>
 800f992:	682b      	ldr	r3, [r5, #0]
 800f994:	b103      	cbz	r3, 800f998 <_kill_r+0x1c>
 800f996:	6023      	str	r3, [r4, #0]
 800f998:	bd38      	pop	{r3, r4, r5, pc}
 800f99a:	bf00      	nop
 800f99c:	20000f58 	.word	0x20000f58

0800f9a0 <_getpid_r>:
 800f9a0:	f7f5 b84a 	b.w	8004a38 <_getpid>

0800f9a4 <__sread>:
 800f9a4:	b510      	push	{r4, lr}
 800f9a6:	460c      	mov	r4, r1
 800f9a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9ac:	f000 f894 	bl	800fad8 <_read_r>
 800f9b0:	2800      	cmp	r0, #0
 800f9b2:	bfab      	itete	ge
 800f9b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f9b6:	89a3      	ldrhlt	r3, [r4, #12]
 800f9b8:	181b      	addge	r3, r3, r0
 800f9ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f9be:	bfac      	ite	ge
 800f9c0:	6563      	strge	r3, [r4, #84]	; 0x54
 800f9c2:	81a3      	strhlt	r3, [r4, #12]
 800f9c4:	bd10      	pop	{r4, pc}

0800f9c6 <__swrite>:
 800f9c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9ca:	461f      	mov	r7, r3
 800f9cc:	898b      	ldrh	r3, [r1, #12]
 800f9ce:	05db      	lsls	r3, r3, #23
 800f9d0:	4605      	mov	r5, r0
 800f9d2:	460c      	mov	r4, r1
 800f9d4:	4616      	mov	r6, r2
 800f9d6:	d505      	bpl.n	800f9e4 <__swrite+0x1e>
 800f9d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9dc:	2302      	movs	r3, #2
 800f9de:	2200      	movs	r2, #0
 800f9e0:	f000 f868 	bl	800fab4 <_lseek_r>
 800f9e4:	89a3      	ldrh	r3, [r4, #12]
 800f9e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f9ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f9ee:	81a3      	strh	r3, [r4, #12]
 800f9f0:	4632      	mov	r2, r6
 800f9f2:	463b      	mov	r3, r7
 800f9f4:	4628      	mov	r0, r5
 800f9f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f9fa:	f000 b817 	b.w	800fa2c <_write_r>

0800f9fe <__sseek>:
 800f9fe:	b510      	push	{r4, lr}
 800fa00:	460c      	mov	r4, r1
 800fa02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa06:	f000 f855 	bl	800fab4 <_lseek_r>
 800fa0a:	1c43      	adds	r3, r0, #1
 800fa0c:	89a3      	ldrh	r3, [r4, #12]
 800fa0e:	bf15      	itete	ne
 800fa10:	6560      	strne	r0, [r4, #84]	; 0x54
 800fa12:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fa16:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fa1a:	81a3      	strheq	r3, [r4, #12]
 800fa1c:	bf18      	it	ne
 800fa1e:	81a3      	strhne	r3, [r4, #12]
 800fa20:	bd10      	pop	{r4, pc}

0800fa22 <__sclose>:
 800fa22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa26:	f000 b813 	b.w	800fa50 <_close_r>
	...

0800fa2c <_write_r>:
 800fa2c:	b538      	push	{r3, r4, r5, lr}
 800fa2e:	4d07      	ldr	r5, [pc, #28]	; (800fa4c <_write_r+0x20>)
 800fa30:	4604      	mov	r4, r0
 800fa32:	4608      	mov	r0, r1
 800fa34:	4611      	mov	r1, r2
 800fa36:	2200      	movs	r2, #0
 800fa38:	602a      	str	r2, [r5, #0]
 800fa3a:	461a      	mov	r2, r3
 800fa3c:	f7f5 f83b 	bl	8004ab6 <_write>
 800fa40:	1c43      	adds	r3, r0, #1
 800fa42:	d102      	bne.n	800fa4a <_write_r+0x1e>
 800fa44:	682b      	ldr	r3, [r5, #0]
 800fa46:	b103      	cbz	r3, 800fa4a <_write_r+0x1e>
 800fa48:	6023      	str	r3, [r4, #0]
 800fa4a:	bd38      	pop	{r3, r4, r5, pc}
 800fa4c:	20000f58 	.word	0x20000f58

0800fa50 <_close_r>:
 800fa50:	b538      	push	{r3, r4, r5, lr}
 800fa52:	4d06      	ldr	r5, [pc, #24]	; (800fa6c <_close_r+0x1c>)
 800fa54:	2300      	movs	r3, #0
 800fa56:	4604      	mov	r4, r0
 800fa58:	4608      	mov	r0, r1
 800fa5a:	602b      	str	r3, [r5, #0]
 800fa5c:	f7f5 f847 	bl	8004aee <_close>
 800fa60:	1c43      	adds	r3, r0, #1
 800fa62:	d102      	bne.n	800fa6a <_close_r+0x1a>
 800fa64:	682b      	ldr	r3, [r5, #0]
 800fa66:	b103      	cbz	r3, 800fa6a <_close_r+0x1a>
 800fa68:	6023      	str	r3, [r4, #0]
 800fa6a:	bd38      	pop	{r3, r4, r5, pc}
 800fa6c:	20000f58 	.word	0x20000f58

0800fa70 <_fstat_r>:
 800fa70:	b538      	push	{r3, r4, r5, lr}
 800fa72:	4d07      	ldr	r5, [pc, #28]	; (800fa90 <_fstat_r+0x20>)
 800fa74:	2300      	movs	r3, #0
 800fa76:	4604      	mov	r4, r0
 800fa78:	4608      	mov	r0, r1
 800fa7a:	4611      	mov	r1, r2
 800fa7c:	602b      	str	r3, [r5, #0]
 800fa7e:	f7f5 f842 	bl	8004b06 <_fstat>
 800fa82:	1c43      	adds	r3, r0, #1
 800fa84:	d102      	bne.n	800fa8c <_fstat_r+0x1c>
 800fa86:	682b      	ldr	r3, [r5, #0]
 800fa88:	b103      	cbz	r3, 800fa8c <_fstat_r+0x1c>
 800fa8a:	6023      	str	r3, [r4, #0]
 800fa8c:	bd38      	pop	{r3, r4, r5, pc}
 800fa8e:	bf00      	nop
 800fa90:	20000f58 	.word	0x20000f58

0800fa94 <_isatty_r>:
 800fa94:	b538      	push	{r3, r4, r5, lr}
 800fa96:	4d06      	ldr	r5, [pc, #24]	; (800fab0 <_isatty_r+0x1c>)
 800fa98:	2300      	movs	r3, #0
 800fa9a:	4604      	mov	r4, r0
 800fa9c:	4608      	mov	r0, r1
 800fa9e:	602b      	str	r3, [r5, #0]
 800faa0:	f7f5 f841 	bl	8004b26 <_isatty>
 800faa4:	1c43      	adds	r3, r0, #1
 800faa6:	d102      	bne.n	800faae <_isatty_r+0x1a>
 800faa8:	682b      	ldr	r3, [r5, #0]
 800faaa:	b103      	cbz	r3, 800faae <_isatty_r+0x1a>
 800faac:	6023      	str	r3, [r4, #0]
 800faae:	bd38      	pop	{r3, r4, r5, pc}
 800fab0:	20000f58 	.word	0x20000f58

0800fab4 <_lseek_r>:
 800fab4:	b538      	push	{r3, r4, r5, lr}
 800fab6:	4d07      	ldr	r5, [pc, #28]	; (800fad4 <_lseek_r+0x20>)
 800fab8:	4604      	mov	r4, r0
 800faba:	4608      	mov	r0, r1
 800fabc:	4611      	mov	r1, r2
 800fabe:	2200      	movs	r2, #0
 800fac0:	602a      	str	r2, [r5, #0]
 800fac2:	461a      	mov	r2, r3
 800fac4:	f7f5 f83a 	bl	8004b3c <_lseek>
 800fac8:	1c43      	adds	r3, r0, #1
 800faca:	d102      	bne.n	800fad2 <_lseek_r+0x1e>
 800facc:	682b      	ldr	r3, [r5, #0]
 800face:	b103      	cbz	r3, 800fad2 <_lseek_r+0x1e>
 800fad0:	6023      	str	r3, [r4, #0]
 800fad2:	bd38      	pop	{r3, r4, r5, pc}
 800fad4:	20000f58 	.word	0x20000f58

0800fad8 <_read_r>:
 800fad8:	b538      	push	{r3, r4, r5, lr}
 800fada:	4d07      	ldr	r5, [pc, #28]	; (800faf8 <_read_r+0x20>)
 800fadc:	4604      	mov	r4, r0
 800fade:	4608      	mov	r0, r1
 800fae0:	4611      	mov	r1, r2
 800fae2:	2200      	movs	r2, #0
 800fae4:	602a      	str	r2, [r5, #0]
 800fae6:	461a      	mov	r2, r3
 800fae8:	f7f4 ffc8 	bl	8004a7c <_read>
 800faec:	1c43      	adds	r3, r0, #1
 800faee:	d102      	bne.n	800faf6 <_read_r+0x1e>
 800faf0:	682b      	ldr	r3, [r5, #0]
 800faf2:	b103      	cbz	r3, 800faf6 <_read_r+0x1e>
 800faf4:	6023      	str	r3, [r4, #0]
 800faf6:	bd38      	pop	{r3, r4, r5, pc}
 800faf8:	20000f58 	.word	0x20000f58
 800fafc:	00000000 	.word	0x00000000

0800fb00 <atan>:
 800fb00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb04:	ec55 4b10 	vmov	r4, r5, d0
 800fb08:	4bc3      	ldr	r3, [pc, #780]	; (800fe18 <atan+0x318>)
 800fb0a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800fb0e:	429e      	cmp	r6, r3
 800fb10:	46ab      	mov	fp, r5
 800fb12:	dd18      	ble.n	800fb46 <atan+0x46>
 800fb14:	4bc1      	ldr	r3, [pc, #772]	; (800fe1c <atan+0x31c>)
 800fb16:	429e      	cmp	r6, r3
 800fb18:	dc01      	bgt.n	800fb1e <atan+0x1e>
 800fb1a:	d109      	bne.n	800fb30 <atan+0x30>
 800fb1c:	b144      	cbz	r4, 800fb30 <atan+0x30>
 800fb1e:	4622      	mov	r2, r4
 800fb20:	462b      	mov	r3, r5
 800fb22:	4620      	mov	r0, r4
 800fb24:	4629      	mov	r1, r5
 800fb26:	f7f3 f981 	bl	8002e2c <__adddf3>
 800fb2a:	4604      	mov	r4, r0
 800fb2c:	460d      	mov	r5, r1
 800fb2e:	e006      	b.n	800fb3e <atan+0x3e>
 800fb30:	f1bb 0f00 	cmp.w	fp, #0
 800fb34:	f300 8131 	bgt.w	800fd9a <atan+0x29a>
 800fb38:	a59b      	add	r5, pc, #620	; (adr r5, 800fda8 <atan+0x2a8>)
 800fb3a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800fb3e:	ec45 4b10 	vmov	d0, r4, r5
 800fb42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb46:	4bb6      	ldr	r3, [pc, #728]	; (800fe20 <atan+0x320>)
 800fb48:	429e      	cmp	r6, r3
 800fb4a:	dc14      	bgt.n	800fb76 <atan+0x76>
 800fb4c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800fb50:	429e      	cmp	r6, r3
 800fb52:	dc0d      	bgt.n	800fb70 <atan+0x70>
 800fb54:	a396      	add	r3, pc, #600	; (adr r3, 800fdb0 <atan+0x2b0>)
 800fb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb5a:	ee10 0a10 	vmov	r0, s0
 800fb5e:	4629      	mov	r1, r5
 800fb60:	f7f3 f964 	bl	8002e2c <__adddf3>
 800fb64:	4baf      	ldr	r3, [pc, #700]	; (800fe24 <atan+0x324>)
 800fb66:	2200      	movs	r2, #0
 800fb68:	f7f3 fda6 	bl	80036b8 <__aeabi_dcmpgt>
 800fb6c:	2800      	cmp	r0, #0
 800fb6e:	d1e6      	bne.n	800fb3e <atan+0x3e>
 800fb70:	f04f 3aff 	mov.w	sl, #4294967295
 800fb74:	e02b      	b.n	800fbce <atan+0xce>
 800fb76:	f000 f963 	bl	800fe40 <fabs>
 800fb7a:	4bab      	ldr	r3, [pc, #684]	; (800fe28 <atan+0x328>)
 800fb7c:	429e      	cmp	r6, r3
 800fb7e:	ec55 4b10 	vmov	r4, r5, d0
 800fb82:	f300 80bf 	bgt.w	800fd04 <atan+0x204>
 800fb86:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800fb8a:	429e      	cmp	r6, r3
 800fb8c:	f300 80a0 	bgt.w	800fcd0 <atan+0x1d0>
 800fb90:	ee10 2a10 	vmov	r2, s0
 800fb94:	ee10 0a10 	vmov	r0, s0
 800fb98:	462b      	mov	r3, r5
 800fb9a:	4629      	mov	r1, r5
 800fb9c:	f7f3 f946 	bl	8002e2c <__adddf3>
 800fba0:	4ba0      	ldr	r3, [pc, #640]	; (800fe24 <atan+0x324>)
 800fba2:	2200      	movs	r2, #0
 800fba4:	f7f3 f940 	bl	8002e28 <__aeabi_dsub>
 800fba8:	2200      	movs	r2, #0
 800fbaa:	4606      	mov	r6, r0
 800fbac:	460f      	mov	r7, r1
 800fbae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800fbb2:	4620      	mov	r0, r4
 800fbb4:	4629      	mov	r1, r5
 800fbb6:	f7f3 f939 	bl	8002e2c <__adddf3>
 800fbba:	4602      	mov	r2, r0
 800fbbc:	460b      	mov	r3, r1
 800fbbe:	4630      	mov	r0, r6
 800fbc0:	4639      	mov	r1, r7
 800fbc2:	f7f3 fc13 	bl	80033ec <__aeabi_ddiv>
 800fbc6:	f04f 0a00 	mov.w	sl, #0
 800fbca:	4604      	mov	r4, r0
 800fbcc:	460d      	mov	r5, r1
 800fbce:	4622      	mov	r2, r4
 800fbd0:	462b      	mov	r3, r5
 800fbd2:	4620      	mov	r0, r4
 800fbd4:	4629      	mov	r1, r5
 800fbd6:	f7f3 fadf 	bl	8003198 <__aeabi_dmul>
 800fbda:	4602      	mov	r2, r0
 800fbdc:	460b      	mov	r3, r1
 800fbde:	4680      	mov	r8, r0
 800fbe0:	4689      	mov	r9, r1
 800fbe2:	f7f3 fad9 	bl	8003198 <__aeabi_dmul>
 800fbe6:	a374      	add	r3, pc, #464	; (adr r3, 800fdb8 <atan+0x2b8>)
 800fbe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbec:	4606      	mov	r6, r0
 800fbee:	460f      	mov	r7, r1
 800fbf0:	f7f3 fad2 	bl	8003198 <__aeabi_dmul>
 800fbf4:	a372      	add	r3, pc, #456	; (adr r3, 800fdc0 <atan+0x2c0>)
 800fbf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbfa:	f7f3 f917 	bl	8002e2c <__adddf3>
 800fbfe:	4632      	mov	r2, r6
 800fc00:	463b      	mov	r3, r7
 800fc02:	f7f3 fac9 	bl	8003198 <__aeabi_dmul>
 800fc06:	a370      	add	r3, pc, #448	; (adr r3, 800fdc8 <atan+0x2c8>)
 800fc08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc0c:	f7f3 f90e 	bl	8002e2c <__adddf3>
 800fc10:	4632      	mov	r2, r6
 800fc12:	463b      	mov	r3, r7
 800fc14:	f7f3 fac0 	bl	8003198 <__aeabi_dmul>
 800fc18:	a36d      	add	r3, pc, #436	; (adr r3, 800fdd0 <atan+0x2d0>)
 800fc1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc1e:	f7f3 f905 	bl	8002e2c <__adddf3>
 800fc22:	4632      	mov	r2, r6
 800fc24:	463b      	mov	r3, r7
 800fc26:	f7f3 fab7 	bl	8003198 <__aeabi_dmul>
 800fc2a:	a36b      	add	r3, pc, #428	; (adr r3, 800fdd8 <atan+0x2d8>)
 800fc2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc30:	f7f3 f8fc 	bl	8002e2c <__adddf3>
 800fc34:	4632      	mov	r2, r6
 800fc36:	463b      	mov	r3, r7
 800fc38:	f7f3 faae 	bl	8003198 <__aeabi_dmul>
 800fc3c:	a368      	add	r3, pc, #416	; (adr r3, 800fde0 <atan+0x2e0>)
 800fc3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc42:	f7f3 f8f3 	bl	8002e2c <__adddf3>
 800fc46:	4642      	mov	r2, r8
 800fc48:	464b      	mov	r3, r9
 800fc4a:	f7f3 faa5 	bl	8003198 <__aeabi_dmul>
 800fc4e:	a366      	add	r3, pc, #408	; (adr r3, 800fde8 <atan+0x2e8>)
 800fc50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc54:	4680      	mov	r8, r0
 800fc56:	4689      	mov	r9, r1
 800fc58:	4630      	mov	r0, r6
 800fc5a:	4639      	mov	r1, r7
 800fc5c:	f7f3 fa9c 	bl	8003198 <__aeabi_dmul>
 800fc60:	a363      	add	r3, pc, #396	; (adr r3, 800fdf0 <atan+0x2f0>)
 800fc62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc66:	f7f3 f8df 	bl	8002e28 <__aeabi_dsub>
 800fc6a:	4632      	mov	r2, r6
 800fc6c:	463b      	mov	r3, r7
 800fc6e:	f7f3 fa93 	bl	8003198 <__aeabi_dmul>
 800fc72:	a361      	add	r3, pc, #388	; (adr r3, 800fdf8 <atan+0x2f8>)
 800fc74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc78:	f7f3 f8d6 	bl	8002e28 <__aeabi_dsub>
 800fc7c:	4632      	mov	r2, r6
 800fc7e:	463b      	mov	r3, r7
 800fc80:	f7f3 fa8a 	bl	8003198 <__aeabi_dmul>
 800fc84:	a35e      	add	r3, pc, #376	; (adr r3, 800fe00 <atan+0x300>)
 800fc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc8a:	f7f3 f8cd 	bl	8002e28 <__aeabi_dsub>
 800fc8e:	4632      	mov	r2, r6
 800fc90:	463b      	mov	r3, r7
 800fc92:	f7f3 fa81 	bl	8003198 <__aeabi_dmul>
 800fc96:	a35c      	add	r3, pc, #368	; (adr r3, 800fe08 <atan+0x308>)
 800fc98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc9c:	f7f3 f8c4 	bl	8002e28 <__aeabi_dsub>
 800fca0:	4632      	mov	r2, r6
 800fca2:	463b      	mov	r3, r7
 800fca4:	f7f3 fa78 	bl	8003198 <__aeabi_dmul>
 800fca8:	4602      	mov	r2, r0
 800fcaa:	460b      	mov	r3, r1
 800fcac:	4640      	mov	r0, r8
 800fcae:	4649      	mov	r1, r9
 800fcb0:	f7f3 f8bc 	bl	8002e2c <__adddf3>
 800fcb4:	4622      	mov	r2, r4
 800fcb6:	462b      	mov	r3, r5
 800fcb8:	f7f3 fa6e 	bl	8003198 <__aeabi_dmul>
 800fcbc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800fcc0:	4602      	mov	r2, r0
 800fcc2:	460b      	mov	r3, r1
 800fcc4:	d14b      	bne.n	800fd5e <atan+0x25e>
 800fcc6:	4620      	mov	r0, r4
 800fcc8:	4629      	mov	r1, r5
 800fcca:	f7f3 f8ad 	bl	8002e28 <__aeabi_dsub>
 800fcce:	e72c      	b.n	800fb2a <atan+0x2a>
 800fcd0:	ee10 0a10 	vmov	r0, s0
 800fcd4:	4b53      	ldr	r3, [pc, #332]	; (800fe24 <atan+0x324>)
 800fcd6:	2200      	movs	r2, #0
 800fcd8:	4629      	mov	r1, r5
 800fcda:	f7f3 f8a5 	bl	8002e28 <__aeabi_dsub>
 800fcde:	4b51      	ldr	r3, [pc, #324]	; (800fe24 <atan+0x324>)
 800fce0:	4606      	mov	r6, r0
 800fce2:	460f      	mov	r7, r1
 800fce4:	2200      	movs	r2, #0
 800fce6:	4620      	mov	r0, r4
 800fce8:	4629      	mov	r1, r5
 800fcea:	f7f3 f89f 	bl	8002e2c <__adddf3>
 800fcee:	4602      	mov	r2, r0
 800fcf0:	460b      	mov	r3, r1
 800fcf2:	4630      	mov	r0, r6
 800fcf4:	4639      	mov	r1, r7
 800fcf6:	f7f3 fb79 	bl	80033ec <__aeabi_ddiv>
 800fcfa:	f04f 0a01 	mov.w	sl, #1
 800fcfe:	4604      	mov	r4, r0
 800fd00:	460d      	mov	r5, r1
 800fd02:	e764      	b.n	800fbce <atan+0xce>
 800fd04:	4b49      	ldr	r3, [pc, #292]	; (800fe2c <atan+0x32c>)
 800fd06:	429e      	cmp	r6, r3
 800fd08:	da1d      	bge.n	800fd46 <atan+0x246>
 800fd0a:	ee10 0a10 	vmov	r0, s0
 800fd0e:	4b48      	ldr	r3, [pc, #288]	; (800fe30 <atan+0x330>)
 800fd10:	2200      	movs	r2, #0
 800fd12:	4629      	mov	r1, r5
 800fd14:	f7f3 f888 	bl	8002e28 <__aeabi_dsub>
 800fd18:	4b45      	ldr	r3, [pc, #276]	; (800fe30 <atan+0x330>)
 800fd1a:	4606      	mov	r6, r0
 800fd1c:	460f      	mov	r7, r1
 800fd1e:	2200      	movs	r2, #0
 800fd20:	4620      	mov	r0, r4
 800fd22:	4629      	mov	r1, r5
 800fd24:	f7f3 fa38 	bl	8003198 <__aeabi_dmul>
 800fd28:	4b3e      	ldr	r3, [pc, #248]	; (800fe24 <atan+0x324>)
 800fd2a:	2200      	movs	r2, #0
 800fd2c:	f7f3 f87e 	bl	8002e2c <__adddf3>
 800fd30:	4602      	mov	r2, r0
 800fd32:	460b      	mov	r3, r1
 800fd34:	4630      	mov	r0, r6
 800fd36:	4639      	mov	r1, r7
 800fd38:	f7f3 fb58 	bl	80033ec <__aeabi_ddiv>
 800fd3c:	f04f 0a02 	mov.w	sl, #2
 800fd40:	4604      	mov	r4, r0
 800fd42:	460d      	mov	r5, r1
 800fd44:	e743      	b.n	800fbce <atan+0xce>
 800fd46:	462b      	mov	r3, r5
 800fd48:	ee10 2a10 	vmov	r2, s0
 800fd4c:	4939      	ldr	r1, [pc, #228]	; (800fe34 <atan+0x334>)
 800fd4e:	2000      	movs	r0, #0
 800fd50:	f7f3 fb4c 	bl	80033ec <__aeabi_ddiv>
 800fd54:	f04f 0a03 	mov.w	sl, #3
 800fd58:	4604      	mov	r4, r0
 800fd5a:	460d      	mov	r5, r1
 800fd5c:	e737      	b.n	800fbce <atan+0xce>
 800fd5e:	4b36      	ldr	r3, [pc, #216]	; (800fe38 <atan+0x338>)
 800fd60:	4e36      	ldr	r6, [pc, #216]	; (800fe3c <atan+0x33c>)
 800fd62:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800fd66:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800fd6a:	e9da 2300 	ldrd	r2, r3, [sl]
 800fd6e:	f7f3 f85b 	bl	8002e28 <__aeabi_dsub>
 800fd72:	4622      	mov	r2, r4
 800fd74:	462b      	mov	r3, r5
 800fd76:	f7f3 f857 	bl	8002e28 <__aeabi_dsub>
 800fd7a:	4602      	mov	r2, r0
 800fd7c:	460b      	mov	r3, r1
 800fd7e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800fd82:	f7f3 f851 	bl	8002e28 <__aeabi_dsub>
 800fd86:	f1bb 0f00 	cmp.w	fp, #0
 800fd8a:	4604      	mov	r4, r0
 800fd8c:	460d      	mov	r5, r1
 800fd8e:	f6bf aed6 	bge.w	800fb3e <atan+0x3e>
 800fd92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fd96:	461d      	mov	r5, r3
 800fd98:	e6d1      	b.n	800fb3e <atan+0x3e>
 800fd9a:	a51d      	add	r5, pc, #116	; (adr r5, 800fe10 <atan+0x310>)
 800fd9c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800fda0:	e6cd      	b.n	800fb3e <atan+0x3e>
 800fda2:	bf00      	nop
 800fda4:	f3af 8000 	nop.w
 800fda8:	54442d18 	.word	0x54442d18
 800fdac:	bff921fb 	.word	0xbff921fb
 800fdb0:	8800759c 	.word	0x8800759c
 800fdb4:	7e37e43c 	.word	0x7e37e43c
 800fdb8:	e322da11 	.word	0xe322da11
 800fdbc:	3f90ad3a 	.word	0x3f90ad3a
 800fdc0:	24760deb 	.word	0x24760deb
 800fdc4:	3fa97b4b 	.word	0x3fa97b4b
 800fdc8:	a0d03d51 	.word	0xa0d03d51
 800fdcc:	3fb10d66 	.word	0x3fb10d66
 800fdd0:	c54c206e 	.word	0xc54c206e
 800fdd4:	3fb745cd 	.word	0x3fb745cd
 800fdd8:	920083ff 	.word	0x920083ff
 800fddc:	3fc24924 	.word	0x3fc24924
 800fde0:	5555550d 	.word	0x5555550d
 800fde4:	3fd55555 	.word	0x3fd55555
 800fde8:	2c6a6c2f 	.word	0x2c6a6c2f
 800fdec:	bfa2b444 	.word	0xbfa2b444
 800fdf0:	52defd9a 	.word	0x52defd9a
 800fdf4:	3fadde2d 	.word	0x3fadde2d
 800fdf8:	af749a6d 	.word	0xaf749a6d
 800fdfc:	3fb3b0f2 	.word	0x3fb3b0f2
 800fe00:	fe231671 	.word	0xfe231671
 800fe04:	3fbc71c6 	.word	0x3fbc71c6
 800fe08:	9998ebc4 	.word	0x9998ebc4
 800fe0c:	3fc99999 	.word	0x3fc99999
 800fe10:	54442d18 	.word	0x54442d18
 800fe14:	3ff921fb 	.word	0x3ff921fb
 800fe18:	440fffff 	.word	0x440fffff
 800fe1c:	7ff00000 	.word	0x7ff00000
 800fe20:	3fdbffff 	.word	0x3fdbffff
 800fe24:	3ff00000 	.word	0x3ff00000
 800fe28:	3ff2ffff 	.word	0x3ff2ffff
 800fe2c:	40038000 	.word	0x40038000
 800fe30:	3ff80000 	.word	0x3ff80000
 800fe34:	bff00000 	.word	0xbff00000
 800fe38:	080137d8 	.word	0x080137d8
 800fe3c:	080137b8 	.word	0x080137b8

0800fe40 <fabs>:
 800fe40:	ec51 0b10 	vmov	r0, r1, d0
 800fe44:	ee10 2a10 	vmov	r2, s0
 800fe48:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fe4c:	ec43 2b10 	vmov	d0, r2, r3
 800fe50:	4770      	bx	lr
	...

0800fe54 <cosf>:
 800fe54:	ee10 3a10 	vmov	r3, s0
 800fe58:	b507      	push	{r0, r1, r2, lr}
 800fe5a:	4a1c      	ldr	r2, [pc, #112]	; (800fecc <cosf+0x78>)
 800fe5c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fe60:	4293      	cmp	r3, r2
 800fe62:	dc04      	bgt.n	800fe6e <cosf+0x1a>
 800fe64:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800fed0 <cosf+0x7c>
 800fe68:	f001 fd4a 	bl	8011900 <__kernel_cosf>
 800fe6c:	e004      	b.n	800fe78 <cosf+0x24>
 800fe6e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800fe72:	db04      	blt.n	800fe7e <cosf+0x2a>
 800fe74:	ee30 0a40 	vsub.f32	s0, s0, s0
 800fe78:	b003      	add	sp, #12
 800fe7a:	f85d fb04 	ldr.w	pc, [sp], #4
 800fe7e:	4668      	mov	r0, sp
 800fe80:	f001 fbfe 	bl	8011680 <__ieee754_rem_pio2f>
 800fe84:	f000 0003 	and.w	r0, r0, #3
 800fe88:	2801      	cmp	r0, #1
 800fe8a:	d007      	beq.n	800fe9c <cosf+0x48>
 800fe8c:	2802      	cmp	r0, #2
 800fe8e:	d00e      	beq.n	800feae <cosf+0x5a>
 800fe90:	b9a0      	cbnz	r0, 800febc <cosf+0x68>
 800fe92:	eddd 0a01 	vldr	s1, [sp, #4]
 800fe96:	ed9d 0a00 	vldr	s0, [sp]
 800fe9a:	e7e5      	b.n	800fe68 <cosf+0x14>
 800fe9c:	eddd 0a01 	vldr	s1, [sp, #4]
 800fea0:	ed9d 0a00 	vldr	s0, [sp]
 800fea4:	f002 f816 	bl	8011ed4 <__kernel_sinf>
 800fea8:	eeb1 0a40 	vneg.f32	s0, s0
 800feac:	e7e4      	b.n	800fe78 <cosf+0x24>
 800feae:	eddd 0a01 	vldr	s1, [sp, #4]
 800feb2:	ed9d 0a00 	vldr	s0, [sp]
 800feb6:	f001 fd23 	bl	8011900 <__kernel_cosf>
 800feba:	e7f5      	b.n	800fea8 <cosf+0x54>
 800febc:	eddd 0a01 	vldr	s1, [sp, #4]
 800fec0:	ed9d 0a00 	vldr	s0, [sp]
 800fec4:	2001      	movs	r0, #1
 800fec6:	f002 f805 	bl	8011ed4 <__kernel_sinf>
 800feca:	e7d5      	b.n	800fe78 <cosf+0x24>
 800fecc:	3f490fd8 	.word	0x3f490fd8
 800fed0:	00000000 	.word	0x00000000

0800fed4 <sinf>:
 800fed4:	ee10 3a10 	vmov	r3, s0
 800fed8:	b507      	push	{r0, r1, r2, lr}
 800feda:	4a1d      	ldr	r2, [pc, #116]	; (800ff50 <sinf+0x7c>)
 800fedc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fee0:	4293      	cmp	r3, r2
 800fee2:	dc05      	bgt.n	800fef0 <sinf+0x1c>
 800fee4:	eddf 0a1b 	vldr	s1, [pc, #108]	; 800ff54 <sinf+0x80>
 800fee8:	2000      	movs	r0, #0
 800feea:	f001 fff3 	bl	8011ed4 <__kernel_sinf>
 800feee:	e004      	b.n	800fefa <sinf+0x26>
 800fef0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800fef4:	db04      	blt.n	800ff00 <sinf+0x2c>
 800fef6:	ee30 0a40 	vsub.f32	s0, s0, s0
 800fefa:	b003      	add	sp, #12
 800fefc:	f85d fb04 	ldr.w	pc, [sp], #4
 800ff00:	4668      	mov	r0, sp
 800ff02:	f001 fbbd 	bl	8011680 <__ieee754_rem_pio2f>
 800ff06:	f000 0003 	and.w	r0, r0, #3
 800ff0a:	2801      	cmp	r0, #1
 800ff0c:	d008      	beq.n	800ff20 <sinf+0x4c>
 800ff0e:	2802      	cmp	r0, #2
 800ff10:	d00d      	beq.n	800ff2e <sinf+0x5a>
 800ff12:	b9b0      	cbnz	r0, 800ff42 <sinf+0x6e>
 800ff14:	eddd 0a01 	vldr	s1, [sp, #4]
 800ff18:	ed9d 0a00 	vldr	s0, [sp]
 800ff1c:	2001      	movs	r0, #1
 800ff1e:	e7e4      	b.n	800feea <sinf+0x16>
 800ff20:	eddd 0a01 	vldr	s1, [sp, #4]
 800ff24:	ed9d 0a00 	vldr	s0, [sp]
 800ff28:	f001 fcea 	bl	8011900 <__kernel_cosf>
 800ff2c:	e7e5      	b.n	800fefa <sinf+0x26>
 800ff2e:	eddd 0a01 	vldr	s1, [sp, #4]
 800ff32:	ed9d 0a00 	vldr	s0, [sp]
 800ff36:	2001      	movs	r0, #1
 800ff38:	f001 ffcc 	bl	8011ed4 <__kernel_sinf>
 800ff3c:	eeb1 0a40 	vneg.f32	s0, s0
 800ff40:	e7db      	b.n	800fefa <sinf+0x26>
 800ff42:	eddd 0a01 	vldr	s1, [sp, #4]
 800ff46:	ed9d 0a00 	vldr	s0, [sp]
 800ff4a:	f001 fcd9 	bl	8011900 <__kernel_cosf>
 800ff4e:	e7f5      	b.n	800ff3c <sinf+0x68>
 800ff50:	3f490fd8 	.word	0x3f490fd8
 800ff54:	00000000 	.word	0x00000000

0800ff58 <asin>:
 800ff58:	b538      	push	{r3, r4, r5, lr}
 800ff5a:	ed2d 8b02 	vpush	{d8}
 800ff5e:	ec55 4b10 	vmov	r4, r5, d0
 800ff62:	f000 f93d 	bl	80101e0 <__ieee754_asin>
 800ff66:	4b16      	ldr	r3, [pc, #88]	; (800ffc0 <asin+0x68>)
 800ff68:	eeb0 8a40 	vmov.f32	s16, s0
 800ff6c:	eef0 8a60 	vmov.f32	s17, s1
 800ff70:	f993 3000 	ldrsb.w	r3, [r3]
 800ff74:	3301      	adds	r3, #1
 800ff76:	d01c      	beq.n	800ffb2 <asin+0x5a>
 800ff78:	4622      	mov	r2, r4
 800ff7a:	462b      	mov	r3, r5
 800ff7c:	4620      	mov	r0, r4
 800ff7e:	4629      	mov	r1, r5
 800ff80:	f7f3 fba4 	bl	80036cc <__aeabi_dcmpun>
 800ff84:	b9a8      	cbnz	r0, 800ffb2 <asin+0x5a>
 800ff86:	ec45 4b10 	vmov	d0, r4, r5
 800ff8a:	f7ff ff59 	bl	800fe40 <fabs>
 800ff8e:	4b0d      	ldr	r3, [pc, #52]	; (800ffc4 <asin+0x6c>)
 800ff90:	ec51 0b10 	vmov	r0, r1, d0
 800ff94:	2200      	movs	r2, #0
 800ff96:	f7f3 fb8f 	bl	80036b8 <__aeabi_dcmpgt>
 800ff9a:	b150      	cbz	r0, 800ffb2 <asin+0x5a>
 800ff9c:	f7fc fed8 	bl	800cd50 <__errno>
 800ffa0:	ecbd 8b02 	vpop	{d8}
 800ffa4:	2321      	movs	r3, #33	; 0x21
 800ffa6:	6003      	str	r3, [r0, #0]
 800ffa8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ffac:	4806      	ldr	r0, [pc, #24]	; (800ffc8 <asin+0x70>)
 800ffae:	f001 bfe7 	b.w	8011f80 <nan>
 800ffb2:	eeb0 0a48 	vmov.f32	s0, s16
 800ffb6:	eef0 0a68 	vmov.f32	s1, s17
 800ffba:	ecbd 8b02 	vpop	{d8}
 800ffbe:	bd38      	pop	{r3, r4, r5, pc}
 800ffc0:	20000218 	.word	0x20000218
 800ffc4:	3ff00000 	.word	0x3ff00000
 800ffc8:	08013648 	.word	0x08013648

0800ffcc <atan2>:
 800ffcc:	f000 bb1c 	b.w	8010608 <__ieee754_atan2>

0800ffd0 <pow>:
 800ffd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ffd4:	ec59 8b10 	vmov	r8, r9, d0
 800ffd8:	ec57 6b11 	vmov	r6, r7, d1
 800ffdc:	f000 fbe0 	bl	80107a0 <__ieee754_pow>
 800ffe0:	4b4e      	ldr	r3, [pc, #312]	; (801011c <pow+0x14c>)
 800ffe2:	f993 3000 	ldrsb.w	r3, [r3]
 800ffe6:	3301      	adds	r3, #1
 800ffe8:	ec55 4b10 	vmov	r4, r5, d0
 800ffec:	d015      	beq.n	801001a <pow+0x4a>
 800ffee:	4632      	mov	r2, r6
 800fff0:	463b      	mov	r3, r7
 800fff2:	4630      	mov	r0, r6
 800fff4:	4639      	mov	r1, r7
 800fff6:	f7f3 fb69 	bl	80036cc <__aeabi_dcmpun>
 800fffa:	b970      	cbnz	r0, 801001a <pow+0x4a>
 800fffc:	4642      	mov	r2, r8
 800fffe:	464b      	mov	r3, r9
 8010000:	4640      	mov	r0, r8
 8010002:	4649      	mov	r1, r9
 8010004:	f7f3 fb62 	bl	80036cc <__aeabi_dcmpun>
 8010008:	2200      	movs	r2, #0
 801000a:	2300      	movs	r3, #0
 801000c:	b148      	cbz	r0, 8010022 <pow+0x52>
 801000e:	4630      	mov	r0, r6
 8010010:	4639      	mov	r1, r7
 8010012:	f7f3 fb29 	bl	8003668 <__aeabi_dcmpeq>
 8010016:	2800      	cmp	r0, #0
 8010018:	d17d      	bne.n	8010116 <pow+0x146>
 801001a:	ec45 4b10 	vmov	d0, r4, r5
 801001e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010022:	4640      	mov	r0, r8
 8010024:	4649      	mov	r1, r9
 8010026:	f7f3 fb1f 	bl	8003668 <__aeabi_dcmpeq>
 801002a:	b1e0      	cbz	r0, 8010066 <pow+0x96>
 801002c:	2200      	movs	r2, #0
 801002e:	2300      	movs	r3, #0
 8010030:	4630      	mov	r0, r6
 8010032:	4639      	mov	r1, r7
 8010034:	f7f3 fb18 	bl	8003668 <__aeabi_dcmpeq>
 8010038:	2800      	cmp	r0, #0
 801003a:	d16c      	bne.n	8010116 <pow+0x146>
 801003c:	ec47 6b10 	vmov	d0, r6, r7
 8010040:	f001 ff90 	bl	8011f64 <finite>
 8010044:	2800      	cmp	r0, #0
 8010046:	d0e8      	beq.n	801001a <pow+0x4a>
 8010048:	2200      	movs	r2, #0
 801004a:	2300      	movs	r3, #0
 801004c:	4630      	mov	r0, r6
 801004e:	4639      	mov	r1, r7
 8010050:	f7f3 fb14 	bl	800367c <__aeabi_dcmplt>
 8010054:	2800      	cmp	r0, #0
 8010056:	d0e0      	beq.n	801001a <pow+0x4a>
 8010058:	f7fc fe7a 	bl	800cd50 <__errno>
 801005c:	2321      	movs	r3, #33	; 0x21
 801005e:	6003      	str	r3, [r0, #0]
 8010060:	2400      	movs	r4, #0
 8010062:	4d2f      	ldr	r5, [pc, #188]	; (8010120 <pow+0x150>)
 8010064:	e7d9      	b.n	801001a <pow+0x4a>
 8010066:	ec45 4b10 	vmov	d0, r4, r5
 801006a:	f001 ff7b 	bl	8011f64 <finite>
 801006e:	bbb8      	cbnz	r0, 80100e0 <pow+0x110>
 8010070:	ec49 8b10 	vmov	d0, r8, r9
 8010074:	f001 ff76 	bl	8011f64 <finite>
 8010078:	b390      	cbz	r0, 80100e0 <pow+0x110>
 801007a:	ec47 6b10 	vmov	d0, r6, r7
 801007e:	f001 ff71 	bl	8011f64 <finite>
 8010082:	b368      	cbz	r0, 80100e0 <pow+0x110>
 8010084:	4622      	mov	r2, r4
 8010086:	462b      	mov	r3, r5
 8010088:	4620      	mov	r0, r4
 801008a:	4629      	mov	r1, r5
 801008c:	f7f3 fb1e 	bl	80036cc <__aeabi_dcmpun>
 8010090:	b160      	cbz	r0, 80100ac <pow+0xdc>
 8010092:	f7fc fe5d 	bl	800cd50 <__errno>
 8010096:	2321      	movs	r3, #33	; 0x21
 8010098:	6003      	str	r3, [r0, #0]
 801009a:	2200      	movs	r2, #0
 801009c:	2300      	movs	r3, #0
 801009e:	4610      	mov	r0, r2
 80100a0:	4619      	mov	r1, r3
 80100a2:	f7f3 f9a3 	bl	80033ec <__aeabi_ddiv>
 80100a6:	4604      	mov	r4, r0
 80100a8:	460d      	mov	r5, r1
 80100aa:	e7b6      	b.n	801001a <pow+0x4a>
 80100ac:	f7fc fe50 	bl	800cd50 <__errno>
 80100b0:	2322      	movs	r3, #34	; 0x22
 80100b2:	6003      	str	r3, [r0, #0]
 80100b4:	2200      	movs	r2, #0
 80100b6:	2300      	movs	r3, #0
 80100b8:	4640      	mov	r0, r8
 80100ba:	4649      	mov	r1, r9
 80100bc:	f7f3 fade 	bl	800367c <__aeabi_dcmplt>
 80100c0:	2400      	movs	r4, #0
 80100c2:	b158      	cbz	r0, 80100dc <pow+0x10c>
 80100c4:	ec47 6b10 	vmov	d0, r6, r7
 80100c8:	f001 ff62 	bl	8011f90 <rint>
 80100cc:	4632      	mov	r2, r6
 80100ce:	ec51 0b10 	vmov	r0, r1, d0
 80100d2:	463b      	mov	r3, r7
 80100d4:	f7f3 fac8 	bl	8003668 <__aeabi_dcmpeq>
 80100d8:	2800      	cmp	r0, #0
 80100da:	d0c2      	beq.n	8010062 <pow+0x92>
 80100dc:	4d11      	ldr	r5, [pc, #68]	; (8010124 <pow+0x154>)
 80100de:	e79c      	b.n	801001a <pow+0x4a>
 80100e0:	2200      	movs	r2, #0
 80100e2:	2300      	movs	r3, #0
 80100e4:	4620      	mov	r0, r4
 80100e6:	4629      	mov	r1, r5
 80100e8:	f7f3 fabe 	bl	8003668 <__aeabi_dcmpeq>
 80100ec:	2800      	cmp	r0, #0
 80100ee:	d094      	beq.n	801001a <pow+0x4a>
 80100f0:	ec49 8b10 	vmov	d0, r8, r9
 80100f4:	f001 ff36 	bl	8011f64 <finite>
 80100f8:	2800      	cmp	r0, #0
 80100fa:	d08e      	beq.n	801001a <pow+0x4a>
 80100fc:	ec47 6b10 	vmov	d0, r6, r7
 8010100:	f001 ff30 	bl	8011f64 <finite>
 8010104:	2800      	cmp	r0, #0
 8010106:	d088      	beq.n	801001a <pow+0x4a>
 8010108:	f7fc fe22 	bl	800cd50 <__errno>
 801010c:	2322      	movs	r3, #34	; 0x22
 801010e:	6003      	str	r3, [r0, #0]
 8010110:	2400      	movs	r4, #0
 8010112:	2500      	movs	r5, #0
 8010114:	e781      	b.n	801001a <pow+0x4a>
 8010116:	4d04      	ldr	r5, [pc, #16]	; (8010128 <pow+0x158>)
 8010118:	2400      	movs	r4, #0
 801011a:	e77e      	b.n	801001a <pow+0x4a>
 801011c:	20000218 	.word	0x20000218
 8010120:	fff00000 	.word	0xfff00000
 8010124:	7ff00000 	.word	0x7ff00000
 8010128:	3ff00000 	.word	0x3ff00000

0801012c <acosf>:
 801012c:	b508      	push	{r3, lr}
 801012e:	ed2d 8b02 	vpush	{d8}
 8010132:	eeb0 8a40 	vmov.f32	s16, s0
 8010136:	f001 f909 	bl	801134c <__ieee754_acosf>
 801013a:	4b13      	ldr	r3, [pc, #76]	; (8010188 <acosf+0x5c>)
 801013c:	f993 3000 	ldrsb.w	r3, [r3]
 8010140:	3301      	adds	r3, #1
 8010142:	eef0 8a40 	vmov.f32	s17, s0
 8010146:	d01a      	beq.n	801017e <acosf+0x52>
 8010148:	eeb4 8a48 	vcmp.f32	s16, s16
 801014c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010150:	d615      	bvs.n	801017e <acosf+0x52>
 8010152:	eeb0 0a48 	vmov.f32	s0, s16
 8010156:	f002 f901 	bl	801235c <fabsf>
 801015a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801015e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8010162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010166:	dd0a      	ble.n	801017e <acosf+0x52>
 8010168:	f7fc fdf2 	bl	800cd50 <__errno>
 801016c:	ecbd 8b02 	vpop	{d8}
 8010170:	2321      	movs	r3, #33	; 0x21
 8010172:	6003      	str	r3, [r0, #0]
 8010174:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8010178:	4804      	ldr	r0, [pc, #16]	; (801018c <acosf+0x60>)
 801017a:	f002 b939 	b.w	80123f0 <nanf>
 801017e:	eeb0 0a68 	vmov.f32	s0, s17
 8010182:	ecbd 8b02 	vpop	{d8}
 8010186:	bd08      	pop	{r3, pc}
 8010188:	20000218 	.word	0x20000218
 801018c:	08013648 	.word	0x08013648

08010190 <atan2f>:
 8010190:	f001 b9d6 	b.w	8011540 <__ieee754_atan2f>

08010194 <sqrtf>:
 8010194:	b508      	push	{r3, lr}
 8010196:	ed2d 8b02 	vpush	{d8}
 801019a:	eeb0 8a40 	vmov.f32	s16, s0
 801019e:	f001 fbab 	bl	80118f8 <__ieee754_sqrtf>
 80101a2:	4b0d      	ldr	r3, [pc, #52]	; (80101d8 <sqrtf+0x44>)
 80101a4:	f993 3000 	ldrsb.w	r3, [r3]
 80101a8:	3301      	adds	r3, #1
 80101aa:	d011      	beq.n	80101d0 <sqrtf+0x3c>
 80101ac:	eeb4 8a48 	vcmp.f32	s16, s16
 80101b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101b4:	d60c      	bvs.n	80101d0 <sqrtf+0x3c>
 80101b6:	eddf 8a09 	vldr	s17, [pc, #36]	; 80101dc <sqrtf+0x48>
 80101ba:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80101be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101c2:	d505      	bpl.n	80101d0 <sqrtf+0x3c>
 80101c4:	f7fc fdc4 	bl	800cd50 <__errno>
 80101c8:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80101cc:	2321      	movs	r3, #33	; 0x21
 80101ce:	6003      	str	r3, [r0, #0]
 80101d0:	ecbd 8b02 	vpop	{d8}
 80101d4:	bd08      	pop	{r3, pc}
 80101d6:	bf00      	nop
 80101d8:	20000218 	.word	0x20000218
 80101dc:	00000000 	.word	0x00000000

080101e0 <__ieee754_asin>:
 80101e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101e4:	ed2d 8b04 	vpush	{d8-d9}
 80101e8:	ec55 4b10 	vmov	r4, r5, d0
 80101ec:	4bcc      	ldr	r3, [pc, #816]	; (8010520 <__ieee754_asin+0x340>)
 80101ee:	b083      	sub	sp, #12
 80101f0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80101f4:	4598      	cmp	r8, r3
 80101f6:	9501      	str	r5, [sp, #4]
 80101f8:	dd35      	ble.n	8010266 <__ieee754_asin+0x86>
 80101fa:	ee10 3a10 	vmov	r3, s0
 80101fe:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 8010202:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 8010206:	ea58 0303 	orrs.w	r3, r8, r3
 801020a:	d117      	bne.n	801023c <__ieee754_asin+0x5c>
 801020c:	a3aa      	add	r3, pc, #680	; (adr r3, 80104b8 <__ieee754_asin+0x2d8>)
 801020e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010212:	ee10 0a10 	vmov	r0, s0
 8010216:	4629      	mov	r1, r5
 8010218:	f7f2 ffbe 	bl	8003198 <__aeabi_dmul>
 801021c:	a3a8      	add	r3, pc, #672	; (adr r3, 80104c0 <__ieee754_asin+0x2e0>)
 801021e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010222:	4606      	mov	r6, r0
 8010224:	460f      	mov	r7, r1
 8010226:	4620      	mov	r0, r4
 8010228:	4629      	mov	r1, r5
 801022a:	f7f2 ffb5 	bl	8003198 <__aeabi_dmul>
 801022e:	4602      	mov	r2, r0
 8010230:	460b      	mov	r3, r1
 8010232:	4630      	mov	r0, r6
 8010234:	4639      	mov	r1, r7
 8010236:	f7f2 fdf9 	bl	8002e2c <__adddf3>
 801023a:	e00b      	b.n	8010254 <__ieee754_asin+0x74>
 801023c:	ee10 2a10 	vmov	r2, s0
 8010240:	462b      	mov	r3, r5
 8010242:	ee10 0a10 	vmov	r0, s0
 8010246:	4629      	mov	r1, r5
 8010248:	f7f2 fdee 	bl	8002e28 <__aeabi_dsub>
 801024c:	4602      	mov	r2, r0
 801024e:	460b      	mov	r3, r1
 8010250:	f7f3 f8cc 	bl	80033ec <__aeabi_ddiv>
 8010254:	4604      	mov	r4, r0
 8010256:	460d      	mov	r5, r1
 8010258:	ec45 4b10 	vmov	d0, r4, r5
 801025c:	b003      	add	sp, #12
 801025e:	ecbd 8b04 	vpop	{d8-d9}
 8010262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010266:	4baf      	ldr	r3, [pc, #700]	; (8010524 <__ieee754_asin+0x344>)
 8010268:	4598      	cmp	r8, r3
 801026a:	dc11      	bgt.n	8010290 <__ieee754_asin+0xb0>
 801026c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8010270:	f280 80ae 	bge.w	80103d0 <__ieee754_asin+0x1f0>
 8010274:	a394      	add	r3, pc, #592	; (adr r3, 80104c8 <__ieee754_asin+0x2e8>)
 8010276:	e9d3 2300 	ldrd	r2, r3, [r3]
 801027a:	ee10 0a10 	vmov	r0, s0
 801027e:	4629      	mov	r1, r5
 8010280:	f7f2 fdd4 	bl	8002e2c <__adddf3>
 8010284:	4ba8      	ldr	r3, [pc, #672]	; (8010528 <__ieee754_asin+0x348>)
 8010286:	2200      	movs	r2, #0
 8010288:	f7f3 fa16 	bl	80036b8 <__aeabi_dcmpgt>
 801028c:	2800      	cmp	r0, #0
 801028e:	d1e3      	bne.n	8010258 <__ieee754_asin+0x78>
 8010290:	ec45 4b10 	vmov	d0, r4, r5
 8010294:	f7ff fdd4 	bl	800fe40 <fabs>
 8010298:	49a3      	ldr	r1, [pc, #652]	; (8010528 <__ieee754_asin+0x348>)
 801029a:	ec53 2b10 	vmov	r2, r3, d0
 801029e:	2000      	movs	r0, #0
 80102a0:	f7f2 fdc2 	bl	8002e28 <__aeabi_dsub>
 80102a4:	4ba1      	ldr	r3, [pc, #644]	; (801052c <__ieee754_asin+0x34c>)
 80102a6:	2200      	movs	r2, #0
 80102a8:	f7f2 ff76 	bl	8003198 <__aeabi_dmul>
 80102ac:	a388      	add	r3, pc, #544	; (adr r3, 80104d0 <__ieee754_asin+0x2f0>)
 80102ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102b2:	4604      	mov	r4, r0
 80102b4:	460d      	mov	r5, r1
 80102b6:	f7f2 ff6f 	bl	8003198 <__aeabi_dmul>
 80102ba:	a387      	add	r3, pc, #540	; (adr r3, 80104d8 <__ieee754_asin+0x2f8>)
 80102bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102c0:	f7f2 fdb4 	bl	8002e2c <__adddf3>
 80102c4:	4622      	mov	r2, r4
 80102c6:	462b      	mov	r3, r5
 80102c8:	f7f2 ff66 	bl	8003198 <__aeabi_dmul>
 80102cc:	a384      	add	r3, pc, #528	; (adr r3, 80104e0 <__ieee754_asin+0x300>)
 80102ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102d2:	f7f2 fda9 	bl	8002e28 <__aeabi_dsub>
 80102d6:	4622      	mov	r2, r4
 80102d8:	462b      	mov	r3, r5
 80102da:	f7f2 ff5d 	bl	8003198 <__aeabi_dmul>
 80102de:	a382      	add	r3, pc, #520	; (adr r3, 80104e8 <__ieee754_asin+0x308>)
 80102e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102e4:	f7f2 fda2 	bl	8002e2c <__adddf3>
 80102e8:	4622      	mov	r2, r4
 80102ea:	462b      	mov	r3, r5
 80102ec:	f7f2 ff54 	bl	8003198 <__aeabi_dmul>
 80102f0:	a37f      	add	r3, pc, #508	; (adr r3, 80104f0 <__ieee754_asin+0x310>)
 80102f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102f6:	f7f2 fd97 	bl	8002e28 <__aeabi_dsub>
 80102fa:	4622      	mov	r2, r4
 80102fc:	462b      	mov	r3, r5
 80102fe:	f7f2 ff4b 	bl	8003198 <__aeabi_dmul>
 8010302:	a37d      	add	r3, pc, #500	; (adr r3, 80104f8 <__ieee754_asin+0x318>)
 8010304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010308:	f7f2 fd90 	bl	8002e2c <__adddf3>
 801030c:	4622      	mov	r2, r4
 801030e:	462b      	mov	r3, r5
 8010310:	f7f2 ff42 	bl	8003198 <__aeabi_dmul>
 8010314:	a37a      	add	r3, pc, #488	; (adr r3, 8010500 <__ieee754_asin+0x320>)
 8010316:	e9d3 2300 	ldrd	r2, r3, [r3]
 801031a:	ec41 0b18 	vmov	d8, r0, r1
 801031e:	4620      	mov	r0, r4
 8010320:	4629      	mov	r1, r5
 8010322:	f7f2 ff39 	bl	8003198 <__aeabi_dmul>
 8010326:	a378      	add	r3, pc, #480	; (adr r3, 8010508 <__ieee754_asin+0x328>)
 8010328:	e9d3 2300 	ldrd	r2, r3, [r3]
 801032c:	f7f2 fd7c 	bl	8002e28 <__aeabi_dsub>
 8010330:	4622      	mov	r2, r4
 8010332:	462b      	mov	r3, r5
 8010334:	f7f2 ff30 	bl	8003198 <__aeabi_dmul>
 8010338:	a375      	add	r3, pc, #468	; (adr r3, 8010510 <__ieee754_asin+0x330>)
 801033a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801033e:	f7f2 fd75 	bl	8002e2c <__adddf3>
 8010342:	4622      	mov	r2, r4
 8010344:	462b      	mov	r3, r5
 8010346:	f7f2 ff27 	bl	8003198 <__aeabi_dmul>
 801034a:	a373      	add	r3, pc, #460	; (adr r3, 8010518 <__ieee754_asin+0x338>)
 801034c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010350:	f7f2 fd6a 	bl	8002e28 <__aeabi_dsub>
 8010354:	4622      	mov	r2, r4
 8010356:	462b      	mov	r3, r5
 8010358:	f7f2 ff1e 	bl	8003198 <__aeabi_dmul>
 801035c:	4b72      	ldr	r3, [pc, #456]	; (8010528 <__ieee754_asin+0x348>)
 801035e:	2200      	movs	r2, #0
 8010360:	f7f2 fd64 	bl	8002e2c <__adddf3>
 8010364:	ec45 4b10 	vmov	d0, r4, r5
 8010368:	4606      	mov	r6, r0
 801036a:	460f      	mov	r7, r1
 801036c:	f000 ff3a 	bl	80111e4 <__ieee754_sqrt>
 8010370:	4b6f      	ldr	r3, [pc, #444]	; (8010530 <__ieee754_asin+0x350>)
 8010372:	4598      	cmp	r8, r3
 8010374:	ec5b ab10 	vmov	sl, fp, d0
 8010378:	f340 80dc 	ble.w	8010534 <__ieee754_asin+0x354>
 801037c:	4632      	mov	r2, r6
 801037e:	463b      	mov	r3, r7
 8010380:	ec51 0b18 	vmov	r0, r1, d8
 8010384:	f7f3 f832 	bl	80033ec <__aeabi_ddiv>
 8010388:	4652      	mov	r2, sl
 801038a:	465b      	mov	r3, fp
 801038c:	f7f2 ff04 	bl	8003198 <__aeabi_dmul>
 8010390:	4652      	mov	r2, sl
 8010392:	465b      	mov	r3, fp
 8010394:	f7f2 fd4a 	bl	8002e2c <__adddf3>
 8010398:	4602      	mov	r2, r0
 801039a:	460b      	mov	r3, r1
 801039c:	f7f2 fd46 	bl	8002e2c <__adddf3>
 80103a0:	a347      	add	r3, pc, #284	; (adr r3, 80104c0 <__ieee754_asin+0x2e0>)
 80103a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103a6:	f7f2 fd3f 	bl	8002e28 <__aeabi_dsub>
 80103aa:	4602      	mov	r2, r0
 80103ac:	460b      	mov	r3, r1
 80103ae:	a142      	add	r1, pc, #264	; (adr r1, 80104b8 <__ieee754_asin+0x2d8>)
 80103b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80103b4:	f7f2 fd38 	bl	8002e28 <__aeabi_dsub>
 80103b8:	9b01      	ldr	r3, [sp, #4]
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	bfdc      	itt	le
 80103be:	4602      	movle	r2, r0
 80103c0:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 80103c4:	4604      	mov	r4, r0
 80103c6:	460d      	mov	r5, r1
 80103c8:	bfdc      	itt	le
 80103ca:	4614      	movle	r4, r2
 80103cc:	461d      	movle	r5, r3
 80103ce:	e743      	b.n	8010258 <__ieee754_asin+0x78>
 80103d0:	ee10 2a10 	vmov	r2, s0
 80103d4:	ee10 0a10 	vmov	r0, s0
 80103d8:	462b      	mov	r3, r5
 80103da:	4629      	mov	r1, r5
 80103dc:	f7f2 fedc 	bl	8003198 <__aeabi_dmul>
 80103e0:	a33b      	add	r3, pc, #236	; (adr r3, 80104d0 <__ieee754_asin+0x2f0>)
 80103e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103e6:	4606      	mov	r6, r0
 80103e8:	460f      	mov	r7, r1
 80103ea:	f7f2 fed5 	bl	8003198 <__aeabi_dmul>
 80103ee:	a33a      	add	r3, pc, #232	; (adr r3, 80104d8 <__ieee754_asin+0x2f8>)
 80103f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103f4:	f7f2 fd1a 	bl	8002e2c <__adddf3>
 80103f8:	4632      	mov	r2, r6
 80103fa:	463b      	mov	r3, r7
 80103fc:	f7f2 fecc 	bl	8003198 <__aeabi_dmul>
 8010400:	a337      	add	r3, pc, #220	; (adr r3, 80104e0 <__ieee754_asin+0x300>)
 8010402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010406:	f7f2 fd0f 	bl	8002e28 <__aeabi_dsub>
 801040a:	4632      	mov	r2, r6
 801040c:	463b      	mov	r3, r7
 801040e:	f7f2 fec3 	bl	8003198 <__aeabi_dmul>
 8010412:	a335      	add	r3, pc, #212	; (adr r3, 80104e8 <__ieee754_asin+0x308>)
 8010414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010418:	f7f2 fd08 	bl	8002e2c <__adddf3>
 801041c:	4632      	mov	r2, r6
 801041e:	463b      	mov	r3, r7
 8010420:	f7f2 feba 	bl	8003198 <__aeabi_dmul>
 8010424:	a332      	add	r3, pc, #200	; (adr r3, 80104f0 <__ieee754_asin+0x310>)
 8010426:	e9d3 2300 	ldrd	r2, r3, [r3]
 801042a:	f7f2 fcfd 	bl	8002e28 <__aeabi_dsub>
 801042e:	4632      	mov	r2, r6
 8010430:	463b      	mov	r3, r7
 8010432:	f7f2 feb1 	bl	8003198 <__aeabi_dmul>
 8010436:	a330      	add	r3, pc, #192	; (adr r3, 80104f8 <__ieee754_asin+0x318>)
 8010438:	e9d3 2300 	ldrd	r2, r3, [r3]
 801043c:	f7f2 fcf6 	bl	8002e2c <__adddf3>
 8010440:	4632      	mov	r2, r6
 8010442:	463b      	mov	r3, r7
 8010444:	f7f2 fea8 	bl	8003198 <__aeabi_dmul>
 8010448:	a32d      	add	r3, pc, #180	; (adr r3, 8010500 <__ieee754_asin+0x320>)
 801044a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801044e:	4680      	mov	r8, r0
 8010450:	4689      	mov	r9, r1
 8010452:	4630      	mov	r0, r6
 8010454:	4639      	mov	r1, r7
 8010456:	f7f2 fe9f 	bl	8003198 <__aeabi_dmul>
 801045a:	a32b      	add	r3, pc, #172	; (adr r3, 8010508 <__ieee754_asin+0x328>)
 801045c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010460:	f7f2 fce2 	bl	8002e28 <__aeabi_dsub>
 8010464:	4632      	mov	r2, r6
 8010466:	463b      	mov	r3, r7
 8010468:	f7f2 fe96 	bl	8003198 <__aeabi_dmul>
 801046c:	a328      	add	r3, pc, #160	; (adr r3, 8010510 <__ieee754_asin+0x330>)
 801046e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010472:	f7f2 fcdb 	bl	8002e2c <__adddf3>
 8010476:	4632      	mov	r2, r6
 8010478:	463b      	mov	r3, r7
 801047a:	f7f2 fe8d 	bl	8003198 <__aeabi_dmul>
 801047e:	a326      	add	r3, pc, #152	; (adr r3, 8010518 <__ieee754_asin+0x338>)
 8010480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010484:	f7f2 fcd0 	bl	8002e28 <__aeabi_dsub>
 8010488:	4632      	mov	r2, r6
 801048a:	463b      	mov	r3, r7
 801048c:	f7f2 fe84 	bl	8003198 <__aeabi_dmul>
 8010490:	4b25      	ldr	r3, [pc, #148]	; (8010528 <__ieee754_asin+0x348>)
 8010492:	2200      	movs	r2, #0
 8010494:	f7f2 fcca 	bl	8002e2c <__adddf3>
 8010498:	4602      	mov	r2, r0
 801049a:	460b      	mov	r3, r1
 801049c:	4640      	mov	r0, r8
 801049e:	4649      	mov	r1, r9
 80104a0:	f7f2 ffa4 	bl	80033ec <__aeabi_ddiv>
 80104a4:	4622      	mov	r2, r4
 80104a6:	462b      	mov	r3, r5
 80104a8:	f7f2 fe76 	bl	8003198 <__aeabi_dmul>
 80104ac:	4602      	mov	r2, r0
 80104ae:	460b      	mov	r3, r1
 80104b0:	4620      	mov	r0, r4
 80104b2:	4629      	mov	r1, r5
 80104b4:	e6bf      	b.n	8010236 <__ieee754_asin+0x56>
 80104b6:	bf00      	nop
 80104b8:	54442d18 	.word	0x54442d18
 80104bc:	3ff921fb 	.word	0x3ff921fb
 80104c0:	33145c07 	.word	0x33145c07
 80104c4:	3c91a626 	.word	0x3c91a626
 80104c8:	8800759c 	.word	0x8800759c
 80104cc:	7e37e43c 	.word	0x7e37e43c
 80104d0:	0dfdf709 	.word	0x0dfdf709
 80104d4:	3f023de1 	.word	0x3f023de1
 80104d8:	7501b288 	.word	0x7501b288
 80104dc:	3f49efe0 	.word	0x3f49efe0
 80104e0:	b5688f3b 	.word	0xb5688f3b
 80104e4:	3fa48228 	.word	0x3fa48228
 80104e8:	0e884455 	.word	0x0e884455
 80104ec:	3fc9c155 	.word	0x3fc9c155
 80104f0:	03eb6f7d 	.word	0x03eb6f7d
 80104f4:	3fd4d612 	.word	0x3fd4d612
 80104f8:	55555555 	.word	0x55555555
 80104fc:	3fc55555 	.word	0x3fc55555
 8010500:	b12e9282 	.word	0xb12e9282
 8010504:	3fb3b8c5 	.word	0x3fb3b8c5
 8010508:	1b8d0159 	.word	0x1b8d0159
 801050c:	3fe6066c 	.word	0x3fe6066c
 8010510:	9c598ac8 	.word	0x9c598ac8
 8010514:	40002ae5 	.word	0x40002ae5
 8010518:	1c8a2d4b 	.word	0x1c8a2d4b
 801051c:	40033a27 	.word	0x40033a27
 8010520:	3fefffff 	.word	0x3fefffff
 8010524:	3fdfffff 	.word	0x3fdfffff
 8010528:	3ff00000 	.word	0x3ff00000
 801052c:	3fe00000 	.word	0x3fe00000
 8010530:	3fef3332 	.word	0x3fef3332
 8010534:	ee10 2a10 	vmov	r2, s0
 8010538:	ee10 0a10 	vmov	r0, s0
 801053c:	465b      	mov	r3, fp
 801053e:	4659      	mov	r1, fp
 8010540:	f7f2 fc74 	bl	8002e2c <__adddf3>
 8010544:	4632      	mov	r2, r6
 8010546:	463b      	mov	r3, r7
 8010548:	ec41 0b19 	vmov	d9, r0, r1
 801054c:	ec51 0b18 	vmov	r0, r1, d8
 8010550:	f7f2 ff4c 	bl	80033ec <__aeabi_ddiv>
 8010554:	4602      	mov	r2, r0
 8010556:	460b      	mov	r3, r1
 8010558:	ec51 0b19 	vmov	r0, r1, d9
 801055c:	f7f2 fe1c 	bl	8003198 <__aeabi_dmul>
 8010560:	f04f 0800 	mov.w	r8, #0
 8010564:	4606      	mov	r6, r0
 8010566:	460f      	mov	r7, r1
 8010568:	4642      	mov	r2, r8
 801056a:	465b      	mov	r3, fp
 801056c:	4640      	mov	r0, r8
 801056e:	4659      	mov	r1, fp
 8010570:	f7f2 fe12 	bl	8003198 <__aeabi_dmul>
 8010574:	4602      	mov	r2, r0
 8010576:	460b      	mov	r3, r1
 8010578:	4620      	mov	r0, r4
 801057a:	4629      	mov	r1, r5
 801057c:	f7f2 fc54 	bl	8002e28 <__aeabi_dsub>
 8010580:	4642      	mov	r2, r8
 8010582:	4604      	mov	r4, r0
 8010584:	460d      	mov	r5, r1
 8010586:	465b      	mov	r3, fp
 8010588:	4650      	mov	r0, sl
 801058a:	4659      	mov	r1, fp
 801058c:	f7f2 fc4e 	bl	8002e2c <__adddf3>
 8010590:	4602      	mov	r2, r0
 8010592:	460b      	mov	r3, r1
 8010594:	4620      	mov	r0, r4
 8010596:	4629      	mov	r1, r5
 8010598:	f7f2 ff28 	bl	80033ec <__aeabi_ddiv>
 801059c:	4602      	mov	r2, r0
 801059e:	460b      	mov	r3, r1
 80105a0:	f7f2 fc44 	bl	8002e2c <__adddf3>
 80105a4:	4602      	mov	r2, r0
 80105a6:	460b      	mov	r3, r1
 80105a8:	a113      	add	r1, pc, #76	; (adr r1, 80105f8 <__ieee754_asin+0x418>)
 80105aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105ae:	f7f2 fc3b 	bl	8002e28 <__aeabi_dsub>
 80105b2:	4602      	mov	r2, r0
 80105b4:	460b      	mov	r3, r1
 80105b6:	4630      	mov	r0, r6
 80105b8:	4639      	mov	r1, r7
 80105ba:	f7f2 fc35 	bl	8002e28 <__aeabi_dsub>
 80105be:	4642      	mov	r2, r8
 80105c0:	4604      	mov	r4, r0
 80105c2:	460d      	mov	r5, r1
 80105c4:	465b      	mov	r3, fp
 80105c6:	4640      	mov	r0, r8
 80105c8:	4659      	mov	r1, fp
 80105ca:	f7f2 fc2f 	bl	8002e2c <__adddf3>
 80105ce:	4602      	mov	r2, r0
 80105d0:	460b      	mov	r3, r1
 80105d2:	a10b      	add	r1, pc, #44	; (adr r1, 8010600 <__ieee754_asin+0x420>)
 80105d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105d8:	f7f2 fc26 	bl	8002e28 <__aeabi_dsub>
 80105dc:	4602      	mov	r2, r0
 80105de:	460b      	mov	r3, r1
 80105e0:	4620      	mov	r0, r4
 80105e2:	4629      	mov	r1, r5
 80105e4:	f7f2 fc20 	bl	8002e28 <__aeabi_dsub>
 80105e8:	4602      	mov	r2, r0
 80105ea:	460b      	mov	r3, r1
 80105ec:	a104      	add	r1, pc, #16	; (adr r1, 8010600 <__ieee754_asin+0x420>)
 80105ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105f2:	e6df      	b.n	80103b4 <__ieee754_asin+0x1d4>
 80105f4:	f3af 8000 	nop.w
 80105f8:	33145c07 	.word	0x33145c07
 80105fc:	3c91a626 	.word	0x3c91a626
 8010600:	54442d18 	.word	0x54442d18
 8010604:	3fe921fb 	.word	0x3fe921fb

08010608 <__ieee754_atan2>:
 8010608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801060c:	ec57 6b11 	vmov	r6, r7, d1
 8010610:	4273      	negs	r3, r6
 8010612:	f8df e184 	ldr.w	lr, [pc, #388]	; 8010798 <__ieee754_atan2+0x190>
 8010616:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801061a:	4333      	orrs	r3, r6
 801061c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8010620:	4573      	cmp	r3, lr
 8010622:	ec51 0b10 	vmov	r0, r1, d0
 8010626:	ee11 8a10 	vmov	r8, s2
 801062a:	d80a      	bhi.n	8010642 <__ieee754_atan2+0x3a>
 801062c:	4244      	negs	r4, r0
 801062e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010632:	4304      	orrs	r4, r0
 8010634:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8010638:	4574      	cmp	r4, lr
 801063a:	ee10 9a10 	vmov	r9, s0
 801063e:	468c      	mov	ip, r1
 8010640:	d907      	bls.n	8010652 <__ieee754_atan2+0x4a>
 8010642:	4632      	mov	r2, r6
 8010644:	463b      	mov	r3, r7
 8010646:	f7f2 fbf1 	bl	8002e2c <__adddf3>
 801064a:	ec41 0b10 	vmov	d0, r0, r1
 801064e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010652:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8010656:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801065a:	4334      	orrs	r4, r6
 801065c:	d103      	bne.n	8010666 <__ieee754_atan2+0x5e>
 801065e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010662:	f7ff ba4d 	b.w	800fb00 <atan>
 8010666:	17bc      	asrs	r4, r7, #30
 8010668:	f004 0402 	and.w	r4, r4, #2
 801066c:	ea53 0909 	orrs.w	r9, r3, r9
 8010670:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8010674:	d107      	bne.n	8010686 <__ieee754_atan2+0x7e>
 8010676:	2c02      	cmp	r4, #2
 8010678:	d060      	beq.n	801073c <__ieee754_atan2+0x134>
 801067a:	2c03      	cmp	r4, #3
 801067c:	d1e5      	bne.n	801064a <__ieee754_atan2+0x42>
 801067e:	a142      	add	r1, pc, #264	; (adr r1, 8010788 <__ieee754_atan2+0x180>)
 8010680:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010684:	e7e1      	b.n	801064a <__ieee754_atan2+0x42>
 8010686:	ea52 0808 	orrs.w	r8, r2, r8
 801068a:	d106      	bne.n	801069a <__ieee754_atan2+0x92>
 801068c:	f1bc 0f00 	cmp.w	ip, #0
 8010690:	da5f      	bge.n	8010752 <__ieee754_atan2+0x14a>
 8010692:	a13f      	add	r1, pc, #252	; (adr r1, 8010790 <__ieee754_atan2+0x188>)
 8010694:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010698:	e7d7      	b.n	801064a <__ieee754_atan2+0x42>
 801069a:	4572      	cmp	r2, lr
 801069c:	d10f      	bne.n	80106be <__ieee754_atan2+0xb6>
 801069e:	4293      	cmp	r3, r2
 80106a0:	f104 34ff 	add.w	r4, r4, #4294967295
 80106a4:	d107      	bne.n	80106b6 <__ieee754_atan2+0xae>
 80106a6:	2c02      	cmp	r4, #2
 80106a8:	d84c      	bhi.n	8010744 <__ieee754_atan2+0x13c>
 80106aa:	4b35      	ldr	r3, [pc, #212]	; (8010780 <__ieee754_atan2+0x178>)
 80106ac:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80106b0:	e9d4 0100 	ldrd	r0, r1, [r4]
 80106b4:	e7c9      	b.n	801064a <__ieee754_atan2+0x42>
 80106b6:	2c02      	cmp	r4, #2
 80106b8:	d848      	bhi.n	801074c <__ieee754_atan2+0x144>
 80106ba:	4b32      	ldr	r3, [pc, #200]	; (8010784 <__ieee754_atan2+0x17c>)
 80106bc:	e7f6      	b.n	80106ac <__ieee754_atan2+0xa4>
 80106be:	4573      	cmp	r3, lr
 80106c0:	d0e4      	beq.n	801068c <__ieee754_atan2+0x84>
 80106c2:	1a9b      	subs	r3, r3, r2
 80106c4:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80106c8:	ea4f 5223 	mov.w	r2, r3, asr #20
 80106cc:	da1e      	bge.n	801070c <__ieee754_atan2+0x104>
 80106ce:	2f00      	cmp	r7, #0
 80106d0:	da01      	bge.n	80106d6 <__ieee754_atan2+0xce>
 80106d2:	323c      	adds	r2, #60	; 0x3c
 80106d4:	db1e      	blt.n	8010714 <__ieee754_atan2+0x10c>
 80106d6:	4632      	mov	r2, r6
 80106d8:	463b      	mov	r3, r7
 80106da:	f7f2 fe87 	bl	80033ec <__aeabi_ddiv>
 80106de:	ec41 0b10 	vmov	d0, r0, r1
 80106e2:	f7ff fbad 	bl	800fe40 <fabs>
 80106e6:	f7ff fa0b 	bl	800fb00 <atan>
 80106ea:	ec51 0b10 	vmov	r0, r1, d0
 80106ee:	2c01      	cmp	r4, #1
 80106f0:	d013      	beq.n	801071a <__ieee754_atan2+0x112>
 80106f2:	2c02      	cmp	r4, #2
 80106f4:	d015      	beq.n	8010722 <__ieee754_atan2+0x11a>
 80106f6:	2c00      	cmp	r4, #0
 80106f8:	d0a7      	beq.n	801064a <__ieee754_atan2+0x42>
 80106fa:	a319      	add	r3, pc, #100	; (adr r3, 8010760 <__ieee754_atan2+0x158>)
 80106fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010700:	f7f2 fb92 	bl	8002e28 <__aeabi_dsub>
 8010704:	a318      	add	r3, pc, #96	; (adr r3, 8010768 <__ieee754_atan2+0x160>)
 8010706:	e9d3 2300 	ldrd	r2, r3, [r3]
 801070a:	e014      	b.n	8010736 <__ieee754_atan2+0x12e>
 801070c:	a118      	add	r1, pc, #96	; (adr r1, 8010770 <__ieee754_atan2+0x168>)
 801070e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010712:	e7ec      	b.n	80106ee <__ieee754_atan2+0xe6>
 8010714:	2000      	movs	r0, #0
 8010716:	2100      	movs	r1, #0
 8010718:	e7e9      	b.n	80106ee <__ieee754_atan2+0xe6>
 801071a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801071e:	4619      	mov	r1, r3
 8010720:	e793      	b.n	801064a <__ieee754_atan2+0x42>
 8010722:	a30f      	add	r3, pc, #60	; (adr r3, 8010760 <__ieee754_atan2+0x158>)
 8010724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010728:	f7f2 fb7e 	bl	8002e28 <__aeabi_dsub>
 801072c:	4602      	mov	r2, r0
 801072e:	460b      	mov	r3, r1
 8010730:	a10d      	add	r1, pc, #52	; (adr r1, 8010768 <__ieee754_atan2+0x160>)
 8010732:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010736:	f7f2 fb77 	bl	8002e28 <__aeabi_dsub>
 801073a:	e786      	b.n	801064a <__ieee754_atan2+0x42>
 801073c:	a10a      	add	r1, pc, #40	; (adr r1, 8010768 <__ieee754_atan2+0x160>)
 801073e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010742:	e782      	b.n	801064a <__ieee754_atan2+0x42>
 8010744:	a10c      	add	r1, pc, #48	; (adr r1, 8010778 <__ieee754_atan2+0x170>)
 8010746:	e9d1 0100 	ldrd	r0, r1, [r1]
 801074a:	e77e      	b.n	801064a <__ieee754_atan2+0x42>
 801074c:	2000      	movs	r0, #0
 801074e:	2100      	movs	r1, #0
 8010750:	e77b      	b.n	801064a <__ieee754_atan2+0x42>
 8010752:	a107      	add	r1, pc, #28	; (adr r1, 8010770 <__ieee754_atan2+0x168>)
 8010754:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010758:	e777      	b.n	801064a <__ieee754_atan2+0x42>
 801075a:	bf00      	nop
 801075c:	f3af 8000 	nop.w
 8010760:	33145c07 	.word	0x33145c07
 8010764:	3ca1a626 	.word	0x3ca1a626
 8010768:	54442d18 	.word	0x54442d18
 801076c:	400921fb 	.word	0x400921fb
 8010770:	54442d18 	.word	0x54442d18
 8010774:	3ff921fb 	.word	0x3ff921fb
 8010778:	54442d18 	.word	0x54442d18
 801077c:	3fe921fb 	.word	0x3fe921fb
 8010780:	080137f8 	.word	0x080137f8
 8010784:	08013810 	.word	0x08013810
 8010788:	54442d18 	.word	0x54442d18
 801078c:	c00921fb 	.word	0xc00921fb
 8010790:	54442d18 	.word	0x54442d18
 8010794:	bff921fb 	.word	0xbff921fb
 8010798:	7ff00000 	.word	0x7ff00000
 801079c:	00000000 	.word	0x00000000

080107a0 <__ieee754_pow>:
 80107a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107a4:	ed2d 8b06 	vpush	{d8-d10}
 80107a8:	b08d      	sub	sp, #52	; 0x34
 80107aa:	ed8d 1b02 	vstr	d1, [sp, #8]
 80107ae:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 80107b2:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 80107b6:	ea56 0100 	orrs.w	r1, r6, r0
 80107ba:	ec53 2b10 	vmov	r2, r3, d0
 80107be:	f000 84d1 	beq.w	8011164 <__ieee754_pow+0x9c4>
 80107c2:	497f      	ldr	r1, [pc, #508]	; (80109c0 <__ieee754_pow+0x220>)
 80107c4:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80107c8:	428c      	cmp	r4, r1
 80107ca:	ee10 8a10 	vmov	r8, s0
 80107ce:	4699      	mov	r9, r3
 80107d0:	dc09      	bgt.n	80107e6 <__ieee754_pow+0x46>
 80107d2:	d103      	bne.n	80107dc <__ieee754_pow+0x3c>
 80107d4:	b97a      	cbnz	r2, 80107f6 <__ieee754_pow+0x56>
 80107d6:	42a6      	cmp	r6, r4
 80107d8:	dd02      	ble.n	80107e0 <__ieee754_pow+0x40>
 80107da:	e00c      	b.n	80107f6 <__ieee754_pow+0x56>
 80107dc:	428e      	cmp	r6, r1
 80107de:	dc02      	bgt.n	80107e6 <__ieee754_pow+0x46>
 80107e0:	428e      	cmp	r6, r1
 80107e2:	d110      	bne.n	8010806 <__ieee754_pow+0x66>
 80107e4:	b178      	cbz	r0, 8010806 <__ieee754_pow+0x66>
 80107e6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80107ea:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80107ee:	ea54 0308 	orrs.w	r3, r4, r8
 80107f2:	f000 84b7 	beq.w	8011164 <__ieee754_pow+0x9c4>
 80107f6:	4873      	ldr	r0, [pc, #460]	; (80109c4 <__ieee754_pow+0x224>)
 80107f8:	b00d      	add	sp, #52	; 0x34
 80107fa:	ecbd 8b06 	vpop	{d8-d10}
 80107fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010802:	f001 bbbd 	b.w	8011f80 <nan>
 8010806:	f1b9 0f00 	cmp.w	r9, #0
 801080a:	da36      	bge.n	801087a <__ieee754_pow+0xda>
 801080c:	496e      	ldr	r1, [pc, #440]	; (80109c8 <__ieee754_pow+0x228>)
 801080e:	428e      	cmp	r6, r1
 8010810:	dc51      	bgt.n	80108b6 <__ieee754_pow+0x116>
 8010812:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8010816:	428e      	cmp	r6, r1
 8010818:	f340 84af 	ble.w	801117a <__ieee754_pow+0x9da>
 801081c:	1531      	asrs	r1, r6, #20
 801081e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8010822:	2914      	cmp	r1, #20
 8010824:	dd0f      	ble.n	8010846 <__ieee754_pow+0xa6>
 8010826:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 801082a:	fa20 fc01 	lsr.w	ip, r0, r1
 801082e:	fa0c f101 	lsl.w	r1, ip, r1
 8010832:	4281      	cmp	r1, r0
 8010834:	f040 84a1 	bne.w	801117a <__ieee754_pow+0x9da>
 8010838:	f00c 0c01 	and.w	ip, ip, #1
 801083c:	f1cc 0102 	rsb	r1, ip, #2
 8010840:	9100      	str	r1, [sp, #0]
 8010842:	b180      	cbz	r0, 8010866 <__ieee754_pow+0xc6>
 8010844:	e059      	b.n	80108fa <__ieee754_pow+0x15a>
 8010846:	2800      	cmp	r0, #0
 8010848:	d155      	bne.n	80108f6 <__ieee754_pow+0x156>
 801084a:	f1c1 0114 	rsb	r1, r1, #20
 801084e:	fa46 fc01 	asr.w	ip, r6, r1
 8010852:	fa0c f101 	lsl.w	r1, ip, r1
 8010856:	42b1      	cmp	r1, r6
 8010858:	f040 848c 	bne.w	8011174 <__ieee754_pow+0x9d4>
 801085c:	f00c 0c01 	and.w	ip, ip, #1
 8010860:	f1cc 0102 	rsb	r1, ip, #2
 8010864:	9100      	str	r1, [sp, #0]
 8010866:	4959      	ldr	r1, [pc, #356]	; (80109cc <__ieee754_pow+0x22c>)
 8010868:	428e      	cmp	r6, r1
 801086a:	d12d      	bne.n	80108c8 <__ieee754_pow+0x128>
 801086c:	2f00      	cmp	r7, #0
 801086e:	da79      	bge.n	8010964 <__ieee754_pow+0x1c4>
 8010870:	4956      	ldr	r1, [pc, #344]	; (80109cc <__ieee754_pow+0x22c>)
 8010872:	2000      	movs	r0, #0
 8010874:	f7f2 fdba 	bl	80033ec <__aeabi_ddiv>
 8010878:	e016      	b.n	80108a8 <__ieee754_pow+0x108>
 801087a:	2100      	movs	r1, #0
 801087c:	9100      	str	r1, [sp, #0]
 801087e:	2800      	cmp	r0, #0
 8010880:	d13b      	bne.n	80108fa <__ieee754_pow+0x15a>
 8010882:	494f      	ldr	r1, [pc, #316]	; (80109c0 <__ieee754_pow+0x220>)
 8010884:	428e      	cmp	r6, r1
 8010886:	d1ee      	bne.n	8010866 <__ieee754_pow+0xc6>
 8010888:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801088c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8010890:	ea53 0308 	orrs.w	r3, r3, r8
 8010894:	f000 8466 	beq.w	8011164 <__ieee754_pow+0x9c4>
 8010898:	4b4d      	ldr	r3, [pc, #308]	; (80109d0 <__ieee754_pow+0x230>)
 801089a:	429c      	cmp	r4, r3
 801089c:	dd0d      	ble.n	80108ba <__ieee754_pow+0x11a>
 801089e:	2f00      	cmp	r7, #0
 80108a0:	f280 8464 	bge.w	801116c <__ieee754_pow+0x9cc>
 80108a4:	2000      	movs	r0, #0
 80108a6:	2100      	movs	r1, #0
 80108a8:	ec41 0b10 	vmov	d0, r0, r1
 80108ac:	b00d      	add	sp, #52	; 0x34
 80108ae:	ecbd 8b06 	vpop	{d8-d10}
 80108b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108b6:	2102      	movs	r1, #2
 80108b8:	e7e0      	b.n	801087c <__ieee754_pow+0xdc>
 80108ba:	2f00      	cmp	r7, #0
 80108bc:	daf2      	bge.n	80108a4 <__ieee754_pow+0x104>
 80108be:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 80108c2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80108c6:	e7ef      	b.n	80108a8 <__ieee754_pow+0x108>
 80108c8:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 80108cc:	d104      	bne.n	80108d8 <__ieee754_pow+0x138>
 80108ce:	4610      	mov	r0, r2
 80108d0:	4619      	mov	r1, r3
 80108d2:	f7f2 fc61 	bl	8003198 <__aeabi_dmul>
 80108d6:	e7e7      	b.n	80108a8 <__ieee754_pow+0x108>
 80108d8:	493e      	ldr	r1, [pc, #248]	; (80109d4 <__ieee754_pow+0x234>)
 80108da:	428f      	cmp	r7, r1
 80108dc:	d10d      	bne.n	80108fa <__ieee754_pow+0x15a>
 80108de:	f1b9 0f00 	cmp.w	r9, #0
 80108e2:	db0a      	blt.n	80108fa <__ieee754_pow+0x15a>
 80108e4:	ec43 2b10 	vmov	d0, r2, r3
 80108e8:	b00d      	add	sp, #52	; 0x34
 80108ea:	ecbd 8b06 	vpop	{d8-d10}
 80108ee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108f2:	f000 bc77 	b.w	80111e4 <__ieee754_sqrt>
 80108f6:	2100      	movs	r1, #0
 80108f8:	9100      	str	r1, [sp, #0]
 80108fa:	ec43 2b10 	vmov	d0, r2, r3
 80108fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010902:	f7ff fa9d 	bl	800fe40 <fabs>
 8010906:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801090a:	ec51 0b10 	vmov	r0, r1, d0
 801090e:	f1b8 0f00 	cmp.w	r8, #0
 8010912:	d12a      	bne.n	801096a <__ieee754_pow+0x1ca>
 8010914:	b12c      	cbz	r4, 8010922 <__ieee754_pow+0x182>
 8010916:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 80109cc <__ieee754_pow+0x22c>
 801091a:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 801091e:	45e6      	cmp	lr, ip
 8010920:	d123      	bne.n	801096a <__ieee754_pow+0x1ca>
 8010922:	2f00      	cmp	r7, #0
 8010924:	da05      	bge.n	8010932 <__ieee754_pow+0x192>
 8010926:	4602      	mov	r2, r0
 8010928:	460b      	mov	r3, r1
 801092a:	2000      	movs	r0, #0
 801092c:	4927      	ldr	r1, [pc, #156]	; (80109cc <__ieee754_pow+0x22c>)
 801092e:	f7f2 fd5d 	bl	80033ec <__aeabi_ddiv>
 8010932:	f1b9 0f00 	cmp.w	r9, #0
 8010936:	dab7      	bge.n	80108a8 <__ieee754_pow+0x108>
 8010938:	9b00      	ldr	r3, [sp, #0]
 801093a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801093e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010942:	4323      	orrs	r3, r4
 8010944:	d108      	bne.n	8010958 <__ieee754_pow+0x1b8>
 8010946:	4602      	mov	r2, r0
 8010948:	460b      	mov	r3, r1
 801094a:	4610      	mov	r0, r2
 801094c:	4619      	mov	r1, r3
 801094e:	f7f2 fa6b 	bl	8002e28 <__aeabi_dsub>
 8010952:	4602      	mov	r2, r0
 8010954:	460b      	mov	r3, r1
 8010956:	e78d      	b.n	8010874 <__ieee754_pow+0xd4>
 8010958:	9b00      	ldr	r3, [sp, #0]
 801095a:	2b01      	cmp	r3, #1
 801095c:	d1a4      	bne.n	80108a8 <__ieee754_pow+0x108>
 801095e:	4602      	mov	r2, r0
 8010960:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010964:	4610      	mov	r0, r2
 8010966:	4619      	mov	r1, r3
 8010968:	e79e      	b.n	80108a8 <__ieee754_pow+0x108>
 801096a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 801096e:	f10c 35ff 	add.w	r5, ip, #4294967295
 8010972:	950a      	str	r5, [sp, #40]	; 0x28
 8010974:	9d00      	ldr	r5, [sp, #0]
 8010976:	46ac      	mov	ip, r5
 8010978:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801097a:	ea5c 0505 	orrs.w	r5, ip, r5
 801097e:	d0e4      	beq.n	801094a <__ieee754_pow+0x1aa>
 8010980:	4b15      	ldr	r3, [pc, #84]	; (80109d8 <__ieee754_pow+0x238>)
 8010982:	429e      	cmp	r6, r3
 8010984:	f340 80fc 	ble.w	8010b80 <__ieee754_pow+0x3e0>
 8010988:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801098c:	429e      	cmp	r6, r3
 801098e:	4b10      	ldr	r3, [pc, #64]	; (80109d0 <__ieee754_pow+0x230>)
 8010990:	dd07      	ble.n	80109a2 <__ieee754_pow+0x202>
 8010992:	429c      	cmp	r4, r3
 8010994:	dc0a      	bgt.n	80109ac <__ieee754_pow+0x20c>
 8010996:	2f00      	cmp	r7, #0
 8010998:	da84      	bge.n	80108a4 <__ieee754_pow+0x104>
 801099a:	a307      	add	r3, pc, #28	; (adr r3, 80109b8 <__ieee754_pow+0x218>)
 801099c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109a0:	e795      	b.n	80108ce <__ieee754_pow+0x12e>
 80109a2:	429c      	cmp	r4, r3
 80109a4:	dbf7      	blt.n	8010996 <__ieee754_pow+0x1f6>
 80109a6:	4b09      	ldr	r3, [pc, #36]	; (80109cc <__ieee754_pow+0x22c>)
 80109a8:	429c      	cmp	r4, r3
 80109aa:	dd17      	ble.n	80109dc <__ieee754_pow+0x23c>
 80109ac:	2f00      	cmp	r7, #0
 80109ae:	dcf4      	bgt.n	801099a <__ieee754_pow+0x1fa>
 80109b0:	e778      	b.n	80108a4 <__ieee754_pow+0x104>
 80109b2:	bf00      	nop
 80109b4:	f3af 8000 	nop.w
 80109b8:	8800759c 	.word	0x8800759c
 80109bc:	7e37e43c 	.word	0x7e37e43c
 80109c0:	7ff00000 	.word	0x7ff00000
 80109c4:	08013648 	.word	0x08013648
 80109c8:	433fffff 	.word	0x433fffff
 80109cc:	3ff00000 	.word	0x3ff00000
 80109d0:	3fefffff 	.word	0x3fefffff
 80109d4:	3fe00000 	.word	0x3fe00000
 80109d8:	41e00000 	.word	0x41e00000
 80109dc:	4b64      	ldr	r3, [pc, #400]	; (8010b70 <__ieee754_pow+0x3d0>)
 80109de:	2200      	movs	r2, #0
 80109e0:	f7f2 fa22 	bl	8002e28 <__aeabi_dsub>
 80109e4:	a356      	add	r3, pc, #344	; (adr r3, 8010b40 <__ieee754_pow+0x3a0>)
 80109e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109ea:	4604      	mov	r4, r0
 80109ec:	460d      	mov	r5, r1
 80109ee:	f7f2 fbd3 	bl	8003198 <__aeabi_dmul>
 80109f2:	a355      	add	r3, pc, #340	; (adr r3, 8010b48 <__ieee754_pow+0x3a8>)
 80109f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109f8:	4606      	mov	r6, r0
 80109fa:	460f      	mov	r7, r1
 80109fc:	4620      	mov	r0, r4
 80109fe:	4629      	mov	r1, r5
 8010a00:	f7f2 fbca 	bl	8003198 <__aeabi_dmul>
 8010a04:	4b5b      	ldr	r3, [pc, #364]	; (8010b74 <__ieee754_pow+0x3d4>)
 8010a06:	4682      	mov	sl, r0
 8010a08:	468b      	mov	fp, r1
 8010a0a:	2200      	movs	r2, #0
 8010a0c:	4620      	mov	r0, r4
 8010a0e:	4629      	mov	r1, r5
 8010a10:	f7f2 fbc2 	bl	8003198 <__aeabi_dmul>
 8010a14:	4602      	mov	r2, r0
 8010a16:	460b      	mov	r3, r1
 8010a18:	a14d      	add	r1, pc, #308	; (adr r1, 8010b50 <__ieee754_pow+0x3b0>)
 8010a1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a1e:	f7f2 fa03 	bl	8002e28 <__aeabi_dsub>
 8010a22:	4622      	mov	r2, r4
 8010a24:	462b      	mov	r3, r5
 8010a26:	f7f2 fbb7 	bl	8003198 <__aeabi_dmul>
 8010a2a:	4602      	mov	r2, r0
 8010a2c:	460b      	mov	r3, r1
 8010a2e:	2000      	movs	r0, #0
 8010a30:	4951      	ldr	r1, [pc, #324]	; (8010b78 <__ieee754_pow+0x3d8>)
 8010a32:	f7f2 f9f9 	bl	8002e28 <__aeabi_dsub>
 8010a36:	4622      	mov	r2, r4
 8010a38:	4680      	mov	r8, r0
 8010a3a:	4689      	mov	r9, r1
 8010a3c:	462b      	mov	r3, r5
 8010a3e:	4620      	mov	r0, r4
 8010a40:	4629      	mov	r1, r5
 8010a42:	f7f2 fba9 	bl	8003198 <__aeabi_dmul>
 8010a46:	4602      	mov	r2, r0
 8010a48:	460b      	mov	r3, r1
 8010a4a:	4640      	mov	r0, r8
 8010a4c:	4649      	mov	r1, r9
 8010a4e:	f7f2 fba3 	bl	8003198 <__aeabi_dmul>
 8010a52:	a341      	add	r3, pc, #260	; (adr r3, 8010b58 <__ieee754_pow+0x3b8>)
 8010a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a58:	f7f2 fb9e 	bl	8003198 <__aeabi_dmul>
 8010a5c:	4602      	mov	r2, r0
 8010a5e:	460b      	mov	r3, r1
 8010a60:	4650      	mov	r0, sl
 8010a62:	4659      	mov	r1, fp
 8010a64:	f7f2 f9e0 	bl	8002e28 <__aeabi_dsub>
 8010a68:	4602      	mov	r2, r0
 8010a6a:	460b      	mov	r3, r1
 8010a6c:	4680      	mov	r8, r0
 8010a6e:	4689      	mov	r9, r1
 8010a70:	4630      	mov	r0, r6
 8010a72:	4639      	mov	r1, r7
 8010a74:	f7f2 f9da 	bl	8002e2c <__adddf3>
 8010a78:	2400      	movs	r4, #0
 8010a7a:	4632      	mov	r2, r6
 8010a7c:	463b      	mov	r3, r7
 8010a7e:	4620      	mov	r0, r4
 8010a80:	460d      	mov	r5, r1
 8010a82:	f7f2 f9d1 	bl	8002e28 <__aeabi_dsub>
 8010a86:	4602      	mov	r2, r0
 8010a88:	460b      	mov	r3, r1
 8010a8a:	4640      	mov	r0, r8
 8010a8c:	4649      	mov	r1, r9
 8010a8e:	f7f2 f9cb 	bl	8002e28 <__aeabi_dsub>
 8010a92:	9b00      	ldr	r3, [sp, #0]
 8010a94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010a96:	3b01      	subs	r3, #1
 8010a98:	4313      	orrs	r3, r2
 8010a9a:	4682      	mov	sl, r0
 8010a9c:	468b      	mov	fp, r1
 8010a9e:	f040 81f1 	bne.w	8010e84 <__ieee754_pow+0x6e4>
 8010aa2:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8010b60 <__ieee754_pow+0x3c0>
 8010aa6:	eeb0 8a47 	vmov.f32	s16, s14
 8010aaa:	eef0 8a67 	vmov.f32	s17, s15
 8010aae:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010ab2:	2600      	movs	r6, #0
 8010ab4:	4632      	mov	r2, r6
 8010ab6:	463b      	mov	r3, r7
 8010ab8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010abc:	f7f2 f9b4 	bl	8002e28 <__aeabi_dsub>
 8010ac0:	4622      	mov	r2, r4
 8010ac2:	462b      	mov	r3, r5
 8010ac4:	f7f2 fb68 	bl	8003198 <__aeabi_dmul>
 8010ac8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010acc:	4680      	mov	r8, r0
 8010ace:	4689      	mov	r9, r1
 8010ad0:	4650      	mov	r0, sl
 8010ad2:	4659      	mov	r1, fp
 8010ad4:	f7f2 fb60 	bl	8003198 <__aeabi_dmul>
 8010ad8:	4602      	mov	r2, r0
 8010ada:	460b      	mov	r3, r1
 8010adc:	4640      	mov	r0, r8
 8010ade:	4649      	mov	r1, r9
 8010ae0:	f7f2 f9a4 	bl	8002e2c <__adddf3>
 8010ae4:	4632      	mov	r2, r6
 8010ae6:	463b      	mov	r3, r7
 8010ae8:	4680      	mov	r8, r0
 8010aea:	4689      	mov	r9, r1
 8010aec:	4620      	mov	r0, r4
 8010aee:	4629      	mov	r1, r5
 8010af0:	f7f2 fb52 	bl	8003198 <__aeabi_dmul>
 8010af4:	460b      	mov	r3, r1
 8010af6:	4604      	mov	r4, r0
 8010af8:	460d      	mov	r5, r1
 8010afa:	4602      	mov	r2, r0
 8010afc:	4649      	mov	r1, r9
 8010afe:	4640      	mov	r0, r8
 8010b00:	f7f2 f994 	bl	8002e2c <__adddf3>
 8010b04:	4b1d      	ldr	r3, [pc, #116]	; (8010b7c <__ieee754_pow+0x3dc>)
 8010b06:	4299      	cmp	r1, r3
 8010b08:	ec45 4b19 	vmov	d9, r4, r5
 8010b0c:	4606      	mov	r6, r0
 8010b0e:	460f      	mov	r7, r1
 8010b10:	468b      	mov	fp, r1
 8010b12:	f340 82fe 	ble.w	8011112 <__ieee754_pow+0x972>
 8010b16:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010b1a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8010b1e:	4303      	orrs	r3, r0
 8010b20:	f000 81f0 	beq.w	8010f04 <__ieee754_pow+0x764>
 8010b24:	a310      	add	r3, pc, #64	; (adr r3, 8010b68 <__ieee754_pow+0x3c8>)
 8010b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b2a:	ec51 0b18 	vmov	r0, r1, d8
 8010b2e:	f7f2 fb33 	bl	8003198 <__aeabi_dmul>
 8010b32:	a30d      	add	r3, pc, #52	; (adr r3, 8010b68 <__ieee754_pow+0x3c8>)
 8010b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b38:	e6cb      	b.n	80108d2 <__ieee754_pow+0x132>
 8010b3a:	bf00      	nop
 8010b3c:	f3af 8000 	nop.w
 8010b40:	60000000 	.word	0x60000000
 8010b44:	3ff71547 	.word	0x3ff71547
 8010b48:	f85ddf44 	.word	0xf85ddf44
 8010b4c:	3e54ae0b 	.word	0x3e54ae0b
 8010b50:	55555555 	.word	0x55555555
 8010b54:	3fd55555 	.word	0x3fd55555
 8010b58:	652b82fe 	.word	0x652b82fe
 8010b5c:	3ff71547 	.word	0x3ff71547
 8010b60:	00000000 	.word	0x00000000
 8010b64:	bff00000 	.word	0xbff00000
 8010b68:	8800759c 	.word	0x8800759c
 8010b6c:	7e37e43c 	.word	0x7e37e43c
 8010b70:	3ff00000 	.word	0x3ff00000
 8010b74:	3fd00000 	.word	0x3fd00000
 8010b78:	3fe00000 	.word	0x3fe00000
 8010b7c:	408fffff 	.word	0x408fffff
 8010b80:	4bd7      	ldr	r3, [pc, #860]	; (8010ee0 <__ieee754_pow+0x740>)
 8010b82:	ea03 0309 	and.w	r3, r3, r9
 8010b86:	2200      	movs	r2, #0
 8010b88:	b92b      	cbnz	r3, 8010b96 <__ieee754_pow+0x3f6>
 8010b8a:	4bd6      	ldr	r3, [pc, #856]	; (8010ee4 <__ieee754_pow+0x744>)
 8010b8c:	f7f2 fb04 	bl	8003198 <__aeabi_dmul>
 8010b90:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8010b94:	460c      	mov	r4, r1
 8010b96:	1523      	asrs	r3, r4, #20
 8010b98:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010b9c:	4413      	add	r3, r2
 8010b9e:	9309      	str	r3, [sp, #36]	; 0x24
 8010ba0:	4bd1      	ldr	r3, [pc, #836]	; (8010ee8 <__ieee754_pow+0x748>)
 8010ba2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8010ba6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8010baa:	429c      	cmp	r4, r3
 8010bac:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8010bb0:	dd08      	ble.n	8010bc4 <__ieee754_pow+0x424>
 8010bb2:	4bce      	ldr	r3, [pc, #824]	; (8010eec <__ieee754_pow+0x74c>)
 8010bb4:	429c      	cmp	r4, r3
 8010bb6:	f340 8163 	ble.w	8010e80 <__ieee754_pow+0x6e0>
 8010bba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010bbc:	3301      	adds	r3, #1
 8010bbe:	9309      	str	r3, [sp, #36]	; 0x24
 8010bc0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8010bc4:	2400      	movs	r4, #0
 8010bc6:	00e3      	lsls	r3, r4, #3
 8010bc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8010bca:	4bc9      	ldr	r3, [pc, #804]	; (8010ef0 <__ieee754_pow+0x750>)
 8010bcc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010bd0:	ed93 7b00 	vldr	d7, [r3]
 8010bd4:	4629      	mov	r1, r5
 8010bd6:	ec53 2b17 	vmov	r2, r3, d7
 8010bda:	eeb0 8a47 	vmov.f32	s16, s14
 8010bde:	eef0 8a67 	vmov.f32	s17, s15
 8010be2:	4682      	mov	sl, r0
 8010be4:	f7f2 f920 	bl	8002e28 <__aeabi_dsub>
 8010be8:	4652      	mov	r2, sl
 8010bea:	4606      	mov	r6, r0
 8010bec:	460f      	mov	r7, r1
 8010bee:	462b      	mov	r3, r5
 8010bf0:	ec51 0b18 	vmov	r0, r1, d8
 8010bf4:	f7f2 f91a 	bl	8002e2c <__adddf3>
 8010bf8:	4602      	mov	r2, r0
 8010bfa:	460b      	mov	r3, r1
 8010bfc:	2000      	movs	r0, #0
 8010bfe:	49bd      	ldr	r1, [pc, #756]	; (8010ef4 <__ieee754_pow+0x754>)
 8010c00:	f7f2 fbf4 	bl	80033ec <__aeabi_ddiv>
 8010c04:	ec41 0b19 	vmov	d9, r0, r1
 8010c08:	4602      	mov	r2, r0
 8010c0a:	460b      	mov	r3, r1
 8010c0c:	4630      	mov	r0, r6
 8010c0e:	4639      	mov	r1, r7
 8010c10:	f7f2 fac2 	bl	8003198 <__aeabi_dmul>
 8010c14:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010c18:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010c1c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010c20:	2300      	movs	r3, #0
 8010c22:	9304      	str	r3, [sp, #16]
 8010c24:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8010c28:	46ab      	mov	fp, r5
 8010c2a:	106d      	asrs	r5, r5, #1
 8010c2c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8010c30:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8010c34:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8010c38:	2200      	movs	r2, #0
 8010c3a:	4640      	mov	r0, r8
 8010c3c:	4649      	mov	r1, r9
 8010c3e:	4614      	mov	r4, r2
 8010c40:	461d      	mov	r5, r3
 8010c42:	f7f2 faa9 	bl	8003198 <__aeabi_dmul>
 8010c46:	4602      	mov	r2, r0
 8010c48:	460b      	mov	r3, r1
 8010c4a:	4630      	mov	r0, r6
 8010c4c:	4639      	mov	r1, r7
 8010c4e:	f7f2 f8eb 	bl	8002e28 <__aeabi_dsub>
 8010c52:	ec53 2b18 	vmov	r2, r3, d8
 8010c56:	4606      	mov	r6, r0
 8010c58:	460f      	mov	r7, r1
 8010c5a:	4620      	mov	r0, r4
 8010c5c:	4629      	mov	r1, r5
 8010c5e:	f7f2 f8e3 	bl	8002e28 <__aeabi_dsub>
 8010c62:	4602      	mov	r2, r0
 8010c64:	460b      	mov	r3, r1
 8010c66:	4650      	mov	r0, sl
 8010c68:	4659      	mov	r1, fp
 8010c6a:	f7f2 f8dd 	bl	8002e28 <__aeabi_dsub>
 8010c6e:	4642      	mov	r2, r8
 8010c70:	464b      	mov	r3, r9
 8010c72:	f7f2 fa91 	bl	8003198 <__aeabi_dmul>
 8010c76:	4602      	mov	r2, r0
 8010c78:	460b      	mov	r3, r1
 8010c7a:	4630      	mov	r0, r6
 8010c7c:	4639      	mov	r1, r7
 8010c7e:	f7f2 f8d3 	bl	8002e28 <__aeabi_dsub>
 8010c82:	ec53 2b19 	vmov	r2, r3, d9
 8010c86:	f7f2 fa87 	bl	8003198 <__aeabi_dmul>
 8010c8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010c8e:	ec41 0b18 	vmov	d8, r0, r1
 8010c92:	4610      	mov	r0, r2
 8010c94:	4619      	mov	r1, r3
 8010c96:	f7f2 fa7f 	bl	8003198 <__aeabi_dmul>
 8010c9a:	a37d      	add	r3, pc, #500	; (adr r3, 8010e90 <__ieee754_pow+0x6f0>)
 8010c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ca0:	4604      	mov	r4, r0
 8010ca2:	460d      	mov	r5, r1
 8010ca4:	f7f2 fa78 	bl	8003198 <__aeabi_dmul>
 8010ca8:	a37b      	add	r3, pc, #492	; (adr r3, 8010e98 <__ieee754_pow+0x6f8>)
 8010caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cae:	f7f2 f8bd 	bl	8002e2c <__adddf3>
 8010cb2:	4622      	mov	r2, r4
 8010cb4:	462b      	mov	r3, r5
 8010cb6:	f7f2 fa6f 	bl	8003198 <__aeabi_dmul>
 8010cba:	a379      	add	r3, pc, #484	; (adr r3, 8010ea0 <__ieee754_pow+0x700>)
 8010cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cc0:	f7f2 f8b4 	bl	8002e2c <__adddf3>
 8010cc4:	4622      	mov	r2, r4
 8010cc6:	462b      	mov	r3, r5
 8010cc8:	f7f2 fa66 	bl	8003198 <__aeabi_dmul>
 8010ccc:	a376      	add	r3, pc, #472	; (adr r3, 8010ea8 <__ieee754_pow+0x708>)
 8010cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cd2:	f7f2 f8ab 	bl	8002e2c <__adddf3>
 8010cd6:	4622      	mov	r2, r4
 8010cd8:	462b      	mov	r3, r5
 8010cda:	f7f2 fa5d 	bl	8003198 <__aeabi_dmul>
 8010cde:	a374      	add	r3, pc, #464	; (adr r3, 8010eb0 <__ieee754_pow+0x710>)
 8010ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ce4:	f7f2 f8a2 	bl	8002e2c <__adddf3>
 8010ce8:	4622      	mov	r2, r4
 8010cea:	462b      	mov	r3, r5
 8010cec:	f7f2 fa54 	bl	8003198 <__aeabi_dmul>
 8010cf0:	a371      	add	r3, pc, #452	; (adr r3, 8010eb8 <__ieee754_pow+0x718>)
 8010cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cf6:	f7f2 f899 	bl	8002e2c <__adddf3>
 8010cfa:	4622      	mov	r2, r4
 8010cfc:	4606      	mov	r6, r0
 8010cfe:	460f      	mov	r7, r1
 8010d00:	462b      	mov	r3, r5
 8010d02:	4620      	mov	r0, r4
 8010d04:	4629      	mov	r1, r5
 8010d06:	f7f2 fa47 	bl	8003198 <__aeabi_dmul>
 8010d0a:	4602      	mov	r2, r0
 8010d0c:	460b      	mov	r3, r1
 8010d0e:	4630      	mov	r0, r6
 8010d10:	4639      	mov	r1, r7
 8010d12:	f7f2 fa41 	bl	8003198 <__aeabi_dmul>
 8010d16:	4642      	mov	r2, r8
 8010d18:	4604      	mov	r4, r0
 8010d1a:	460d      	mov	r5, r1
 8010d1c:	464b      	mov	r3, r9
 8010d1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010d22:	f7f2 f883 	bl	8002e2c <__adddf3>
 8010d26:	ec53 2b18 	vmov	r2, r3, d8
 8010d2a:	f7f2 fa35 	bl	8003198 <__aeabi_dmul>
 8010d2e:	4622      	mov	r2, r4
 8010d30:	462b      	mov	r3, r5
 8010d32:	f7f2 f87b 	bl	8002e2c <__adddf3>
 8010d36:	4642      	mov	r2, r8
 8010d38:	4682      	mov	sl, r0
 8010d3a:	468b      	mov	fp, r1
 8010d3c:	464b      	mov	r3, r9
 8010d3e:	4640      	mov	r0, r8
 8010d40:	4649      	mov	r1, r9
 8010d42:	f7f2 fa29 	bl	8003198 <__aeabi_dmul>
 8010d46:	4b6c      	ldr	r3, [pc, #432]	; (8010ef8 <__ieee754_pow+0x758>)
 8010d48:	2200      	movs	r2, #0
 8010d4a:	4606      	mov	r6, r0
 8010d4c:	460f      	mov	r7, r1
 8010d4e:	f7f2 f86d 	bl	8002e2c <__adddf3>
 8010d52:	4652      	mov	r2, sl
 8010d54:	465b      	mov	r3, fp
 8010d56:	f7f2 f869 	bl	8002e2c <__adddf3>
 8010d5a:	9c04      	ldr	r4, [sp, #16]
 8010d5c:	460d      	mov	r5, r1
 8010d5e:	4622      	mov	r2, r4
 8010d60:	460b      	mov	r3, r1
 8010d62:	4640      	mov	r0, r8
 8010d64:	4649      	mov	r1, r9
 8010d66:	f7f2 fa17 	bl	8003198 <__aeabi_dmul>
 8010d6a:	4b63      	ldr	r3, [pc, #396]	; (8010ef8 <__ieee754_pow+0x758>)
 8010d6c:	4680      	mov	r8, r0
 8010d6e:	4689      	mov	r9, r1
 8010d70:	2200      	movs	r2, #0
 8010d72:	4620      	mov	r0, r4
 8010d74:	4629      	mov	r1, r5
 8010d76:	f7f2 f857 	bl	8002e28 <__aeabi_dsub>
 8010d7a:	4632      	mov	r2, r6
 8010d7c:	463b      	mov	r3, r7
 8010d7e:	f7f2 f853 	bl	8002e28 <__aeabi_dsub>
 8010d82:	4602      	mov	r2, r0
 8010d84:	460b      	mov	r3, r1
 8010d86:	4650      	mov	r0, sl
 8010d88:	4659      	mov	r1, fp
 8010d8a:	f7f2 f84d 	bl	8002e28 <__aeabi_dsub>
 8010d8e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010d92:	f7f2 fa01 	bl	8003198 <__aeabi_dmul>
 8010d96:	4622      	mov	r2, r4
 8010d98:	4606      	mov	r6, r0
 8010d9a:	460f      	mov	r7, r1
 8010d9c:	462b      	mov	r3, r5
 8010d9e:	ec51 0b18 	vmov	r0, r1, d8
 8010da2:	f7f2 f9f9 	bl	8003198 <__aeabi_dmul>
 8010da6:	4602      	mov	r2, r0
 8010da8:	460b      	mov	r3, r1
 8010daa:	4630      	mov	r0, r6
 8010dac:	4639      	mov	r1, r7
 8010dae:	f7f2 f83d 	bl	8002e2c <__adddf3>
 8010db2:	4606      	mov	r6, r0
 8010db4:	460f      	mov	r7, r1
 8010db6:	4602      	mov	r2, r0
 8010db8:	460b      	mov	r3, r1
 8010dba:	4640      	mov	r0, r8
 8010dbc:	4649      	mov	r1, r9
 8010dbe:	f7f2 f835 	bl	8002e2c <__adddf3>
 8010dc2:	9c04      	ldr	r4, [sp, #16]
 8010dc4:	a33e      	add	r3, pc, #248	; (adr r3, 8010ec0 <__ieee754_pow+0x720>)
 8010dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dca:	4620      	mov	r0, r4
 8010dcc:	460d      	mov	r5, r1
 8010dce:	f7f2 f9e3 	bl	8003198 <__aeabi_dmul>
 8010dd2:	4642      	mov	r2, r8
 8010dd4:	ec41 0b18 	vmov	d8, r0, r1
 8010dd8:	464b      	mov	r3, r9
 8010dda:	4620      	mov	r0, r4
 8010ddc:	4629      	mov	r1, r5
 8010dde:	f7f2 f823 	bl	8002e28 <__aeabi_dsub>
 8010de2:	4602      	mov	r2, r0
 8010de4:	460b      	mov	r3, r1
 8010de6:	4630      	mov	r0, r6
 8010de8:	4639      	mov	r1, r7
 8010dea:	f7f2 f81d 	bl	8002e28 <__aeabi_dsub>
 8010dee:	a336      	add	r3, pc, #216	; (adr r3, 8010ec8 <__ieee754_pow+0x728>)
 8010df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010df4:	f7f2 f9d0 	bl	8003198 <__aeabi_dmul>
 8010df8:	a335      	add	r3, pc, #212	; (adr r3, 8010ed0 <__ieee754_pow+0x730>)
 8010dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dfe:	4606      	mov	r6, r0
 8010e00:	460f      	mov	r7, r1
 8010e02:	4620      	mov	r0, r4
 8010e04:	4629      	mov	r1, r5
 8010e06:	f7f2 f9c7 	bl	8003198 <__aeabi_dmul>
 8010e0a:	4602      	mov	r2, r0
 8010e0c:	460b      	mov	r3, r1
 8010e0e:	4630      	mov	r0, r6
 8010e10:	4639      	mov	r1, r7
 8010e12:	f7f2 f80b 	bl	8002e2c <__adddf3>
 8010e16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010e18:	4b38      	ldr	r3, [pc, #224]	; (8010efc <__ieee754_pow+0x75c>)
 8010e1a:	4413      	add	r3, r2
 8010e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e20:	f7f2 f804 	bl	8002e2c <__adddf3>
 8010e24:	4682      	mov	sl, r0
 8010e26:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010e28:	468b      	mov	fp, r1
 8010e2a:	f7f2 f94b 	bl	80030c4 <__aeabi_i2d>
 8010e2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010e30:	4b33      	ldr	r3, [pc, #204]	; (8010f00 <__ieee754_pow+0x760>)
 8010e32:	4413      	add	r3, r2
 8010e34:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010e38:	4606      	mov	r6, r0
 8010e3a:	460f      	mov	r7, r1
 8010e3c:	4652      	mov	r2, sl
 8010e3e:	465b      	mov	r3, fp
 8010e40:	ec51 0b18 	vmov	r0, r1, d8
 8010e44:	f7f1 fff2 	bl	8002e2c <__adddf3>
 8010e48:	4642      	mov	r2, r8
 8010e4a:	464b      	mov	r3, r9
 8010e4c:	f7f1 ffee 	bl	8002e2c <__adddf3>
 8010e50:	4632      	mov	r2, r6
 8010e52:	463b      	mov	r3, r7
 8010e54:	f7f1 ffea 	bl	8002e2c <__adddf3>
 8010e58:	9c04      	ldr	r4, [sp, #16]
 8010e5a:	4632      	mov	r2, r6
 8010e5c:	463b      	mov	r3, r7
 8010e5e:	4620      	mov	r0, r4
 8010e60:	460d      	mov	r5, r1
 8010e62:	f7f1 ffe1 	bl	8002e28 <__aeabi_dsub>
 8010e66:	4642      	mov	r2, r8
 8010e68:	464b      	mov	r3, r9
 8010e6a:	f7f1 ffdd 	bl	8002e28 <__aeabi_dsub>
 8010e6e:	ec53 2b18 	vmov	r2, r3, d8
 8010e72:	f7f1 ffd9 	bl	8002e28 <__aeabi_dsub>
 8010e76:	4602      	mov	r2, r0
 8010e78:	460b      	mov	r3, r1
 8010e7a:	4650      	mov	r0, sl
 8010e7c:	4659      	mov	r1, fp
 8010e7e:	e606      	b.n	8010a8e <__ieee754_pow+0x2ee>
 8010e80:	2401      	movs	r4, #1
 8010e82:	e6a0      	b.n	8010bc6 <__ieee754_pow+0x426>
 8010e84:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8010ed8 <__ieee754_pow+0x738>
 8010e88:	e60d      	b.n	8010aa6 <__ieee754_pow+0x306>
 8010e8a:	bf00      	nop
 8010e8c:	f3af 8000 	nop.w
 8010e90:	4a454eef 	.word	0x4a454eef
 8010e94:	3fca7e28 	.word	0x3fca7e28
 8010e98:	93c9db65 	.word	0x93c9db65
 8010e9c:	3fcd864a 	.word	0x3fcd864a
 8010ea0:	a91d4101 	.word	0xa91d4101
 8010ea4:	3fd17460 	.word	0x3fd17460
 8010ea8:	518f264d 	.word	0x518f264d
 8010eac:	3fd55555 	.word	0x3fd55555
 8010eb0:	db6fabff 	.word	0xdb6fabff
 8010eb4:	3fdb6db6 	.word	0x3fdb6db6
 8010eb8:	33333303 	.word	0x33333303
 8010ebc:	3fe33333 	.word	0x3fe33333
 8010ec0:	e0000000 	.word	0xe0000000
 8010ec4:	3feec709 	.word	0x3feec709
 8010ec8:	dc3a03fd 	.word	0xdc3a03fd
 8010ecc:	3feec709 	.word	0x3feec709
 8010ed0:	145b01f5 	.word	0x145b01f5
 8010ed4:	be3e2fe0 	.word	0xbe3e2fe0
 8010ed8:	00000000 	.word	0x00000000
 8010edc:	3ff00000 	.word	0x3ff00000
 8010ee0:	7ff00000 	.word	0x7ff00000
 8010ee4:	43400000 	.word	0x43400000
 8010ee8:	0003988e 	.word	0x0003988e
 8010eec:	000bb679 	.word	0x000bb679
 8010ef0:	08013828 	.word	0x08013828
 8010ef4:	3ff00000 	.word	0x3ff00000
 8010ef8:	40080000 	.word	0x40080000
 8010efc:	08013848 	.word	0x08013848
 8010f00:	08013838 	.word	0x08013838
 8010f04:	a3b5      	add	r3, pc, #724	; (adr r3, 80111dc <__ieee754_pow+0xa3c>)
 8010f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f0a:	4640      	mov	r0, r8
 8010f0c:	4649      	mov	r1, r9
 8010f0e:	f7f1 ff8d 	bl	8002e2c <__adddf3>
 8010f12:	4622      	mov	r2, r4
 8010f14:	ec41 0b1a 	vmov	d10, r0, r1
 8010f18:	462b      	mov	r3, r5
 8010f1a:	4630      	mov	r0, r6
 8010f1c:	4639      	mov	r1, r7
 8010f1e:	f7f1 ff83 	bl	8002e28 <__aeabi_dsub>
 8010f22:	4602      	mov	r2, r0
 8010f24:	460b      	mov	r3, r1
 8010f26:	ec51 0b1a 	vmov	r0, r1, d10
 8010f2a:	f7f2 fbc5 	bl	80036b8 <__aeabi_dcmpgt>
 8010f2e:	2800      	cmp	r0, #0
 8010f30:	f47f adf8 	bne.w	8010b24 <__ieee754_pow+0x384>
 8010f34:	4aa4      	ldr	r2, [pc, #656]	; (80111c8 <__ieee754_pow+0xa28>)
 8010f36:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010f3a:	4293      	cmp	r3, r2
 8010f3c:	f340 810b 	ble.w	8011156 <__ieee754_pow+0x9b6>
 8010f40:	151b      	asrs	r3, r3, #20
 8010f42:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8010f46:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8010f4a:	fa4a f303 	asr.w	r3, sl, r3
 8010f4e:	445b      	add	r3, fp
 8010f50:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8010f54:	4e9d      	ldr	r6, [pc, #628]	; (80111cc <__ieee754_pow+0xa2c>)
 8010f56:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8010f5a:	4116      	asrs	r6, r2
 8010f5c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8010f60:	2000      	movs	r0, #0
 8010f62:	ea23 0106 	bic.w	r1, r3, r6
 8010f66:	f1c2 0214 	rsb	r2, r2, #20
 8010f6a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8010f6e:	fa4a fa02 	asr.w	sl, sl, r2
 8010f72:	f1bb 0f00 	cmp.w	fp, #0
 8010f76:	4602      	mov	r2, r0
 8010f78:	460b      	mov	r3, r1
 8010f7a:	4620      	mov	r0, r4
 8010f7c:	4629      	mov	r1, r5
 8010f7e:	bfb8      	it	lt
 8010f80:	f1ca 0a00 	rsblt	sl, sl, #0
 8010f84:	f7f1 ff50 	bl	8002e28 <__aeabi_dsub>
 8010f88:	ec41 0b19 	vmov	d9, r0, r1
 8010f8c:	4642      	mov	r2, r8
 8010f8e:	464b      	mov	r3, r9
 8010f90:	ec51 0b19 	vmov	r0, r1, d9
 8010f94:	f7f1 ff4a 	bl	8002e2c <__adddf3>
 8010f98:	2400      	movs	r4, #0
 8010f9a:	a379      	add	r3, pc, #484	; (adr r3, 8011180 <__ieee754_pow+0x9e0>)
 8010f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fa0:	4620      	mov	r0, r4
 8010fa2:	460d      	mov	r5, r1
 8010fa4:	f7f2 f8f8 	bl	8003198 <__aeabi_dmul>
 8010fa8:	ec53 2b19 	vmov	r2, r3, d9
 8010fac:	4606      	mov	r6, r0
 8010fae:	460f      	mov	r7, r1
 8010fb0:	4620      	mov	r0, r4
 8010fb2:	4629      	mov	r1, r5
 8010fb4:	f7f1 ff38 	bl	8002e28 <__aeabi_dsub>
 8010fb8:	4602      	mov	r2, r0
 8010fba:	460b      	mov	r3, r1
 8010fbc:	4640      	mov	r0, r8
 8010fbe:	4649      	mov	r1, r9
 8010fc0:	f7f1 ff32 	bl	8002e28 <__aeabi_dsub>
 8010fc4:	a370      	add	r3, pc, #448	; (adr r3, 8011188 <__ieee754_pow+0x9e8>)
 8010fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fca:	f7f2 f8e5 	bl	8003198 <__aeabi_dmul>
 8010fce:	a370      	add	r3, pc, #448	; (adr r3, 8011190 <__ieee754_pow+0x9f0>)
 8010fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fd4:	4680      	mov	r8, r0
 8010fd6:	4689      	mov	r9, r1
 8010fd8:	4620      	mov	r0, r4
 8010fda:	4629      	mov	r1, r5
 8010fdc:	f7f2 f8dc 	bl	8003198 <__aeabi_dmul>
 8010fe0:	4602      	mov	r2, r0
 8010fe2:	460b      	mov	r3, r1
 8010fe4:	4640      	mov	r0, r8
 8010fe6:	4649      	mov	r1, r9
 8010fe8:	f7f1 ff20 	bl	8002e2c <__adddf3>
 8010fec:	4604      	mov	r4, r0
 8010fee:	460d      	mov	r5, r1
 8010ff0:	4602      	mov	r2, r0
 8010ff2:	460b      	mov	r3, r1
 8010ff4:	4630      	mov	r0, r6
 8010ff6:	4639      	mov	r1, r7
 8010ff8:	f7f1 ff18 	bl	8002e2c <__adddf3>
 8010ffc:	4632      	mov	r2, r6
 8010ffe:	463b      	mov	r3, r7
 8011000:	4680      	mov	r8, r0
 8011002:	4689      	mov	r9, r1
 8011004:	f7f1 ff10 	bl	8002e28 <__aeabi_dsub>
 8011008:	4602      	mov	r2, r0
 801100a:	460b      	mov	r3, r1
 801100c:	4620      	mov	r0, r4
 801100e:	4629      	mov	r1, r5
 8011010:	f7f1 ff0a 	bl	8002e28 <__aeabi_dsub>
 8011014:	4642      	mov	r2, r8
 8011016:	4606      	mov	r6, r0
 8011018:	460f      	mov	r7, r1
 801101a:	464b      	mov	r3, r9
 801101c:	4640      	mov	r0, r8
 801101e:	4649      	mov	r1, r9
 8011020:	f7f2 f8ba 	bl	8003198 <__aeabi_dmul>
 8011024:	a35c      	add	r3, pc, #368	; (adr r3, 8011198 <__ieee754_pow+0x9f8>)
 8011026:	e9d3 2300 	ldrd	r2, r3, [r3]
 801102a:	4604      	mov	r4, r0
 801102c:	460d      	mov	r5, r1
 801102e:	f7f2 f8b3 	bl	8003198 <__aeabi_dmul>
 8011032:	a35b      	add	r3, pc, #364	; (adr r3, 80111a0 <__ieee754_pow+0xa00>)
 8011034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011038:	f7f1 fef6 	bl	8002e28 <__aeabi_dsub>
 801103c:	4622      	mov	r2, r4
 801103e:	462b      	mov	r3, r5
 8011040:	f7f2 f8aa 	bl	8003198 <__aeabi_dmul>
 8011044:	a358      	add	r3, pc, #352	; (adr r3, 80111a8 <__ieee754_pow+0xa08>)
 8011046:	e9d3 2300 	ldrd	r2, r3, [r3]
 801104a:	f7f1 feef 	bl	8002e2c <__adddf3>
 801104e:	4622      	mov	r2, r4
 8011050:	462b      	mov	r3, r5
 8011052:	f7f2 f8a1 	bl	8003198 <__aeabi_dmul>
 8011056:	a356      	add	r3, pc, #344	; (adr r3, 80111b0 <__ieee754_pow+0xa10>)
 8011058:	e9d3 2300 	ldrd	r2, r3, [r3]
 801105c:	f7f1 fee4 	bl	8002e28 <__aeabi_dsub>
 8011060:	4622      	mov	r2, r4
 8011062:	462b      	mov	r3, r5
 8011064:	f7f2 f898 	bl	8003198 <__aeabi_dmul>
 8011068:	a353      	add	r3, pc, #332	; (adr r3, 80111b8 <__ieee754_pow+0xa18>)
 801106a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801106e:	f7f1 fedd 	bl	8002e2c <__adddf3>
 8011072:	4622      	mov	r2, r4
 8011074:	462b      	mov	r3, r5
 8011076:	f7f2 f88f 	bl	8003198 <__aeabi_dmul>
 801107a:	4602      	mov	r2, r0
 801107c:	460b      	mov	r3, r1
 801107e:	4640      	mov	r0, r8
 8011080:	4649      	mov	r1, r9
 8011082:	f7f1 fed1 	bl	8002e28 <__aeabi_dsub>
 8011086:	4604      	mov	r4, r0
 8011088:	460d      	mov	r5, r1
 801108a:	4602      	mov	r2, r0
 801108c:	460b      	mov	r3, r1
 801108e:	4640      	mov	r0, r8
 8011090:	4649      	mov	r1, r9
 8011092:	f7f2 f881 	bl	8003198 <__aeabi_dmul>
 8011096:	2200      	movs	r2, #0
 8011098:	ec41 0b19 	vmov	d9, r0, r1
 801109c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80110a0:	4620      	mov	r0, r4
 80110a2:	4629      	mov	r1, r5
 80110a4:	f7f1 fec0 	bl	8002e28 <__aeabi_dsub>
 80110a8:	4602      	mov	r2, r0
 80110aa:	460b      	mov	r3, r1
 80110ac:	ec51 0b19 	vmov	r0, r1, d9
 80110b0:	f7f2 f99c 	bl	80033ec <__aeabi_ddiv>
 80110b4:	4632      	mov	r2, r6
 80110b6:	4604      	mov	r4, r0
 80110b8:	460d      	mov	r5, r1
 80110ba:	463b      	mov	r3, r7
 80110bc:	4640      	mov	r0, r8
 80110be:	4649      	mov	r1, r9
 80110c0:	f7f2 f86a 	bl	8003198 <__aeabi_dmul>
 80110c4:	4632      	mov	r2, r6
 80110c6:	463b      	mov	r3, r7
 80110c8:	f7f1 feb0 	bl	8002e2c <__adddf3>
 80110cc:	4602      	mov	r2, r0
 80110ce:	460b      	mov	r3, r1
 80110d0:	4620      	mov	r0, r4
 80110d2:	4629      	mov	r1, r5
 80110d4:	f7f1 fea8 	bl	8002e28 <__aeabi_dsub>
 80110d8:	4642      	mov	r2, r8
 80110da:	464b      	mov	r3, r9
 80110dc:	f7f1 fea4 	bl	8002e28 <__aeabi_dsub>
 80110e0:	460b      	mov	r3, r1
 80110e2:	4602      	mov	r2, r0
 80110e4:	493a      	ldr	r1, [pc, #232]	; (80111d0 <__ieee754_pow+0xa30>)
 80110e6:	2000      	movs	r0, #0
 80110e8:	f7f1 fe9e 	bl	8002e28 <__aeabi_dsub>
 80110ec:	e9cd 0100 	strd	r0, r1, [sp]
 80110f0:	9b01      	ldr	r3, [sp, #4]
 80110f2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80110f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80110fa:	da2f      	bge.n	801115c <__ieee754_pow+0x9bc>
 80110fc:	4650      	mov	r0, sl
 80110fe:	ed9d 0b00 	vldr	d0, [sp]
 8011102:	f000 ffd1 	bl	80120a8 <scalbn>
 8011106:	ec51 0b10 	vmov	r0, r1, d0
 801110a:	ec53 2b18 	vmov	r2, r3, d8
 801110e:	f7ff bbe0 	b.w	80108d2 <__ieee754_pow+0x132>
 8011112:	4b30      	ldr	r3, [pc, #192]	; (80111d4 <__ieee754_pow+0xa34>)
 8011114:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8011118:	429e      	cmp	r6, r3
 801111a:	f77f af0b 	ble.w	8010f34 <__ieee754_pow+0x794>
 801111e:	4b2e      	ldr	r3, [pc, #184]	; (80111d8 <__ieee754_pow+0xa38>)
 8011120:	440b      	add	r3, r1
 8011122:	4303      	orrs	r3, r0
 8011124:	d00b      	beq.n	801113e <__ieee754_pow+0x99e>
 8011126:	a326      	add	r3, pc, #152	; (adr r3, 80111c0 <__ieee754_pow+0xa20>)
 8011128:	e9d3 2300 	ldrd	r2, r3, [r3]
 801112c:	ec51 0b18 	vmov	r0, r1, d8
 8011130:	f7f2 f832 	bl	8003198 <__aeabi_dmul>
 8011134:	a322      	add	r3, pc, #136	; (adr r3, 80111c0 <__ieee754_pow+0xa20>)
 8011136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801113a:	f7ff bbca 	b.w	80108d2 <__ieee754_pow+0x132>
 801113e:	4622      	mov	r2, r4
 8011140:	462b      	mov	r3, r5
 8011142:	f7f1 fe71 	bl	8002e28 <__aeabi_dsub>
 8011146:	4642      	mov	r2, r8
 8011148:	464b      	mov	r3, r9
 801114a:	f7f2 faab 	bl	80036a4 <__aeabi_dcmpge>
 801114e:	2800      	cmp	r0, #0
 8011150:	f43f aef0 	beq.w	8010f34 <__ieee754_pow+0x794>
 8011154:	e7e7      	b.n	8011126 <__ieee754_pow+0x986>
 8011156:	f04f 0a00 	mov.w	sl, #0
 801115a:	e717      	b.n	8010f8c <__ieee754_pow+0x7ec>
 801115c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011160:	4619      	mov	r1, r3
 8011162:	e7d2      	b.n	801110a <__ieee754_pow+0x96a>
 8011164:	491a      	ldr	r1, [pc, #104]	; (80111d0 <__ieee754_pow+0xa30>)
 8011166:	2000      	movs	r0, #0
 8011168:	f7ff bb9e 	b.w	80108a8 <__ieee754_pow+0x108>
 801116c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011170:	f7ff bb9a 	b.w	80108a8 <__ieee754_pow+0x108>
 8011174:	9000      	str	r0, [sp, #0]
 8011176:	f7ff bb76 	b.w	8010866 <__ieee754_pow+0xc6>
 801117a:	2100      	movs	r1, #0
 801117c:	f7ff bb60 	b.w	8010840 <__ieee754_pow+0xa0>
 8011180:	00000000 	.word	0x00000000
 8011184:	3fe62e43 	.word	0x3fe62e43
 8011188:	fefa39ef 	.word	0xfefa39ef
 801118c:	3fe62e42 	.word	0x3fe62e42
 8011190:	0ca86c39 	.word	0x0ca86c39
 8011194:	be205c61 	.word	0xbe205c61
 8011198:	72bea4d0 	.word	0x72bea4d0
 801119c:	3e663769 	.word	0x3e663769
 80111a0:	c5d26bf1 	.word	0xc5d26bf1
 80111a4:	3ebbbd41 	.word	0x3ebbbd41
 80111a8:	af25de2c 	.word	0xaf25de2c
 80111ac:	3f11566a 	.word	0x3f11566a
 80111b0:	16bebd93 	.word	0x16bebd93
 80111b4:	3f66c16c 	.word	0x3f66c16c
 80111b8:	5555553e 	.word	0x5555553e
 80111bc:	3fc55555 	.word	0x3fc55555
 80111c0:	c2f8f359 	.word	0xc2f8f359
 80111c4:	01a56e1f 	.word	0x01a56e1f
 80111c8:	3fe00000 	.word	0x3fe00000
 80111cc:	000fffff 	.word	0x000fffff
 80111d0:	3ff00000 	.word	0x3ff00000
 80111d4:	4090cbff 	.word	0x4090cbff
 80111d8:	3f6f3400 	.word	0x3f6f3400
 80111dc:	652b82fe 	.word	0x652b82fe
 80111e0:	3c971547 	.word	0x3c971547

080111e4 <__ieee754_sqrt>:
 80111e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111e8:	ec55 4b10 	vmov	r4, r5, d0
 80111ec:	4e56      	ldr	r6, [pc, #344]	; (8011348 <__ieee754_sqrt+0x164>)
 80111ee:	43ae      	bics	r6, r5
 80111f0:	ee10 0a10 	vmov	r0, s0
 80111f4:	ee10 3a10 	vmov	r3, s0
 80111f8:	4629      	mov	r1, r5
 80111fa:	462a      	mov	r2, r5
 80111fc:	d110      	bne.n	8011220 <__ieee754_sqrt+0x3c>
 80111fe:	ee10 2a10 	vmov	r2, s0
 8011202:	462b      	mov	r3, r5
 8011204:	f7f1 ffc8 	bl	8003198 <__aeabi_dmul>
 8011208:	4602      	mov	r2, r0
 801120a:	460b      	mov	r3, r1
 801120c:	4620      	mov	r0, r4
 801120e:	4629      	mov	r1, r5
 8011210:	f7f1 fe0c 	bl	8002e2c <__adddf3>
 8011214:	4604      	mov	r4, r0
 8011216:	460d      	mov	r5, r1
 8011218:	ec45 4b10 	vmov	d0, r4, r5
 801121c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011220:	2d00      	cmp	r5, #0
 8011222:	dc10      	bgt.n	8011246 <__ieee754_sqrt+0x62>
 8011224:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8011228:	4330      	orrs	r0, r6
 801122a:	d0f5      	beq.n	8011218 <__ieee754_sqrt+0x34>
 801122c:	b15d      	cbz	r5, 8011246 <__ieee754_sqrt+0x62>
 801122e:	ee10 2a10 	vmov	r2, s0
 8011232:	462b      	mov	r3, r5
 8011234:	ee10 0a10 	vmov	r0, s0
 8011238:	f7f1 fdf6 	bl	8002e28 <__aeabi_dsub>
 801123c:	4602      	mov	r2, r0
 801123e:	460b      	mov	r3, r1
 8011240:	f7f2 f8d4 	bl	80033ec <__aeabi_ddiv>
 8011244:	e7e6      	b.n	8011214 <__ieee754_sqrt+0x30>
 8011246:	1509      	asrs	r1, r1, #20
 8011248:	d076      	beq.n	8011338 <__ieee754_sqrt+0x154>
 801124a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801124e:	07ce      	lsls	r6, r1, #31
 8011250:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8011254:	bf5e      	ittt	pl
 8011256:	0fda      	lsrpl	r2, r3, #31
 8011258:	005b      	lslpl	r3, r3, #1
 801125a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 801125e:	0fda      	lsrs	r2, r3, #31
 8011260:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8011264:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8011268:	2000      	movs	r0, #0
 801126a:	106d      	asrs	r5, r5, #1
 801126c:	005b      	lsls	r3, r3, #1
 801126e:	f04f 0e16 	mov.w	lr, #22
 8011272:	4684      	mov	ip, r0
 8011274:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8011278:	eb0c 0401 	add.w	r4, ip, r1
 801127c:	4294      	cmp	r4, r2
 801127e:	bfde      	ittt	le
 8011280:	1b12      	suble	r2, r2, r4
 8011282:	eb04 0c01 	addle.w	ip, r4, r1
 8011286:	1840      	addle	r0, r0, r1
 8011288:	0052      	lsls	r2, r2, #1
 801128a:	f1be 0e01 	subs.w	lr, lr, #1
 801128e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8011292:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8011296:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801129a:	d1ed      	bne.n	8011278 <__ieee754_sqrt+0x94>
 801129c:	4671      	mov	r1, lr
 801129e:	2720      	movs	r7, #32
 80112a0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80112a4:	4562      	cmp	r2, ip
 80112a6:	eb04 060e 	add.w	r6, r4, lr
 80112aa:	dc02      	bgt.n	80112b2 <__ieee754_sqrt+0xce>
 80112ac:	d113      	bne.n	80112d6 <__ieee754_sqrt+0xf2>
 80112ae:	429e      	cmp	r6, r3
 80112b0:	d811      	bhi.n	80112d6 <__ieee754_sqrt+0xf2>
 80112b2:	2e00      	cmp	r6, #0
 80112b4:	eb06 0e04 	add.w	lr, r6, r4
 80112b8:	da43      	bge.n	8011342 <__ieee754_sqrt+0x15e>
 80112ba:	f1be 0f00 	cmp.w	lr, #0
 80112be:	db40      	blt.n	8011342 <__ieee754_sqrt+0x15e>
 80112c0:	f10c 0801 	add.w	r8, ip, #1
 80112c4:	eba2 020c 	sub.w	r2, r2, ip
 80112c8:	429e      	cmp	r6, r3
 80112ca:	bf88      	it	hi
 80112cc:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80112d0:	1b9b      	subs	r3, r3, r6
 80112d2:	4421      	add	r1, r4
 80112d4:	46c4      	mov	ip, r8
 80112d6:	0052      	lsls	r2, r2, #1
 80112d8:	3f01      	subs	r7, #1
 80112da:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80112de:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80112e2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80112e6:	d1dd      	bne.n	80112a4 <__ieee754_sqrt+0xc0>
 80112e8:	4313      	orrs	r3, r2
 80112ea:	d006      	beq.n	80112fa <__ieee754_sqrt+0x116>
 80112ec:	1c4c      	adds	r4, r1, #1
 80112ee:	bf13      	iteet	ne
 80112f0:	3101      	addne	r1, #1
 80112f2:	3001      	addeq	r0, #1
 80112f4:	4639      	moveq	r1, r7
 80112f6:	f021 0101 	bicne.w	r1, r1, #1
 80112fa:	1043      	asrs	r3, r0, #1
 80112fc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8011300:	0849      	lsrs	r1, r1, #1
 8011302:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8011306:	07c2      	lsls	r2, r0, #31
 8011308:	bf48      	it	mi
 801130a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 801130e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8011312:	460c      	mov	r4, r1
 8011314:	463d      	mov	r5, r7
 8011316:	e77f      	b.n	8011218 <__ieee754_sqrt+0x34>
 8011318:	0ada      	lsrs	r2, r3, #11
 801131a:	3815      	subs	r0, #21
 801131c:	055b      	lsls	r3, r3, #21
 801131e:	2a00      	cmp	r2, #0
 8011320:	d0fa      	beq.n	8011318 <__ieee754_sqrt+0x134>
 8011322:	02d7      	lsls	r7, r2, #11
 8011324:	d50a      	bpl.n	801133c <__ieee754_sqrt+0x158>
 8011326:	f1c1 0420 	rsb	r4, r1, #32
 801132a:	fa23 f404 	lsr.w	r4, r3, r4
 801132e:	1e4d      	subs	r5, r1, #1
 8011330:	408b      	lsls	r3, r1
 8011332:	4322      	orrs	r2, r4
 8011334:	1b41      	subs	r1, r0, r5
 8011336:	e788      	b.n	801124a <__ieee754_sqrt+0x66>
 8011338:	4608      	mov	r0, r1
 801133a:	e7f0      	b.n	801131e <__ieee754_sqrt+0x13a>
 801133c:	0052      	lsls	r2, r2, #1
 801133e:	3101      	adds	r1, #1
 8011340:	e7ef      	b.n	8011322 <__ieee754_sqrt+0x13e>
 8011342:	46e0      	mov	r8, ip
 8011344:	e7be      	b.n	80112c4 <__ieee754_sqrt+0xe0>
 8011346:	bf00      	nop
 8011348:	7ff00000 	.word	0x7ff00000

0801134c <__ieee754_acosf>:
 801134c:	b508      	push	{r3, lr}
 801134e:	ee10 3a10 	vmov	r3, s0
 8011352:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8011356:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 801135a:	ed2d 8b0c 	vpush	{d8-d13}
 801135e:	d10a      	bne.n	8011376 <__ieee754_acosf+0x2a>
 8011360:	ed9f 0a66 	vldr	s0, [pc, #408]	; 80114fc <__ieee754_acosf+0x1b0>
 8011364:	ed9f 8a66 	vldr	s16, [pc, #408]	; 8011500 <__ieee754_acosf+0x1b4>
 8011368:	2b00      	cmp	r3, #0
 801136a:	bfd8      	it	le
 801136c:	eeb0 0a48 	vmovle.f32	s0, s16
 8011370:	ecbd 8b0c 	vpop	{d8-d13}
 8011374:	bd08      	pop	{r3, pc}
 8011376:	dd04      	ble.n	8011382 <__ieee754_acosf+0x36>
 8011378:	ee30 8a40 	vsub.f32	s16, s0, s0
 801137c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8011380:	e7f6      	b.n	8011370 <__ieee754_acosf+0x24>
 8011382:	f1b2 5f7c 	cmp.w	r2, #1056964608	; 0x3f000000
 8011386:	da3e      	bge.n	8011406 <__ieee754_acosf+0xba>
 8011388:	f1b2 5f0c 	cmp.w	r2, #587202560	; 0x23000000
 801138c:	f340 80b3 	ble.w	80114f6 <__ieee754_acosf+0x1aa>
 8011390:	ee60 7a00 	vmul.f32	s15, s0, s0
 8011394:	eddf 6a5b 	vldr	s13, [pc, #364]	; 8011504 <__ieee754_acosf+0x1b8>
 8011398:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8011508 <__ieee754_acosf+0x1bc>
 801139c:	ed9f 6a5b 	vldr	s12, [pc, #364]	; 801150c <__ieee754_acosf+0x1c0>
 80113a0:	ed9f 8a5b 	vldr	s16, [pc, #364]	; 8011510 <__ieee754_acosf+0x1c4>
 80113a4:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80113a8:	eddf 6a5a 	vldr	s13, [pc, #360]	; 8011514 <__ieee754_acosf+0x1c8>
 80113ac:	eee7 6a27 	vfma.f32	s13, s14, s15
 80113b0:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8011518 <__ieee754_acosf+0x1cc>
 80113b4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80113b8:	eddf 6a58 	vldr	s13, [pc, #352]	; 801151c <__ieee754_acosf+0x1d0>
 80113bc:	eee7 6a27 	vfma.f32	s13, s14, s15
 80113c0:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8011520 <__ieee754_acosf+0x1d4>
 80113c4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80113c8:	eddf 6a56 	vldr	s13, [pc, #344]	; 8011524 <__ieee754_acosf+0x1d8>
 80113cc:	eea7 6aa6 	vfma.f32	s12, s15, s13
 80113d0:	eddf 6a55 	vldr	s13, [pc, #340]	; 8011528 <__ieee754_acosf+0x1dc>
 80113d4:	eee6 6a27 	vfma.f32	s13, s12, s15
 80113d8:	ed9f 6a54 	vldr	s12, [pc, #336]	; 801152c <__ieee754_acosf+0x1e0>
 80113dc:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80113e0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80113e4:	eee6 6a27 	vfma.f32	s13, s12, s15
 80113e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80113ec:	eef0 7a66 	vmov.f32	s15, s13
 80113f0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80113f4:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8011530 <__ieee754_acosf+0x1e4>
 80113f8:	eea0 8a66 	vfms.f32	s16, s0, s13
 80113fc:	ee30 0a48 	vsub.f32	s0, s0, s16
 8011400:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8011404:	e7b4      	b.n	8011370 <__ieee754_acosf+0x24>
 8011406:	2b00      	cmp	r3, #0
 8011408:	eddf da3e 	vldr	s27, [pc, #248]	; 8011504 <__ieee754_acosf+0x1b8>
 801140c:	eddf ca3e 	vldr	s25, [pc, #248]	; 8011508 <__ieee754_acosf+0x1bc>
 8011410:	ed9f ca40 	vldr	s24, [pc, #256]	; 8011514 <__ieee754_acosf+0x1c8>
 8011414:	eddf ba40 	vldr	s23, [pc, #256]	; 8011518 <__ieee754_acosf+0x1cc>
 8011418:	ed9f ba40 	vldr	s22, [pc, #256]	; 801151c <__ieee754_acosf+0x1d0>
 801141c:	eddf 8a40 	vldr	s17, [pc, #256]	; 8011520 <__ieee754_acosf+0x1d4>
 8011420:	ed9f da40 	vldr	s26, [pc, #256]	; 8011524 <__ieee754_acosf+0x1d8>
 8011424:	eddf aa39 	vldr	s21, [pc, #228]	; 801150c <__ieee754_acosf+0x1c0>
 8011428:	ed9f aa3f 	vldr	s20, [pc, #252]	; 8011528 <__ieee754_acosf+0x1dc>
 801142c:	eddf 9a3f 	vldr	s19, [pc, #252]	; 801152c <__ieee754_acosf+0x1e0>
 8011430:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8011434:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8011438:	da28      	bge.n	801148c <__ieee754_acosf+0x140>
 801143a:	ee30 0a09 	vadd.f32	s0, s0, s18
 801143e:	ee20 0a27 	vmul.f32	s0, s0, s15
 8011442:	eee0 ca2d 	vfma.f32	s25, s0, s27
 8011446:	eee0 aa0d 	vfma.f32	s21, s0, s26
 801144a:	eeac ca80 	vfma.f32	s24, s25, s0
 801144e:	eeaa aa80 	vfma.f32	s20, s21, s0
 8011452:	eeec ba00 	vfma.f32	s23, s24, s0
 8011456:	eeea 9a00 	vfma.f32	s19, s20, s0
 801145a:	eeab ba80 	vfma.f32	s22, s23, s0
 801145e:	eea9 9a80 	vfma.f32	s18, s19, s0
 8011462:	eeeb 8a00 	vfma.f32	s17, s22, s0
 8011466:	ee68 8a80 	vmul.f32	s17, s17, s0
 801146a:	f000 fa45 	bl	80118f8 <__ieee754_sqrtf>
 801146e:	ee88 7a89 	vdiv.f32	s14, s17, s18
 8011472:	eddf 7a30 	vldr	s15, [pc, #192]	; 8011534 <__ieee754_acosf+0x1e8>
 8011476:	eee0 7a07 	vfma.f32	s15, s0, s14
 801147a:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 801147e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8011482:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8011538 <__ieee754_acosf+0x1ec>
 8011486:	eea7 0ac7 	vfms.f32	s0, s15, s14
 801148a:	e771      	b.n	8011370 <__ieee754_acosf+0x24>
 801148c:	ee39 8a40 	vsub.f32	s16, s18, s0
 8011490:	ee28 8a27 	vmul.f32	s16, s16, s15
 8011494:	eeb0 0a48 	vmov.f32	s0, s16
 8011498:	f000 fa2e 	bl	80118f8 <__ieee754_sqrtf>
 801149c:	eee8 ca2d 	vfma.f32	s25, s16, s27
 80114a0:	eee8 aa0d 	vfma.f32	s21, s16, s26
 80114a4:	eeac ca88 	vfma.f32	s24, s25, s16
 80114a8:	eeaa aa88 	vfma.f32	s20, s21, s16
 80114ac:	eeec ba08 	vfma.f32	s23, s24, s16
 80114b0:	ee10 3a10 	vmov	r3, s0
 80114b4:	eeab ba88 	vfma.f32	s22, s23, s16
 80114b8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80114bc:	f023 030f 	bic.w	r3, r3, #15
 80114c0:	eeea 9a08 	vfma.f32	s19, s20, s16
 80114c4:	ee07 3a90 	vmov	s15, r3
 80114c8:	eeeb 8a08 	vfma.f32	s17, s22, s16
 80114cc:	eeb0 6a48 	vmov.f32	s12, s16
 80114d0:	eea7 6ae7 	vfms.f32	s12, s15, s15
 80114d4:	eea9 9a88 	vfma.f32	s18, s19, s16
 80114d8:	ee70 6a27 	vadd.f32	s13, s0, s15
 80114dc:	ee68 8a88 	vmul.f32	s17, s17, s16
 80114e0:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80114e4:	eec8 6a89 	vdiv.f32	s13, s17, s18
 80114e8:	eea0 7a26 	vfma.f32	s14, s0, s13
 80114ec:	ee37 0a87 	vadd.f32	s0, s15, s14
 80114f0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80114f4:	e73c      	b.n	8011370 <__ieee754_acosf+0x24>
 80114f6:	ed9f 0a11 	vldr	s0, [pc, #68]	; 801153c <__ieee754_acosf+0x1f0>
 80114fa:	e739      	b.n	8011370 <__ieee754_acosf+0x24>
 80114fc:	00000000 	.word	0x00000000
 8011500:	40490fdb 	.word	0x40490fdb
 8011504:	3811ef08 	.word	0x3811ef08
 8011508:	3a4f7f04 	.word	0x3a4f7f04
 801150c:	bf303361 	.word	0xbf303361
 8011510:	33a22168 	.word	0x33a22168
 8011514:	bd241146 	.word	0xbd241146
 8011518:	3e4e0aa8 	.word	0x3e4e0aa8
 801151c:	bea6b090 	.word	0xbea6b090
 8011520:	3e2aaaab 	.word	0x3e2aaaab
 8011524:	3d9dc62e 	.word	0x3d9dc62e
 8011528:	4001572d 	.word	0x4001572d
 801152c:	c019d139 	.word	0xc019d139
 8011530:	3fc90fda 	.word	0x3fc90fda
 8011534:	b3a22168 	.word	0xb3a22168
 8011538:	40490fda 	.word	0x40490fda
 801153c:	3fc90fdb 	.word	0x3fc90fdb

08011540 <__ieee754_atan2f>:
 8011540:	ee10 2a90 	vmov	r2, s1
 8011544:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8011548:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801154c:	b510      	push	{r4, lr}
 801154e:	eef0 7a40 	vmov.f32	s15, s0
 8011552:	dc06      	bgt.n	8011562 <__ieee754_atan2f+0x22>
 8011554:	ee10 0a10 	vmov	r0, s0
 8011558:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 801155c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8011560:	dd04      	ble.n	801156c <__ieee754_atan2f+0x2c>
 8011562:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8011566:	eeb0 0a67 	vmov.f32	s0, s15
 801156a:	bd10      	pop	{r4, pc}
 801156c:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8011570:	d103      	bne.n	801157a <__ieee754_atan2f+0x3a>
 8011572:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011576:	f000 be1d 	b.w	80121b4 <atanf>
 801157a:	1794      	asrs	r4, r2, #30
 801157c:	f004 0402 	and.w	r4, r4, #2
 8011580:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8011584:	b943      	cbnz	r3, 8011598 <__ieee754_atan2f+0x58>
 8011586:	2c02      	cmp	r4, #2
 8011588:	d05e      	beq.n	8011648 <__ieee754_atan2f+0x108>
 801158a:	ed9f 7a34 	vldr	s14, [pc, #208]	; 801165c <__ieee754_atan2f+0x11c>
 801158e:	2c03      	cmp	r4, #3
 8011590:	bf08      	it	eq
 8011592:	eef0 7a47 	vmoveq.f32	s15, s14
 8011596:	e7e6      	b.n	8011566 <__ieee754_atan2f+0x26>
 8011598:	b941      	cbnz	r1, 80115ac <__ieee754_atan2f+0x6c>
 801159a:	eddf 7a31 	vldr	s15, [pc, #196]	; 8011660 <__ieee754_atan2f+0x120>
 801159e:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8011664 <__ieee754_atan2f+0x124>
 80115a2:	2800      	cmp	r0, #0
 80115a4:	bfb8      	it	lt
 80115a6:	eef0 7a40 	vmovlt.f32	s15, s0
 80115aa:	e7dc      	b.n	8011566 <__ieee754_atan2f+0x26>
 80115ac:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80115b0:	d110      	bne.n	80115d4 <__ieee754_atan2f+0x94>
 80115b2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80115b6:	f104 34ff 	add.w	r4, r4, #4294967295
 80115ba:	d107      	bne.n	80115cc <__ieee754_atan2f+0x8c>
 80115bc:	2c02      	cmp	r4, #2
 80115be:	d846      	bhi.n	801164e <__ieee754_atan2f+0x10e>
 80115c0:	4b29      	ldr	r3, [pc, #164]	; (8011668 <__ieee754_atan2f+0x128>)
 80115c2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80115c6:	edd4 7a00 	vldr	s15, [r4]
 80115ca:	e7cc      	b.n	8011566 <__ieee754_atan2f+0x26>
 80115cc:	2c02      	cmp	r4, #2
 80115ce:	d841      	bhi.n	8011654 <__ieee754_atan2f+0x114>
 80115d0:	4b26      	ldr	r3, [pc, #152]	; (801166c <__ieee754_atan2f+0x12c>)
 80115d2:	e7f6      	b.n	80115c2 <__ieee754_atan2f+0x82>
 80115d4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80115d8:	d0df      	beq.n	801159a <__ieee754_atan2f+0x5a>
 80115da:	1a5b      	subs	r3, r3, r1
 80115dc:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 80115e0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80115e4:	da1a      	bge.n	801161c <__ieee754_atan2f+0xdc>
 80115e6:	2a00      	cmp	r2, #0
 80115e8:	da01      	bge.n	80115ee <__ieee754_atan2f+0xae>
 80115ea:	313c      	adds	r1, #60	; 0x3c
 80115ec:	db19      	blt.n	8011622 <__ieee754_atan2f+0xe2>
 80115ee:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80115f2:	f000 feb3 	bl	801235c <fabsf>
 80115f6:	f000 fddd 	bl	80121b4 <atanf>
 80115fa:	eef0 7a40 	vmov.f32	s15, s0
 80115fe:	2c01      	cmp	r4, #1
 8011600:	d012      	beq.n	8011628 <__ieee754_atan2f+0xe8>
 8011602:	2c02      	cmp	r4, #2
 8011604:	d017      	beq.n	8011636 <__ieee754_atan2f+0xf6>
 8011606:	2c00      	cmp	r4, #0
 8011608:	d0ad      	beq.n	8011566 <__ieee754_atan2f+0x26>
 801160a:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8011670 <__ieee754_atan2f+0x130>
 801160e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8011612:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8011674 <__ieee754_atan2f+0x134>
 8011616:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801161a:	e7a4      	b.n	8011566 <__ieee754_atan2f+0x26>
 801161c:	eddf 7a10 	vldr	s15, [pc, #64]	; 8011660 <__ieee754_atan2f+0x120>
 8011620:	e7ed      	b.n	80115fe <__ieee754_atan2f+0xbe>
 8011622:	eddf 7a15 	vldr	s15, [pc, #84]	; 8011678 <__ieee754_atan2f+0x138>
 8011626:	e7ea      	b.n	80115fe <__ieee754_atan2f+0xbe>
 8011628:	ee17 3a90 	vmov	r3, s15
 801162c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011630:	ee07 3a90 	vmov	s15, r3
 8011634:	e797      	b.n	8011566 <__ieee754_atan2f+0x26>
 8011636:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8011670 <__ieee754_atan2f+0x130>
 801163a:	ee77 7a80 	vadd.f32	s15, s15, s0
 801163e:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8011674 <__ieee754_atan2f+0x134>
 8011642:	ee70 7a67 	vsub.f32	s15, s0, s15
 8011646:	e78e      	b.n	8011566 <__ieee754_atan2f+0x26>
 8011648:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8011674 <__ieee754_atan2f+0x134>
 801164c:	e78b      	b.n	8011566 <__ieee754_atan2f+0x26>
 801164e:	eddf 7a0b 	vldr	s15, [pc, #44]	; 801167c <__ieee754_atan2f+0x13c>
 8011652:	e788      	b.n	8011566 <__ieee754_atan2f+0x26>
 8011654:	eddf 7a08 	vldr	s15, [pc, #32]	; 8011678 <__ieee754_atan2f+0x138>
 8011658:	e785      	b.n	8011566 <__ieee754_atan2f+0x26>
 801165a:	bf00      	nop
 801165c:	c0490fdb 	.word	0xc0490fdb
 8011660:	3fc90fdb 	.word	0x3fc90fdb
 8011664:	bfc90fdb 	.word	0xbfc90fdb
 8011668:	08013858 	.word	0x08013858
 801166c:	08013864 	.word	0x08013864
 8011670:	33bbbd2e 	.word	0x33bbbd2e
 8011674:	40490fdb 	.word	0x40490fdb
 8011678:	00000000 	.word	0x00000000
 801167c:	3f490fdb 	.word	0x3f490fdb

08011680 <__ieee754_rem_pio2f>:
 8011680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011682:	ee10 6a10 	vmov	r6, s0
 8011686:	4b8e      	ldr	r3, [pc, #568]	; (80118c0 <__ieee754_rem_pio2f+0x240>)
 8011688:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 801168c:	429d      	cmp	r5, r3
 801168e:	b087      	sub	sp, #28
 8011690:	eef0 7a40 	vmov.f32	s15, s0
 8011694:	4604      	mov	r4, r0
 8011696:	dc05      	bgt.n	80116a4 <__ieee754_rem_pio2f+0x24>
 8011698:	2300      	movs	r3, #0
 801169a:	ed80 0a00 	vstr	s0, [r0]
 801169e:	6043      	str	r3, [r0, #4]
 80116a0:	2000      	movs	r0, #0
 80116a2:	e01a      	b.n	80116da <__ieee754_rem_pio2f+0x5a>
 80116a4:	4b87      	ldr	r3, [pc, #540]	; (80118c4 <__ieee754_rem_pio2f+0x244>)
 80116a6:	429d      	cmp	r5, r3
 80116a8:	dc46      	bgt.n	8011738 <__ieee754_rem_pio2f+0xb8>
 80116aa:	2e00      	cmp	r6, #0
 80116ac:	ed9f 0a86 	vldr	s0, [pc, #536]	; 80118c8 <__ieee754_rem_pio2f+0x248>
 80116b0:	4b86      	ldr	r3, [pc, #536]	; (80118cc <__ieee754_rem_pio2f+0x24c>)
 80116b2:	f025 050f 	bic.w	r5, r5, #15
 80116b6:	dd1f      	ble.n	80116f8 <__ieee754_rem_pio2f+0x78>
 80116b8:	429d      	cmp	r5, r3
 80116ba:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80116be:	d00e      	beq.n	80116de <__ieee754_rem_pio2f+0x5e>
 80116c0:	ed9f 7a83 	vldr	s14, [pc, #524]	; 80118d0 <__ieee754_rem_pio2f+0x250>
 80116c4:	ee37 0ac7 	vsub.f32	s0, s15, s14
 80116c8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80116cc:	ed80 0a00 	vstr	s0, [r0]
 80116d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80116d4:	2001      	movs	r0, #1
 80116d6:	edc4 7a01 	vstr	s15, [r4, #4]
 80116da:	b007      	add	sp, #28
 80116dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80116de:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 80118d4 <__ieee754_rem_pio2f+0x254>
 80116e2:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 80118d8 <__ieee754_rem_pio2f+0x258>
 80116e6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80116ea:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80116ee:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80116f2:	edc0 6a00 	vstr	s13, [r0]
 80116f6:	e7eb      	b.n	80116d0 <__ieee754_rem_pio2f+0x50>
 80116f8:	429d      	cmp	r5, r3
 80116fa:	ee77 7a80 	vadd.f32	s15, s15, s0
 80116fe:	d00e      	beq.n	801171e <__ieee754_rem_pio2f+0x9e>
 8011700:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80118d0 <__ieee754_rem_pio2f+0x250>
 8011704:	ee37 0a87 	vadd.f32	s0, s15, s14
 8011708:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801170c:	ed80 0a00 	vstr	s0, [r0]
 8011710:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011714:	f04f 30ff 	mov.w	r0, #4294967295
 8011718:	edc4 7a01 	vstr	s15, [r4, #4]
 801171c:	e7dd      	b.n	80116da <__ieee754_rem_pio2f+0x5a>
 801171e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 80118d4 <__ieee754_rem_pio2f+0x254>
 8011722:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80118d8 <__ieee754_rem_pio2f+0x258>
 8011726:	ee77 7a80 	vadd.f32	s15, s15, s0
 801172a:	ee77 6a87 	vadd.f32	s13, s15, s14
 801172e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011732:	edc0 6a00 	vstr	s13, [r0]
 8011736:	e7eb      	b.n	8011710 <__ieee754_rem_pio2f+0x90>
 8011738:	4b68      	ldr	r3, [pc, #416]	; (80118dc <__ieee754_rem_pio2f+0x25c>)
 801173a:	429d      	cmp	r5, r3
 801173c:	dc72      	bgt.n	8011824 <__ieee754_rem_pio2f+0x1a4>
 801173e:	f000 fe0d 	bl	801235c <fabsf>
 8011742:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80118e0 <__ieee754_rem_pio2f+0x260>
 8011746:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801174a:	eee0 7a07 	vfma.f32	s15, s0, s14
 801174e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011752:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8011756:	ee17 0a90 	vmov	r0, s15
 801175a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 80118c8 <__ieee754_rem_pio2f+0x248>
 801175e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8011762:	281f      	cmp	r0, #31
 8011764:	eddf 7a5a 	vldr	s15, [pc, #360]	; 80118d0 <__ieee754_rem_pio2f+0x250>
 8011768:	ee67 7a27 	vmul.f32	s15, s14, s15
 801176c:	eeb1 6a47 	vneg.f32	s12, s14
 8011770:	ee70 6a67 	vsub.f32	s13, s0, s15
 8011774:	ee16 2a90 	vmov	r2, s13
 8011778:	dc1c      	bgt.n	80117b4 <__ieee754_rem_pio2f+0x134>
 801177a:	495a      	ldr	r1, [pc, #360]	; (80118e4 <__ieee754_rem_pio2f+0x264>)
 801177c:	1e47      	subs	r7, r0, #1
 801177e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8011782:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8011786:	428b      	cmp	r3, r1
 8011788:	d014      	beq.n	80117b4 <__ieee754_rem_pio2f+0x134>
 801178a:	6022      	str	r2, [r4, #0]
 801178c:	ed94 7a00 	vldr	s14, [r4]
 8011790:	ee30 0a47 	vsub.f32	s0, s0, s14
 8011794:	2e00      	cmp	r6, #0
 8011796:	ee30 0a67 	vsub.f32	s0, s0, s15
 801179a:	ed84 0a01 	vstr	s0, [r4, #4]
 801179e:	da9c      	bge.n	80116da <__ieee754_rem_pio2f+0x5a>
 80117a0:	eeb1 7a47 	vneg.f32	s14, s14
 80117a4:	eeb1 0a40 	vneg.f32	s0, s0
 80117a8:	ed84 7a00 	vstr	s14, [r4]
 80117ac:	ed84 0a01 	vstr	s0, [r4, #4]
 80117b0:	4240      	negs	r0, r0
 80117b2:	e792      	b.n	80116da <__ieee754_rem_pio2f+0x5a>
 80117b4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80117b8:	15eb      	asrs	r3, r5, #23
 80117ba:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 80117be:	2d08      	cmp	r5, #8
 80117c0:	dde3      	ble.n	801178a <__ieee754_rem_pio2f+0x10a>
 80117c2:	eddf 7a44 	vldr	s15, [pc, #272]	; 80118d4 <__ieee754_rem_pio2f+0x254>
 80117c6:	eef0 6a40 	vmov.f32	s13, s0
 80117ca:	eee6 6a27 	vfma.f32	s13, s12, s15
 80117ce:	ee30 0a66 	vsub.f32	s0, s0, s13
 80117d2:	eea6 0a27 	vfma.f32	s0, s12, s15
 80117d6:	eddf 7a40 	vldr	s15, [pc, #256]	; 80118d8 <__ieee754_rem_pio2f+0x258>
 80117da:	ee97 0a27 	vfnms.f32	s0, s14, s15
 80117de:	ee76 5ac0 	vsub.f32	s11, s13, s0
 80117e2:	eef0 7a40 	vmov.f32	s15, s0
 80117e6:	ee15 2a90 	vmov	r2, s11
 80117ea:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80117ee:	1a5b      	subs	r3, r3, r1
 80117f0:	2b19      	cmp	r3, #25
 80117f2:	dc04      	bgt.n	80117fe <__ieee754_rem_pio2f+0x17e>
 80117f4:	edc4 5a00 	vstr	s11, [r4]
 80117f8:	eeb0 0a66 	vmov.f32	s0, s13
 80117fc:	e7c6      	b.n	801178c <__ieee754_rem_pio2f+0x10c>
 80117fe:	eddf 5a3a 	vldr	s11, [pc, #232]	; 80118e8 <__ieee754_rem_pio2f+0x268>
 8011802:	eeb0 0a66 	vmov.f32	s0, s13
 8011806:	eea6 0a25 	vfma.f32	s0, s12, s11
 801180a:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801180e:	eddf 6a37 	vldr	s13, [pc, #220]	; 80118ec <__ieee754_rem_pio2f+0x26c>
 8011812:	eee6 7a25 	vfma.f32	s15, s12, s11
 8011816:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801181a:	ee30 7a67 	vsub.f32	s14, s0, s15
 801181e:	ed84 7a00 	vstr	s14, [r4]
 8011822:	e7b3      	b.n	801178c <__ieee754_rem_pio2f+0x10c>
 8011824:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8011828:	db06      	blt.n	8011838 <__ieee754_rem_pio2f+0x1b8>
 801182a:	ee70 7a40 	vsub.f32	s15, s0, s0
 801182e:	edc0 7a01 	vstr	s15, [r0, #4]
 8011832:	edc0 7a00 	vstr	s15, [r0]
 8011836:	e733      	b.n	80116a0 <__ieee754_rem_pio2f+0x20>
 8011838:	15ea      	asrs	r2, r5, #23
 801183a:	3a86      	subs	r2, #134	; 0x86
 801183c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8011840:	ee07 3a90 	vmov	s15, r3
 8011844:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8011848:	eddf 6a29 	vldr	s13, [pc, #164]	; 80118f0 <__ieee754_rem_pio2f+0x270>
 801184c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8011850:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011854:	ed8d 7a03 	vstr	s14, [sp, #12]
 8011858:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801185c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8011860:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8011864:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011868:	ed8d 7a04 	vstr	s14, [sp, #16]
 801186c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8011870:	eef5 7a40 	vcmp.f32	s15, #0.0
 8011874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011878:	edcd 7a05 	vstr	s15, [sp, #20]
 801187c:	d11e      	bne.n	80118bc <__ieee754_rem_pio2f+0x23c>
 801187e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8011882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011886:	bf14      	ite	ne
 8011888:	2302      	movne	r3, #2
 801188a:	2301      	moveq	r3, #1
 801188c:	4919      	ldr	r1, [pc, #100]	; (80118f4 <__ieee754_rem_pio2f+0x274>)
 801188e:	9101      	str	r1, [sp, #4]
 8011890:	2102      	movs	r1, #2
 8011892:	9100      	str	r1, [sp, #0]
 8011894:	a803      	add	r0, sp, #12
 8011896:	4621      	mov	r1, r4
 8011898:	f000 f892 	bl	80119c0 <__kernel_rem_pio2f>
 801189c:	2e00      	cmp	r6, #0
 801189e:	f6bf af1c 	bge.w	80116da <__ieee754_rem_pio2f+0x5a>
 80118a2:	edd4 7a00 	vldr	s15, [r4]
 80118a6:	eef1 7a67 	vneg.f32	s15, s15
 80118aa:	edc4 7a00 	vstr	s15, [r4]
 80118ae:	edd4 7a01 	vldr	s15, [r4, #4]
 80118b2:	eef1 7a67 	vneg.f32	s15, s15
 80118b6:	edc4 7a01 	vstr	s15, [r4, #4]
 80118ba:	e779      	b.n	80117b0 <__ieee754_rem_pio2f+0x130>
 80118bc:	2303      	movs	r3, #3
 80118be:	e7e5      	b.n	801188c <__ieee754_rem_pio2f+0x20c>
 80118c0:	3f490fd8 	.word	0x3f490fd8
 80118c4:	4016cbe3 	.word	0x4016cbe3
 80118c8:	3fc90f80 	.word	0x3fc90f80
 80118cc:	3fc90fd0 	.word	0x3fc90fd0
 80118d0:	37354443 	.word	0x37354443
 80118d4:	37354400 	.word	0x37354400
 80118d8:	2e85a308 	.word	0x2e85a308
 80118dc:	43490f80 	.word	0x43490f80
 80118e0:	3f22f984 	.word	0x3f22f984
 80118e4:	08013870 	.word	0x08013870
 80118e8:	2e85a300 	.word	0x2e85a300
 80118ec:	248d3132 	.word	0x248d3132
 80118f0:	43800000 	.word	0x43800000
 80118f4:	080138f0 	.word	0x080138f0

080118f8 <__ieee754_sqrtf>:
 80118f8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80118fc:	4770      	bx	lr
	...

08011900 <__kernel_cosf>:
 8011900:	ee10 3a10 	vmov	r3, s0
 8011904:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011908:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801190c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8011910:	da05      	bge.n	801191e <__kernel_cosf+0x1e>
 8011912:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8011916:	ee17 2a90 	vmov	r2, s15
 801191a:	2a00      	cmp	r2, #0
 801191c:	d03d      	beq.n	801199a <__kernel_cosf+0x9a>
 801191e:	ee60 5a00 	vmul.f32	s11, s0, s0
 8011922:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80119a0 <__kernel_cosf+0xa0>
 8011926:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80119a4 <__kernel_cosf+0xa4>
 801192a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80119a8 <__kernel_cosf+0xa8>
 801192e:	4a1f      	ldr	r2, [pc, #124]	; (80119ac <__kernel_cosf+0xac>)
 8011930:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8011934:	4293      	cmp	r3, r2
 8011936:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80119b0 <__kernel_cosf+0xb0>
 801193a:	eee7 7a25 	vfma.f32	s15, s14, s11
 801193e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80119b4 <__kernel_cosf+0xb4>
 8011942:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8011946:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80119b8 <__kernel_cosf+0xb8>
 801194a:	eee7 7a25 	vfma.f32	s15, s14, s11
 801194e:	eeb0 7a66 	vmov.f32	s14, s13
 8011952:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8011956:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 801195a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 801195e:	ee67 6a25 	vmul.f32	s13, s14, s11
 8011962:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8011966:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801196a:	dc04      	bgt.n	8011976 <__kernel_cosf+0x76>
 801196c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8011970:	ee36 0a47 	vsub.f32	s0, s12, s14
 8011974:	4770      	bx	lr
 8011976:	4a11      	ldr	r2, [pc, #68]	; (80119bc <__kernel_cosf+0xbc>)
 8011978:	4293      	cmp	r3, r2
 801197a:	bfda      	itte	le
 801197c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8011980:	ee06 3a90 	vmovle	s13, r3
 8011984:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8011988:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801198c:	ee36 0a66 	vsub.f32	s0, s12, s13
 8011990:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011994:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011998:	4770      	bx	lr
 801199a:	eeb0 0a46 	vmov.f32	s0, s12
 801199e:	4770      	bx	lr
 80119a0:	ad47d74e 	.word	0xad47d74e
 80119a4:	310f74f6 	.word	0x310f74f6
 80119a8:	3d2aaaab 	.word	0x3d2aaaab
 80119ac:	3e999999 	.word	0x3e999999
 80119b0:	b493f27c 	.word	0xb493f27c
 80119b4:	37d00d01 	.word	0x37d00d01
 80119b8:	bab60b61 	.word	0xbab60b61
 80119bc:	3f480000 	.word	0x3f480000

080119c0 <__kernel_rem_pio2f>:
 80119c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119c4:	ed2d 8b04 	vpush	{d8-d9}
 80119c8:	b0d7      	sub	sp, #348	; 0x15c
 80119ca:	4616      	mov	r6, r2
 80119cc:	4698      	mov	r8, r3
 80119ce:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80119d0:	4bbb      	ldr	r3, [pc, #748]	; (8011cc0 <__kernel_rem_pio2f+0x300>)
 80119d2:	9001      	str	r0, [sp, #4]
 80119d4:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 80119d8:	1d33      	adds	r3, r6, #4
 80119da:	460d      	mov	r5, r1
 80119dc:	f108 39ff 	add.w	r9, r8, #4294967295
 80119e0:	db29      	blt.n	8011a36 <__kernel_rem_pio2f+0x76>
 80119e2:	1ef1      	subs	r1, r6, #3
 80119e4:	bf48      	it	mi
 80119e6:	1d31      	addmi	r1, r6, #4
 80119e8:	10c9      	asrs	r1, r1, #3
 80119ea:	1c4c      	adds	r4, r1, #1
 80119ec:	00e3      	lsls	r3, r4, #3
 80119ee:	9302      	str	r3, [sp, #8]
 80119f0:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80119f2:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 8011cd0 <__kernel_rem_pio2f+0x310>
 80119f6:	eba1 0009 	sub.w	r0, r1, r9
 80119fa:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 80119fe:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 8011a02:	eb07 0c09 	add.w	ip, r7, r9
 8011a06:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 8011a0a:	2300      	movs	r3, #0
 8011a0c:	4563      	cmp	r3, ip
 8011a0e:	dd14      	ble.n	8011a3a <__kernel_rem_pio2f+0x7a>
 8011a10:	ab1a      	add	r3, sp, #104	; 0x68
 8011a12:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8011a16:	46cc      	mov	ip, r9
 8011a18:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 8011a1c:	f1c8 0b01 	rsb	fp, r8, #1
 8011a20:	eb0b 020c 	add.w	r2, fp, ip
 8011a24:	4297      	cmp	r7, r2
 8011a26:	db27      	blt.n	8011a78 <__kernel_rem_pio2f+0xb8>
 8011a28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8011a2c:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8011cd0 <__kernel_rem_pio2f+0x310>
 8011a30:	4618      	mov	r0, r3
 8011a32:	2200      	movs	r2, #0
 8011a34:	e016      	b.n	8011a64 <__kernel_rem_pio2f+0xa4>
 8011a36:	2100      	movs	r1, #0
 8011a38:	e7d7      	b.n	80119ea <__kernel_rem_pio2f+0x2a>
 8011a3a:	42d8      	cmn	r0, r3
 8011a3c:	bf5d      	ittte	pl
 8011a3e:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 8011a42:	ee07 2a90 	vmovpl	s15, r2
 8011a46:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8011a4a:	eef0 7a47 	vmovmi.f32	s15, s14
 8011a4e:	ecea 7a01 	vstmia	sl!, {s15}
 8011a52:	3301      	adds	r3, #1
 8011a54:	e7da      	b.n	8011a0c <__kernel_rem_pio2f+0x4c>
 8011a56:	ecfe 6a01 	vldmia	lr!, {s13}
 8011a5a:	ed90 7a00 	vldr	s14, [r0]
 8011a5e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011a62:	3201      	adds	r2, #1
 8011a64:	454a      	cmp	r2, r9
 8011a66:	f1a0 0004 	sub.w	r0, r0, #4
 8011a6a:	ddf4      	ble.n	8011a56 <__kernel_rem_pio2f+0x96>
 8011a6c:	ecea 7a01 	vstmia	sl!, {s15}
 8011a70:	3304      	adds	r3, #4
 8011a72:	f10c 0c01 	add.w	ip, ip, #1
 8011a76:	e7d3      	b.n	8011a20 <__kernel_rem_pio2f+0x60>
 8011a78:	ab06      	add	r3, sp, #24
 8011a7a:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8011a7e:	9304      	str	r3, [sp, #16]
 8011a80:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8011a82:	eddf 8a92 	vldr	s17, [pc, #584]	; 8011ccc <__kernel_rem_pio2f+0x30c>
 8011a86:	ed9f 9a90 	vldr	s18, [pc, #576]	; 8011cc8 <__kernel_rem_pio2f+0x308>
 8011a8a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8011a8e:	9303      	str	r3, [sp, #12]
 8011a90:	46ba      	mov	sl, r7
 8011a92:	ab56      	add	r3, sp, #344	; 0x158
 8011a94:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8011a98:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 8011a9c:	ab06      	add	r3, sp, #24
 8011a9e:	4618      	mov	r0, r3
 8011aa0:	4652      	mov	r2, sl
 8011aa2:	2a00      	cmp	r2, #0
 8011aa4:	dc51      	bgt.n	8011b4a <__kernel_rem_pio2f+0x18a>
 8011aa6:	4620      	mov	r0, r4
 8011aa8:	9305      	str	r3, [sp, #20]
 8011aaa:	f000 fca7 	bl	80123fc <scalbnf>
 8011aae:	eeb0 8a40 	vmov.f32	s16, s0
 8011ab2:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8011ab6:	ee28 0a00 	vmul.f32	s0, s16, s0
 8011aba:	f000 fc57 	bl	801236c <floorf>
 8011abe:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8011ac2:	eea0 8a67 	vfms.f32	s16, s0, s15
 8011ac6:	2c00      	cmp	r4, #0
 8011ac8:	9b05      	ldr	r3, [sp, #20]
 8011aca:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8011ace:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8011ad2:	edcd 7a00 	vstr	s15, [sp]
 8011ad6:	ee38 8a40 	vsub.f32	s16, s16, s0
 8011ada:	dd4b      	ble.n	8011b74 <__kernel_rem_pio2f+0x1b4>
 8011adc:	f10a 3cff 	add.w	ip, sl, #4294967295
 8011ae0:	aa06      	add	r2, sp, #24
 8011ae2:	f1c4 0e08 	rsb	lr, r4, #8
 8011ae6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8011aea:	ee17 1a90 	vmov	r1, s15
 8011aee:	fa42 f00e 	asr.w	r0, r2, lr
 8011af2:	4401      	add	r1, r0
 8011af4:	9100      	str	r1, [sp, #0]
 8011af6:	fa00 f00e 	lsl.w	r0, r0, lr
 8011afa:	a906      	add	r1, sp, #24
 8011afc:	1a12      	subs	r2, r2, r0
 8011afe:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8011b02:	f1c4 0007 	rsb	r0, r4, #7
 8011b06:	fa42 fb00 	asr.w	fp, r2, r0
 8011b0a:	f1bb 0f00 	cmp.w	fp, #0
 8011b0e:	dd43      	ble.n	8011b98 <__kernel_rem_pio2f+0x1d8>
 8011b10:	9a00      	ldr	r2, [sp, #0]
 8011b12:	f04f 0e00 	mov.w	lr, #0
 8011b16:	3201      	adds	r2, #1
 8011b18:	9200      	str	r2, [sp, #0]
 8011b1a:	4670      	mov	r0, lr
 8011b1c:	45f2      	cmp	sl, lr
 8011b1e:	dc6c      	bgt.n	8011bfa <__kernel_rem_pio2f+0x23a>
 8011b20:	2c00      	cmp	r4, #0
 8011b22:	dd04      	ble.n	8011b2e <__kernel_rem_pio2f+0x16e>
 8011b24:	2c01      	cmp	r4, #1
 8011b26:	d079      	beq.n	8011c1c <__kernel_rem_pio2f+0x25c>
 8011b28:	2c02      	cmp	r4, #2
 8011b2a:	f000 8082 	beq.w	8011c32 <__kernel_rem_pio2f+0x272>
 8011b2e:	f1bb 0f02 	cmp.w	fp, #2
 8011b32:	d131      	bne.n	8011b98 <__kernel_rem_pio2f+0x1d8>
 8011b34:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8011b38:	ee30 8a48 	vsub.f32	s16, s0, s16
 8011b3c:	b360      	cbz	r0, 8011b98 <__kernel_rem_pio2f+0x1d8>
 8011b3e:	4620      	mov	r0, r4
 8011b40:	f000 fc5c 	bl	80123fc <scalbnf>
 8011b44:	ee38 8a40 	vsub.f32	s16, s16, s0
 8011b48:	e026      	b.n	8011b98 <__kernel_rem_pio2f+0x1d8>
 8011b4a:	ee60 7a28 	vmul.f32	s15, s0, s17
 8011b4e:	3a01      	subs	r2, #1
 8011b50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011b54:	a942      	add	r1, sp, #264	; 0x108
 8011b56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011b5a:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 8011b5e:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8011b62:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8011b66:	eca0 0a01 	vstmia	r0!, {s0}
 8011b6a:	ed9c 0a00 	vldr	s0, [ip]
 8011b6e:	ee37 0a80 	vadd.f32	s0, s15, s0
 8011b72:	e796      	b.n	8011aa2 <__kernel_rem_pio2f+0xe2>
 8011b74:	d107      	bne.n	8011b86 <__kernel_rem_pio2f+0x1c6>
 8011b76:	f10a 32ff 	add.w	r2, sl, #4294967295
 8011b7a:	a906      	add	r1, sp, #24
 8011b7c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8011b80:	ea4f 2b22 	mov.w	fp, r2, asr #8
 8011b84:	e7c1      	b.n	8011b0a <__kernel_rem_pio2f+0x14a>
 8011b86:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8011b8a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b92:	da2f      	bge.n	8011bf4 <__kernel_rem_pio2f+0x234>
 8011b94:	f04f 0b00 	mov.w	fp, #0
 8011b98:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8011b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ba0:	f040 8098 	bne.w	8011cd4 <__kernel_rem_pio2f+0x314>
 8011ba4:	f10a 33ff 	add.w	r3, sl, #4294967295
 8011ba8:	469c      	mov	ip, r3
 8011baa:	2200      	movs	r2, #0
 8011bac:	45bc      	cmp	ip, r7
 8011bae:	da48      	bge.n	8011c42 <__kernel_rem_pio2f+0x282>
 8011bb0:	2a00      	cmp	r2, #0
 8011bb2:	d05f      	beq.n	8011c74 <__kernel_rem_pio2f+0x2b4>
 8011bb4:	aa06      	add	r2, sp, #24
 8011bb6:	3c08      	subs	r4, #8
 8011bb8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8011bbc:	2900      	cmp	r1, #0
 8011bbe:	d07d      	beq.n	8011cbc <__kernel_rem_pio2f+0x2fc>
 8011bc0:	4620      	mov	r0, r4
 8011bc2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8011bc6:	9301      	str	r3, [sp, #4]
 8011bc8:	f000 fc18 	bl	80123fc <scalbnf>
 8011bcc:	9b01      	ldr	r3, [sp, #4]
 8011bce:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8011ccc <__kernel_rem_pio2f+0x30c>
 8011bd2:	4619      	mov	r1, r3
 8011bd4:	2900      	cmp	r1, #0
 8011bd6:	f280 80af 	bge.w	8011d38 <__kernel_rem_pio2f+0x378>
 8011bda:	4618      	mov	r0, r3
 8011bdc:	2400      	movs	r4, #0
 8011bde:	2800      	cmp	r0, #0
 8011be0:	f2c0 80d0 	blt.w	8011d84 <__kernel_rem_pio2f+0x3c4>
 8011be4:	a942      	add	r1, sp, #264	; 0x108
 8011be6:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 8011bea:	4a36      	ldr	r2, [pc, #216]	; (8011cc4 <__kernel_rem_pio2f+0x304>)
 8011bec:	eddf 7a38 	vldr	s15, [pc, #224]	; 8011cd0 <__kernel_rem_pio2f+0x310>
 8011bf0:	2100      	movs	r1, #0
 8011bf2:	e0bb      	b.n	8011d6c <__kernel_rem_pio2f+0x3ac>
 8011bf4:	f04f 0b02 	mov.w	fp, #2
 8011bf8:	e78a      	b.n	8011b10 <__kernel_rem_pio2f+0x150>
 8011bfa:	681a      	ldr	r2, [r3, #0]
 8011bfc:	b948      	cbnz	r0, 8011c12 <__kernel_rem_pio2f+0x252>
 8011bfe:	b11a      	cbz	r2, 8011c08 <__kernel_rem_pio2f+0x248>
 8011c00:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8011c04:	601a      	str	r2, [r3, #0]
 8011c06:	2201      	movs	r2, #1
 8011c08:	f10e 0e01 	add.w	lr, lr, #1
 8011c0c:	3304      	adds	r3, #4
 8011c0e:	4610      	mov	r0, r2
 8011c10:	e784      	b.n	8011b1c <__kernel_rem_pio2f+0x15c>
 8011c12:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 8011c16:	601a      	str	r2, [r3, #0]
 8011c18:	4602      	mov	r2, r0
 8011c1a:	e7f5      	b.n	8011c08 <__kernel_rem_pio2f+0x248>
 8011c1c:	f10a 3cff 	add.w	ip, sl, #4294967295
 8011c20:	ab06      	add	r3, sp, #24
 8011c22:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8011c26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011c2a:	aa06      	add	r2, sp, #24
 8011c2c:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 8011c30:	e77d      	b.n	8011b2e <__kernel_rem_pio2f+0x16e>
 8011c32:	f10a 3cff 	add.w	ip, sl, #4294967295
 8011c36:	ab06      	add	r3, sp, #24
 8011c38:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8011c3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011c40:	e7f3      	b.n	8011c2a <__kernel_rem_pio2f+0x26a>
 8011c42:	a906      	add	r1, sp, #24
 8011c44:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 8011c48:	f10c 3cff 	add.w	ip, ip, #4294967295
 8011c4c:	4302      	orrs	r2, r0
 8011c4e:	e7ad      	b.n	8011bac <__kernel_rem_pio2f+0x1ec>
 8011c50:	3001      	adds	r0, #1
 8011c52:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8011c56:	2a00      	cmp	r2, #0
 8011c58:	d0fa      	beq.n	8011c50 <__kernel_rem_pio2f+0x290>
 8011c5a:	a91a      	add	r1, sp, #104	; 0x68
 8011c5c:	eb0a 0208 	add.w	r2, sl, r8
 8011c60:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8011c64:	f10a 0301 	add.w	r3, sl, #1
 8011c68:	eb0a 0100 	add.w	r1, sl, r0
 8011c6c:	4299      	cmp	r1, r3
 8011c6e:	da04      	bge.n	8011c7a <__kernel_rem_pio2f+0x2ba>
 8011c70:	468a      	mov	sl, r1
 8011c72:	e70e      	b.n	8011a92 <__kernel_rem_pio2f+0xd2>
 8011c74:	9b04      	ldr	r3, [sp, #16]
 8011c76:	2001      	movs	r0, #1
 8011c78:	e7eb      	b.n	8011c52 <__kernel_rem_pio2f+0x292>
 8011c7a:	9803      	ldr	r0, [sp, #12]
 8011c7c:	f8dd c004 	ldr.w	ip, [sp, #4]
 8011c80:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8011c84:	9000      	str	r0, [sp, #0]
 8011c86:	ee07 0a90 	vmov	s15, r0
 8011c8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011c8e:	2000      	movs	r0, #0
 8011c90:	ece2 7a01 	vstmia	r2!, {s15}
 8011c94:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8011cd0 <__kernel_rem_pio2f+0x310>
 8011c98:	4696      	mov	lr, r2
 8011c9a:	4548      	cmp	r0, r9
 8011c9c:	dd06      	ble.n	8011cac <__kernel_rem_pio2f+0x2ec>
 8011c9e:	a842      	add	r0, sp, #264	; 0x108
 8011ca0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8011ca4:	edc0 7a00 	vstr	s15, [r0]
 8011ca8:	3301      	adds	r3, #1
 8011caa:	e7df      	b.n	8011c6c <__kernel_rem_pio2f+0x2ac>
 8011cac:	ecfc 6a01 	vldmia	ip!, {s13}
 8011cb0:	ed3e 7a01 	vldmdb	lr!, {s14}
 8011cb4:	3001      	adds	r0, #1
 8011cb6:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011cba:	e7ee      	b.n	8011c9a <__kernel_rem_pio2f+0x2da>
 8011cbc:	3b01      	subs	r3, #1
 8011cbe:	e779      	b.n	8011bb4 <__kernel_rem_pio2f+0x1f4>
 8011cc0:	08013c34 	.word	0x08013c34
 8011cc4:	08013c08 	.word	0x08013c08
 8011cc8:	43800000 	.word	0x43800000
 8011ccc:	3b800000 	.word	0x3b800000
 8011cd0:	00000000 	.word	0x00000000
 8011cd4:	9b02      	ldr	r3, [sp, #8]
 8011cd6:	eeb0 0a48 	vmov.f32	s0, s16
 8011cda:	1b98      	subs	r0, r3, r6
 8011cdc:	f000 fb8e 	bl	80123fc <scalbnf>
 8011ce0:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8011cc8 <__kernel_rem_pio2f+0x308>
 8011ce4:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8011ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cec:	db1b      	blt.n	8011d26 <__kernel_rem_pio2f+0x366>
 8011cee:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8011ccc <__kernel_rem_pio2f+0x30c>
 8011cf2:	ee60 7a27 	vmul.f32	s15, s0, s15
 8011cf6:	aa06      	add	r2, sp, #24
 8011cf8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011cfc:	a906      	add	r1, sp, #24
 8011cfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011d02:	3408      	adds	r4, #8
 8011d04:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8011d08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011d0c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8011d10:	ee10 3a10 	vmov	r3, s0
 8011d14:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8011d18:	ee17 2a90 	vmov	r2, s15
 8011d1c:	f10a 0301 	add.w	r3, sl, #1
 8011d20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8011d24:	e74c      	b.n	8011bc0 <__kernel_rem_pio2f+0x200>
 8011d26:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8011d2a:	aa06      	add	r2, sp, #24
 8011d2c:	ee10 3a10 	vmov	r3, s0
 8011d30:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8011d34:	4653      	mov	r3, sl
 8011d36:	e743      	b.n	8011bc0 <__kernel_rem_pio2f+0x200>
 8011d38:	aa42      	add	r2, sp, #264	; 0x108
 8011d3a:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8011d3e:	aa06      	add	r2, sp, #24
 8011d40:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8011d44:	9201      	str	r2, [sp, #4]
 8011d46:	ee07 2a90 	vmov	s15, r2
 8011d4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011d4e:	3901      	subs	r1, #1
 8011d50:	ee67 7a80 	vmul.f32	s15, s15, s0
 8011d54:	ee20 0a07 	vmul.f32	s0, s0, s14
 8011d58:	edc0 7a00 	vstr	s15, [r0]
 8011d5c:	e73a      	b.n	8011bd4 <__kernel_rem_pio2f+0x214>
 8011d5e:	ecf2 6a01 	vldmia	r2!, {s13}
 8011d62:	ecb6 7a01 	vldmia	r6!, {s14}
 8011d66:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011d6a:	3101      	adds	r1, #1
 8011d6c:	42b9      	cmp	r1, r7
 8011d6e:	dc01      	bgt.n	8011d74 <__kernel_rem_pio2f+0x3b4>
 8011d70:	428c      	cmp	r4, r1
 8011d72:	daf4      	bge.n	8011d5e <__kernel_rem_pio2f+0x39e>
 8011d74:	aa56      	add	r2, sp, #344	; 0x158
 8011d76:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 8011d7a:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8011d7e:	3801      	subs	r0, #1
 8011d80:	3401      	adds	r4, #1
 8011d82:	e72c      	b.n	8011bde <__kernel_rem_pio2f+0x21e>
 8011d84:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8011d86:	2a02      	cmp	r2, #2
 8011d88:	dc0a      	bgt.n	8011da0 <__kernel_rem_pio2f+0x3e0>
 8011d8a:	2a00      	cmp	r2, #0
 8011d8c:	dc61      	bgt.n	8011e52 <__kernel_rem_pio2f+0x492>
 8011d8e:	d03c      	beq.n	8011e0a <__kernel_rem_pio2f+0x44a>
 8011d90:	9b00      	ldr	r3, [sp, #0]
 8011d92:	f003 0007 	and.w	r0, r3, #7
 8011d96:	b057      	add	sp, #348	; 0x15c
 8011d98:	ecbd 8b04 	vpop	{d8-d9}
 8011d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011da0:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8011da2:	2a03      	cmp	r2, #3
 8011da4:	d1f4      	bne.n	8011d90 <__kernel_rem_pio2f+0x3d0>
 8011da6:	aa2e      	add	r2, sp, #184	; 0xb8
 8011da8:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8011dac:	4608      	mov	r0, r1
 8011dae:	461c      	mov	r4, r3
 8011db0:	2c00      	cmp	r4, #0
 8011db2:	f1a0 0004 	sub.w	r0, r0, #4
 8011db6:	dc59      	bgt.n	8011e6c <__kernel_rem_pio2f+0x4ac>
 8011db8:	4618      	mov	r0, r3
 8011dba:	2801      	cmp	r0, #1
 8011dbc:	f1a1 0104 	sub.w	r1, r1, #4
 8011dc0:	dc64      	bgt.n	8011e8c <__kernel_rem_pio2f+0x4cc>
 8011dc2:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 8011cd0 <__kernel_rem_pio2f+0x310>
 8011dc6:	2b01      	cmp	r3, #1
 8011dc8:	dc70      	bgt.n	8011eac <__kernel_rem_pio2f+0x4ec>
 8011dca:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8011dce:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8011dd2:	f1bb 0f00 	cmp.w	fp, #0
 8011dd6:	d172      	bne.n	8011ebe <__kernel_rem_pio2f+0x4fe>
 8011dd8:	edc5 6a00 	vstr	s13, [r5]
 8011ddc:	ed85 7a01 	vstr	s14, [r5, #4]
 8011de0:	edc5 7a02 	vstr	s15, [r5, #8]
 8011de4:	e7d4      	b.n	8011d90 <__kernel_rem_pio2f+0x3d0>
 8011de6:	aa2e      	add	r2, sp, #184	; 0xb8
 8011de8:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8011dec:	ed91 7a00 	vldr	s14, [r1]
 8011df0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011df4:	3b01      	subs	r3, #1
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	daf5      	bge.n	8011de6 <__kernel_rem_pio2f+0x426>
 8011dfa:	f1bb 0f00 	cmp.w	fp, #0
 8011dfe:	d001      	beq.n	8011e04 <__kernel_rem_pio2f+0x444>
 8011e00:	eef1 7a67 	vneg.f32	s15, s15
 8011e04:	edc5 7a00 	vstr	s15, [r5]
 8011e08:	e7c2      	b.n	8011d90 <__kernel_rem_pio2f+0x3d0>
 8011e0a:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 8011cd0 <__kernel_rem_pio2f+0x310>
 8011e0e:	e7f2      	b.n	8011df6 <__kernel_rem_pio2f+0x436>
 8011e10:	aa2e      	add	r2, sp, #184	; 0xb8
 8011e12:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8011e16:	edd0 7a00 	vldr	s15, [r0]
 8011e1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011e1e:	3901      	subs	r1, #1
 8011e20:	2900      	cmp	r1, #0
 8011e22:	daf5      	bge.n	8011e10 <__kernel_rem_pio2f+0x450>
 8011e24:	f1bb 0f00 	cmp.w	fp, #0
 8011e28:	d017      	beq.n	8011e5a <__kernel_rem_pio2f+0x49a>
 8011e2a:	eef1 7a47 	vneg.f32	s15, s14
 8011e2e:	edc5 7a00 	vstr	s15, [r5]
 8011e32:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8011e36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011e3a:	a82f      	add	r0, sp, #188	; 0xbc
 8011e3c:	2101      	movs	r1, #1
 8011e3e:	428b      	cmp	r3, r1
 8011e40:	da0e      	bge.n	8011e60 <__kernel_rem_pio2f+0x4a0>
 8011e42:	f1bb 0f00 	cmp.w	fp, #0
 8011e46:	d001      	beq.n	8011e4c <__kernel_rem_pio2f+0x48c>
 8011e48:	eef1 7a67 	vneg.f32	s15, s15
 8011e4c:	edc5 7a01 	vstr	s15, [r5, #4]
 8011e50:	e79e      	b.n	8011d90 <__kernel_rem_pio2f+0x3d0>
 8011e52:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 8011cd0 <__kernel_rem_pio2f+0x310>
 8011e56:	4619      	mov	r1, r3
 8011e58:	e7e2      	b.n	8011e20 <__kernel_rem_pio2f+0x460>
 8011e5a:	eef0 7a47 	vmov.f32	s15, s14
 8011e5e:	e7e6      	b.n	8011e2e <__kernel_rem_pio2f+0x46e>
 8011e60:	ecb0 7a01 	vldmia	r0!, {s14}
 8011e64:	3101      	adds	r1, #1
 8011e66:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011e6a:	e7e8      	b.n	8011e3e <__kernel_rem_pio2f+0x47e>
 8011e6c:	edd0 7a00 	vldr	s15, [r0]
 8011e70:	edd0 6a01 	vldr	s13, [r0, #4]
 8011e74:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8011e78:	3c01      	subs	r4, #1
 8011e7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011e7e:	ed80 7a00 	vstr	s14, [r0]
 8011e82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011e86:	edc0 7a01 	vstr	s15, [r0, #4]
 8011e8a:	e791      	b.n	8011db0 <__kernel_rem_pio2f+0x3f0>
 8011e8c:	edd1 7a00 	vldr	s15, [r1]
 8011e90:	edd1 6a01 	vldr	s13, [r1, #4]
 8011e94:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8011e98:	3801      	subs	r0, #1
 8011e9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011e9e:	ed81 7a00 	vstr	s14, [r1]
 8011ea2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011ea6:	edc1 7a01 	vstr	s15, [r1, #4]
 8011eaa:	e786      	b.n	8011dba <__kernel_rem_pio2f+0x3fa>
 8011eac:	aa2e      	add	r2, sp, #184	; 0xb8
 8011eae:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8011eb2:	ed91 7a00 	vldr	s14, [r1]
 8011eb6:	3b01      	subs	r3, #1
 8011eb8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011ebc:	e783      	b.n	8011dc6 <__kernel_rem_pio2f+0x406>
 8011ebe:	eef1 6a66 	vneg.f32	s13, s13
 8011ec2:	eeb1 7a47 	vneg.f32	s14, s14
 8011ec6:	edc5 6a00 	vstr	s13, [r5]
 8011eca:	ed85 7a01 	vstr	s14, [r5, #4]
 8011ece:	eef1 7a67 	vneg.f32	s15, s15
 8011ed2:	e785      	b.n	8011de0 <__kernel_rem_pio2f+0x420>

08011ed4 <__kernel_sinf>:
 8011ed4:	ee10 3a10 	vmov	r3, s0
 8011ed8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011edc:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8011ee0:	da04      	bge.n	8011eec <__kernel_sinf+0x18>
 8011ee2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8011ee6:	ee17 3a90 	vmov	r3, s15
 8011eea:	b35b      	cbz	r3, 8011f44 <__kernel_sinf+0x70>
 8011eec:	ee20 7a00 	vmul.f32	s14, s0, s0
 8011ef0:	eddf 7a15 	vldr	s15, [pc, #84]	; 8011f48 <__kernel_sinf+0x74>
 8011ef4:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8011f4c <__kernel_sinf+0x78>
 8011ef8:	eea7 6a27 	vfma.f32	s12, s14, s15
 8011efc:	eddf 7a14 	vldr	s15, [pc, #80]	; 8011f50 <__kernel_sinf+0x7c>
 8011f00:	eee6 7a07 	vfma.f32	s15, s12, s14
 8011f04:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8011f54 <__kernel_sinf+0x80>
 8011f08:	eea7 6a87 	vfma.f32	s12, s15, s14
 8011f0c:	eddf 7a12 	vldr	s15, [pc, #72]	; 8011f58 <__kernel_sinf+0x84>
 8011f10:	ee60 6a07 	vmul.f32	s13, s0, s14
 8011f14:	eee6 7a07 	vfma.f32	s15, s12, s14
 8011f18:	b930      	cbnz	r0, 8011f28 <__kernel_sinf+0x54>
 8011f1a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8011f5c <__kernel_sinf+0x88>
 8011f1e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8011f22:	eea6 0a26 	vfma.f32	s0, s12, s13
 8011f26:	4770      	bx	lr
 8011f28:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8011f2c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8011f30:	eee0 7a86 	vfma.f32	s15, s1, s12
 8011f34:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8011f38:	eddf 7a09 	vldr	s15, [pc, #36]	; 8011f60 <__kernel_sinf+0x8c>
 8011f3c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8011f40:	ee30 0a60 	vsub.f32	s0, s0, s1
 8011f44:	4770      	bx	lr
 8011f46:	bf00      	nop
 8011f48:	2f2ec9d3 	.word	0x2f2ec9d3
 8011f4c:	b2d72f34 	.word	0xb2d72f34
 8011f50:	3638ef1b 	.word	0x3638ef1b
 8011f54:	b9500d01 	.word	0xb9500d01
 8011f58:	3c088889 	.word	0x3c088889
 8011f5c:	be2aaaab 	.word	0xbe2aaaab
 8011f60:	3e2aaaab 	.word	0x3e2aaaab

08011f64 <finite>:
 8011f64:	b082      	sub	sp, #8
 8011f66:	ed8d 0b00 	vstr	d0, [sp]
 8011f6a:	9801      	ldr	r0, [sp, #4]
 8011f6c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8011f70:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8011f74:	0fc0      	lsrs	r0, r0, #31
 8011f76:	b002      	add	sp, #8
 8011f78:	4770      	bx	lr
 8011f7a:	0000      	movs	r0, r0
 8011f7c:	0000      	movs	r0, r0
	...

08011f80 <nan>:
 8011f80:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011f88 <nan+0x8>
 8011f84:	4770      	bx	lr
 8011f86:	bf00      	nop
 8011f88:	00000000 	.word	0x00000000
 8011f8c:	7ff80000 	.word	0x7ff80000

08011f90 <rint>:
 8011f90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011f92:	ec51 0b10 	vmov	r0, r1, d0
 8011f96:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011f9a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8011f9e:	2e13      	cmp	r6, #19
 8011fa0:	ee10 4a10 	vmov	r4, s0
 8011fa4:	460b      	mov	r3, r1
 8011fa6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8011faa:	dc58      	bgt.n	801205e <rint+0xce>
 8011fac:	2e00      	cmp	r6, #0
 8011fae:	da2b      	bge.n	8012008 <rint+0x78>
 8011fb0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8011fb4:	4302      	orrs	r2, r0
 8011fb6:	d023      	beq.n	8012000 <rint+0x70>
 8011fb8:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8011fbc:	4302      	orrs	r2, r0
 8011fbe:	4254      	negs	r4, r2
 8011fc0:	4314      	orrs	r4, r2
 8011fc2:	0c4b      	lsrs	r3, r1, #17
 8011fc4:	0b24      	lsrs	r4, r4, #12
 8011fc6:	045b      	lsls	r3, r3, #17
 8011fc8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8011fcc:	ea44 0103 	orr.w	r1, r4, r3
 8011fd0:	4b32      	ldr	r3, [pc, #200]	; (801209c <rint+0x10c>)
 8011fd2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8011fd6:	e9d3 6700 	ldrd	r6, r7, [r3]
 8011fda:	4602      	mov	r2, r0
 8011fdc:	460b      	mov	r3, r1
 8011fde:	4630      	mov	r0, r6
 8011fe0:	4639      	mov	r1, r7
 8011fe2:	f7f0 ff23 	bl	8002e2c <__adddf3>
 8011fe6:	e9cd 0100 	strd	r0, r1, [sp]
 8011fea:	463b      	mov	r3, r7
 8011fec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011ff0:	4632      	mov	r2, r6
 8011ff2:	f7f0 ff19 	bl	8002e28 <__aeabi_dsub>
 8011ff6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011ffa:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8011ffe:	4639      	mov	r1, r7
 8012000:	ec41 0b10 	vmov	d0, r0, r1
 8012004:	b003      	add	sp, #12
 8012006:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012008:	4a25      	ldr	r2, [pc, #148]	; (80120a0 <rint+0x110>)
 801200a:	4132      	asrs	r2, r6
 801200c:	ea01 0702 	and.w	r7, r1, r2
 8012010:	4307      	orrs	r7, r0
 8012012:	d0f5      	beq.n	8012000 <rint+0x70>
 8012014:	0851      	lsrs	r1, r2, #1
 8012016:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 801201a:	4314      	orrs	r4, r2
 801201c:	d00c      	beq.n	8012038 <rint+0xa8>
 801201e:	ea23 0201 	bic.w	r2, r3, r1
 8012022:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8012026:	2e13      	cmp	r6, #19
 8012028:	fa43 f606 	asr.w	r6, r3, r6
 801202c:	bf0c      	ite	eq
 801202e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8012032:	2400      	movne	r4, #0
 8012034:	ea42 0306 	orr.w	r3, r2, r6
 8012038:	4918      	ldr	r1, [pc, #96]	; (801209c <rint+0x10c>)
 801203a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801203e:	4622      	mov	r2, r4
 8012040:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012044:	4620      	mov	r0, r4
 8012046:	4629      	mov	r1, r5
 8012048:	f7f0 fef0 	bl	8002e2c <__adddf3>
 801204c:	e9cd 0100 	strd	r0, r1, [sp]
 8012050:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012054:	4622      	mov	r2, r4
 8012056:	462b      	mov	r3, r5
 8012058:	f7f0 fee6 	bl	8002e28 <__aeabi_dsub>
 801205c:	e7d0      	b.n	8012000 <rint+0x70>
 801205e:	2e33      	cmp	r6, #51	; 0x33
 8012060:	dd07      	ble.n	8012072 <rint+0xe2>
 8012062:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8012066:	d1cb      	bne.n	8012000 <rint+0x70>
 8012068:	ee10 2a10 	vmov	r2, s0
 801206c:	f7f0 fede 	bl	8002e2c <__adddf3>
 8012070:	e7c6      	b.n	8012000 <rint+0x70>
 8012072:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8012076:	f04f 36ff 	mov.w	r6, #4294967295
 801207a:	40d6      	lsrs	r6, r2
 801207c:	4230      	tst	r0, r6
 801207e:	d0bf      	beq.n	8012000 <rint+0x70>
 8012080:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8012084:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8012088:	bf1f      	itttt	ne
 801208a:	ea24 0101 	bicne.w	r1, r4, r1
 801208e:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8012092:	fa44 f202 	asrne.w	r2, r4, r2
 8012096:	ea41 0402 	orrne.w	r4, r1, r2
 801209a:	e7cd      	b.n	8012038 <rint+0xa8>
 801209c:	08013c40 	.word	0x08013c40
 80120a0:	000fffff 	.word	0x000fffff
 80120a4:	00000000 	.word	0x00000000

080120a8 <scalbn>:
 80120a8:	b570      	push	{r4, r5, r6, lr}
 80120aa:	ec55 4b10 	vmov	r4, r5, d0
 80120ae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80120b2:	4606      	mov	r6, r0
 80120b4:	462b      	mov	r3, r5
 80120b6:	b99a      	cbnz	r2, 80120e0 <scalbn+0x38>
 80120b8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80120bc:	4323      	orrs	r3, r4
 80120be:	d036      	beq.n	801212e <scalbn+0x86>
 80120c0:	4b39      	ldr	r3, [pc, #228]	; (80121a8 <scalbn+0x100>)
 80120c2:	4629      	mov	r1, r5
 80120c4:	ee10 0a10 	vmov	r0, s0
 80120c8:	2200      	movs	r2, #0
 80120ca:	f7f1 f865 	bl	8003198 <__aeabi_dmul>
 80120ce:	4b37      	ldr	r3, [pc, #220]	; (80121ac <scalbn+0x104>)
 80120d0:	429e      	cmp	r6, r3
 80120d2:	4604      	mov	r4, r0
 80120d4:	460d      	mov	r5, r1
 80120d6:	da10      	bge.n	80120fa <scalbn+0x52>
 80120d8:	a32b      	add	r3, pc, #172	; (adr r3, 8012188 <scalbn+0xe0>)
 80120da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120de:	e03a      	b.n	8012156 <scalbn+0xae>
 80120e0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80120e4:	428a      	cmp	r2, r1
 80120e6:	d10c      	bne.n	8012102 <scalbn+0x5a>
 80120e8:	ee10 2a10 	vmov	r2, s0
 80120ec:	4620      	mov	r0, r4
 80120ee:	4629      	mov	r1, r5
 80120f0:	f7f0 fe9c 	bl	8002e2c <__adddf3>
 80120f4:	4604      	mov	r4, r0
 80120f6:	460d      	mov	r5, r1
 80120f8:	e019      	b.n	801212e <scalbn+0x86>
 80120fa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80120fe:	460b      	mov	r3, r1
 8012100:	3a36      	subs	r2, #54	; 0x36
 8012102:	4432      	add	r2, r6
 8012104:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8012108:	428a      	cmp	r2, r1
 801210a:	dd08      	ble.n	801211e <scalbn+0x76>
 801210c:	2d00      	cmp	r5, #0
 801210e:	a120      	add	r1, pc, #128	; (adr r1, 8012190 <scalbn+0xe8>)
 8012110:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012114:	da1c      	bge.n	8012150 <scalbn+0xa8>
 8012116:	a120      	add	r1, pc, #128	; (adr r1, 8012198 <scalbn+0xf0>)
 8012118:	e9d1 0100 	ldrd	r0, r1, [r1]
 801211c:	e018      	b.n	8012150 <scalbn+0xa8>
 801211e:	2a00      	cmp	r2, #0
 8012120:	dd08      	ble.n	8012134 <scalbn+0x8c>
 8012122:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012126:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801212a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801212e:	ec45 4b10 	vmov	d0, r4, r5
 8012132:	bd70      	pop	{r4, r5, r6, pc}
 8012134:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8012138:	da19      	bge.n	801216e <scalbn+0xc6>
 801213a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801213e:	429e      	cmp	r6, r3
 8012140:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8012144:	dd0a      	ble.n	801215c <scalbn+0xb4>
 8012146:	a112      	add	r1, pc, #72	; (adr r1, 8012190 <scalbn+0xe8>)
 8012148:	e9d1 0100 	ldrd	r0, r1, [r1]
 801214c:	2b00      	cmp	r3, #0
 801214e:	d1e2      	bne.n	8012116 <scalbn+0x6e>
 8012150:	a30f      	add	r3, pc, #60	; (adr r3, 8012190 <scalbn+0xe8>)
 8012152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012156:	f7f1 f81f 	bl	8003198 <__aeabi_dmul>
 801215a:	e7cb      	b.n	80120f4 <scalbn+0x4c>
 801215c:	a10a      	add	r1, pc, #40	; (adr r1, 8012188 <scalbn+0xe0>)
 801215e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012162:	2b00      	cmp	r3, #0
 8012164:	d0b8      	beq.n	80120d8 <scalbn+0x30>
 8012166:	a10e      	add	r1, pc, #56	; (adr r1, 80121a0 <scalbn+0xf8>)
 8012168:	e9d1 0100 	ldrd	r0, r1, [r1]
 801216c:	e7b4      	b.n	80120d8 <scalbn+0x30>
 801216e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012172:	3236      	adds	r2, #54	; 0x36
 8012174:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012178:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801217c:	4620      	mov	r0, r4
 801217e:	4b0c      	ldr	r3, [pc, #48]	; (80121b0 <scalbn+0x108>)
 8012180:	2200      	movs	r2, #0
 8012182:	e7e8      	b.n	8012156 <scalbn+0xae>
 8012184:	f3af 8000 	nop.w
 8012188:	c2f8f359 	.word	0xc2f8f359
 801218c:	01a56e1f 	.word	0x01a56e1f
 8012190:	8800759c 	.word	0x8800759c
 8012194:	7e37e43c 	.word	0x7e37e43c
 8012198:	8800759c 	.word	0x8800759c
 801219c:	fe37e43c 	.word	0xfe37e43c
 80121a0:	c2f8f359 	.word	0xc2f8f359
 80121a4:	81a56e1f 	.word	0x81a56e1f
 80121a8:	43500000 	.word	0x43500000
 80121ac:	ffff3cb0 	.word	0xffff3cb0
 80121b0:	3c900000 	.word	0x3c900000

080121b4 <atanf>:
 80121b4:	b538      	push	{r3, r4, r5, lr}
 80121b6:	ee10 5a10 	vmov	r5, s0
 80121ba:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80121be:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 80121c2:	eef0 7a40 	vmov.f32	s15, s0
 80121c6:	db10      	blt.n	80121ea <atanf+0x36>
 80121c8:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80121cc:	dd04      	ble.n	80121d8 <atanf+0x24>
 80121ce:	ee70 7a00 	vadd.f32	s15, s0, s0
 80121d2:	eeb0 0a67 	vmov.f32	s0, s15
 80121d6:	bd38      	pop	{r3, r4, r5, pc}
 80121d8:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8012310 <atanf+0x15c>
 80121dc:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8012314 <atanf+0x160>
 80121e0:	2d00      	cmp	r5, #0
 80121e2:	bfd8      	it	le
 80121e4:	eef0 7a40 	vmovle.f32	s15, s0
 80121e8:	e7f3      	b.n	80121d2 <atanf+0x1e>
 80121ea:	4b4b      	ldr	r3, [pc, #300]	; (8012318 <atanf+0x164>)
 80121ec:	429c      	cmp	r4, r3
 80121ee:	dc10      	bgt.n	8012212 <atanf+0x5e>
 80121f0:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 80121f4:	da0a      	bge.n	801220c <atanf+0x58>
 80121f6:	ed9f 7a49 	vldr	s14, [pc, #292]	; 801231c <atanf+0x168>
 80121fa:	ee30 7a07 	vadd.f32	s14, s0, s14
 80121fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012202:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8012206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801220a:	dce2      	bgt.n	80121d2 <atanf+0x1e>
 801220c:	f04f 33ff 	mov.w	r3, #4294967295
 8012210:	e013      	b.n	801223a <atanf+0x86>
 8012212:	f000 f8a3 	bl	801235c <fabsf>
 8012216:	4b42      	ldr	r3, [pc, #264]	; (8012320 <atanf+0x16c>)
 8012218:	429c      	cmp	r4, r3
 801221a:	dc4f      	bgt.n	80122bc <atanf+0x108>
 801221c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8012220:	429c      	cmp	r4, r3
 8012222:	dc41      	bgt.n	80122a8 <atanf+0xf4>
 8012224:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8012228:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801222c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8012230:	2300      	movs	r3, #0
 8012232:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012236:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801223a:	1c5a      	adds	r2, r3, #1
 801223c:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8012240:	eddf 5a38 	vldr	s11, [pc, #224]	; 8012324 <atanf+0x170>
 8012244:	ed9f 6a38 	vldr	s12, [pc, #224]	; 8012328 <atanf+0x174>
 8012248:	ed9f 5a38 	vldr	s10, [pc, #224]	; 801232c <atanf+0x178>
 801224c:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8012330 <atanf+0x17c>
 8012250:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8012254:	eea7 6a25 	vfma.f32	s12, s14, s11
 8012258:	eddf 5a36 	vldr	s11, [pc, #216]	; 8012334 <atanf+0x180>
 801225c:	eee6 5a07 	vfma.f32	s11, s12, s14
 8012260:	ed9f 6a35 	vldr	s12, [pc, #212]	; 8012338 <atanf+0x184>
 8012264:	eea5 6a87 	vfma.f32	s12, s11, s14
 8012268:	eddf 5a34 	vldr	s11, [pc, #208]	; 801233c <atanf+0x188>
 801226c:	eee6 5a07 	vfma.f32	s11, s12, s14
 8012270:	ed9f 6a33 	vldr	s12, [pc, #204]	; 8012340 <atanf+0x18c>
 8012274:	eea5 6a87 	vfma.f32	s12, s11, s14
 8012278:	eddf 5a32 	vldr	s11, [pc, #200]	; 8012344 <atanf+0x190>
 801227c:	eee7 5a05 	vfma.f32	s11, s14, s10
 8012280:	ed9f 5a31 	vldr	s10, [pc, #196]	; 8012348 <atanf+0x194>
 8012284:	eea5 5a87 	vfma.f32	s10, s11, s14
 8012288:	eddf 5a30 	vldr	s11, [pc, #192]	; 801234c <atanf+0x198>
 801228c:	eee5 5a07 	vfma.f32	s11, s10, s14
 8012290:	eea5 0a87 	vfma.f32	s0, s11, s14
 8012294:	ee20 0a07 	vmul.f32	s0, s0, s14
 8012298:	eea6 0a26 	vfma.f32	s0, s12, s13
 801229c:	ee27 0a80 	vmul.f32	s0, s15, s0
 80122a0:	d121      	bne.n	80122e6 <atanf+0x132>
 80122a2:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80122a6:	e794      	b.n	80121d2 <atanf+0x1e>
 80122a8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80122ac:	ee30 7a67 	vsub.f32	s14, s0, s15
 80122b0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80122b4:	2301      	movs	r3, #1
 80122b6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80122ba:	e7be      	b.n	801223a <atanf+0x86>
 80122bc:	4b24      	ldr	r3, [pc, #144]	; (8012350 <atanf+0x19c>)
 80122be:	429c      	cmp	r4, r3
 80122c0:	dc0b      	bgt.n	80122da <atanf+0x126>
 80122c2:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 80122c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80122ca:	eea0 7a27 	vfma.f32	s14, s0, s15
 80122ce:	2302      	movs	r3, #2
 80122d0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80122d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80122d8:	e7af      	b.n	801223a <atanf+0x86>
 80122da:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80122de:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80122e2:	2303      	movs	r3, #3
 80122e4:	e7a9      	b.n	801223a <atanf+0x86>
 80122e6:	4a1b      	ldr	r2, [pc, #108]	; (8012354 <atanf+0x1a0>)
 80122e8:	491b      	ldr	r1, [pc, #108]	; (8012358 <atanf+0x1a4>)
 80122ea:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80122ee:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80122f2:	ed93 7a00 	vldr	s14, [r3]
 80122f6:	ee30 0a47 	vsub.f32	s0, s0, s14
 80122fa:	2d00      	cmp	r5, #0
 80122fc:	ee70 7a67 	vsub.f32	s15, s0, s15
 8012300:	ed92 0a00 	vldr	s0, [r2]
 8012304:	ee70 7a67 	vsub.f32	s15, s0, s15
 8012308:	bfb8      	it	lt
 801230a:	eef1 7a67 	vneglt.f32	s15, s15
 801230e:	e760      	b.n	80121d2 <atanf+0x1e>
 8012310:	3fc90fdb 	.word	0x3fc90fdb
 8012314:	bfc90fdb 	.word	0xbfc90fdb
 8012318:	3edfffff 	.word	0x3edfffff
 801231c:	7149f2ca 	.word	0x7149f2ca
 8012320:	3f97ffff 	.word	0x3f97ffff
 8012324:	3c8569d7 	.word	0x3c8569d7
 8012328:	3d4bda59 	.word	0x3d4bda59
 801232c:	bd15a221 	.word	0xbd15a221
 8012330:	be4ccccd 	.word	0xbe4ccccd
 8012334:	3d886b35 	.word	0x3d886b35
 8012338:	3dba2e6e 	.word	0x3dba2e6e
 801233c:	3e124925 	.word	0x3e124925
 8012340:	3eaaaaab 	.word	0x3eaaaaab
 8012344:	bd6ef16b 	.word	0xbd6ef16b
 8012348:	bd9d8795 	.word	0xbd9d8795
 801234c:	bde38e38 	.word	0xbde38e38
 8012350:	401bffff 	.word	0x401bffff
 8012354:	08013c50 	.word	0x08013c50
 8012358:	08013c60 	.word	0x08013c60

0801235c <fabsf>:
 801235c:	ee10 3a10 	vmov	r3, s0
 8012360:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012364:	ee00 3a10 	vmov	s0, r3
 8012368:	4770      	bx	lr
	...

0801236c <floorf>:
 801236c:	ee10 3a10 	vmov	r3, s0
 8012370:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8012374:	3a7f      	subs	r2, #127	; 0x7f
 8012376:	2a16      	cmp	r2, #22
 8012378:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801237c:	dc2a      	bgt.n	80123d4 <floorf+0x68>
 801237e:	2a00      	cmp	r2, #0
 8012380:	da11      	bge.n	80123a6 <floorf+0x3a>
 8012382:	eddf 7a18 	vldr	s15, [pc, #96]	; 80123e4 <floorf+0x78>
 8012386:	ee30 0a27 	vadd.f32	s0, s0, s15
 801238a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801238e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012392:	dd05      	ble.n	80123a0 <floorf+0x34>
 8012394:	2b00      	cmp	r3, #0
 8012396:	da23      	bge.n	80123e0 <floorf+0x74>
 8012398:	4a13      	ldr	r2, [pc, #76]	; (80123e8 <floorf+0x7c>)
 801239a:	2900      	cmp	r1, #0
 801239c:	bf18      	it	ne
 801239e:	4613      	movne	r3, r2
 80123a0:	ee00 3a10 	vmov	s0, r3
 80123a4:	4770      	bx	lr
 80123a6:	4911      	ldr	r1, [pc, #68]	; (80123ec <floorf+0x80>)
 80123a8:	4111      	asrs	r1, r2
 80123aa:	420b      	tst	r3, r1
 80123ac:	d0fa      	beq.n	80123a4 <floorf+0x38>
 80123ae:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80123e4 <floorf+0x78>
 80123b2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80123b6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80123ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123be:	ddef      	ble.n	80123a0 <floorf+0x34>
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	bfbe      	ittt	lt
 80123c4:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 80123c8:	fa40 f202 	asrlt.w	r2, r0, r2
 80123cc:	189b      	addlt	r3, r3, r2
 80123ce:	ea23 0301 	bic.w	r3, r3, r1
 80123d2:	e7e5      	b.n	80123a0 <floorf+0x34>
 80123d4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80123d8:	d3e4      	bcc.n	80123a4 <floorf+0x38>
 80123da:	ee30 0a00 	vadd.f32	s0, s0, s0
 80123de:	4770      	bx	lr
 80123e0:	2300      	movs	r3, #0
 80123e2:	e7dd      	b.n	80123a0 <floorf+0x34>
 80123e4:	7149f2ca 	.word	0x7149f2ca
 80123e8:	bf800000 	.word	0xbf800000
 80123ec:	007fffff 	.word	0x007fffff

080123f0 <nanf>:
 80123f0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80123f8 <nanf+0x8>
 80123f4:	4770      	bx	lr
 80123f6:	bf00      	nop
 80123f8:	7fc00000 	.word	0x7fc00000

080123fc <scalbnf>:
 80123fc:	ee10 3a10 	vmov	r3, s0
 8012400:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8012404:	d025      	beq.n	8012452 <scalbnf+0x56>
 8012406:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801240a:	d302      	bcc.n	8012412 <scalbnf+0x16>
 801240c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8012410:	4770      	bx	lr
 8012412:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8012416:	d122      	bne.n	801245e <scalbnf+0x62>
 8012418:	4b2a      	ldr	r3, [pc, #168]	; (80124c4 <scalbnf+0xc8>)
 801241a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80124c8 <scalbnf+0xcc>
 801241e:	4298      	cmp	r0, r3
 8012420:	ee20 0a27 	vmul.f32	s0, s0, s15
 8012424:	db16      	blt.n	8012454 <scalbnf+0x58>
 8012426:	ee10 3a10 	vmov	r3, s0
 801242a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801242e:	3a19      	subs	r2, #25
 8012430:	4402      	add	r2, r0
 8012432:	2afe      	cmp	r2, #254	; 0xfe
 8012434:	dd15      	ble.n	8012462 <scalbnf+0x66>
 8012436:	ee10 3a10 	vmov	r3, s0
 801243a:	eddf 7a24 	vldr	s15, [pc, #144]	; 80124cc <scalbnf+0xd0>
 801243e:	eddf 6a24 	vldr	s13, [pc, #144]	; 80124d0 <scalbnf+0xd4>
 8012442:	2b00      	cmp	r3, #0
 8012444:	eeb0 7a67 	vmov.f32	s14, s15
 8012448:	bfb8      	it	lt
 801244a:	eef0 7a66 	vmovlt.f32	s15, s13
 801244e:	ee27 0a27 	vmul.f32	s0, s14, s15
 8012452:	4770      	bx	lr
 8012454:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80124d4 <scalbnf+0xd8>
 8012458:	ee20 0a27 	vmul.f32	s0, s0, s15
 801245c:	4770      	bx	lr
 801245e:	0dd2      	lsrs	r2, r2, #23
 8012460:	e7e6      	b.n	8012430 <scalbnf+0x34>
 8012462:	2a00      	cmp	r2, #0
 8012464:	dd06      	ble.n	8012474 <scalbnf+0x78>
 8012466:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801246a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801246e:	ee00 3a10 	vmov	s0, r3
 8012472:	4770      	bx	lr
 8012474:	f112 0f16 	cmn.w	r2, #22
 8012478:	da1a      	bge.n	80124b0 <scalbnf+0xb4>
 801247a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801247e:	4298      	cmp	r0, r3
 8012480:	ee10 3a10 	vmov	r3, s0
 8012484:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012488:	dd0a      	ble.n	80124a0 <scalbnf+0xa4>
 801248a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80124cc <scalbnf+0xd0>
 801248e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80124d0 <scalbnf+0xd4>
 8012492:	eef0 7a40 	vmov.f32	s15, s0
 8012496:	2b00      	cmp	r3, #0
 8012498:	bf18      	it	ne
 801249a:	eeb0 0a47 	vmovne.f32	s0, s14
 801249e:	e7db      	b.n	8012458 <scalbnf+0x5c>
 80124a0:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80124d4 <scalbnf+0xd8>
 80124a4:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80124d8 <scalbnf+0xdc>
 80124a8:	eef0 7a40 	vmov.f32	s15, s0
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	e7f3      	b.n	8012498 <scalbnf+0x9c>
 80124b0:	3219      	adds	r2, #25
 80124b2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80124b6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80124ba:	eddf 7a08 	vldr	s15, [pc, #32]	; 80124dc <scalbnf+0xe0>
 80124be:	ee07 3a10 	vmov	s14, r3
 80124c2:	e7c4      	b.n	801244e <scalbnf+0x52>
 80124c4:	ffff3cb0 	.word	0xffff3cb0
 80124c8:	4c000000 	.word	0x4c000000
 80124cc:	7149f2ca 	.word	0x7149f2ca
 80124d0:	f149f2ca 	.word	0xf149f2ca
 80124d4:	0da24260 	.word	0x0da24260
 80124d8:	8da24260 	.word	0x8da24260
 80124dc:	33000000 	.word	0x33000000

080124e0 <_init>:
 80124e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124e2:	bf00      	nop
 80124e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80124e6:	bc08      	pop	{r3}
 80124e8:	469e      	mov	lr, r3
 80124ea:	4770      	bx	lr

080124ec <_fini>:
 80124ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124ee:	bf00      	nop
 80124f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80124f2:	bc08      	pop	{r3}
 80124f4:	469e      	mov	lr, r3
 80124f6:	4770      	bx	lr
