<HTML>
  <HEAD> <title>interconnect_ip_long_endpoint.html</title>  </HEAD>
    <BODY text="#000000" bgcolor="#FFFFFF">
    <A NAME="TOP"></A>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
  <div align=right><A HREF="index.html">Report Summary Page</A></div>
  <H1><CENTER>./initial/report/interconnect_ip_long_endpoint.html</CENTER></H1>
<H2><A NAME="Top Level Port Timing Summary">Top Level Port Timing Summary</A></H2>
<TABLE BORDER=0><TR><TD></TD><TD>
<H3>Input Ports</H3>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Manually exported pins
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_54787">i_ssi_ssi_rst_n</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 2874.98 </TD>
              <TD ALIGN=right> 16000.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_44040">i_apb_pclk_en</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 2040.00 </TD>
              <TD ALIGN=right> 3960.00 </TD>
              <TD ALIGN=right> 5.75 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_47506">i_i2c_ic_clk_in_a</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 3600.00 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 3367.05 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_48903">i_i2c_ic_data_in_a</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 3600.00 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 3367.05 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_53585">i_ssi_ss_in_n</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 4000.00 </TD>
              <TD ALIGN=right> 36000.00 </TD>
              <TD ALIGN=right> 3807.71 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_50329">i_ssi_rxd</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 6000.00 </TD>
              <TD ALIGN=right> 34000.00 </TD>
              <TD ALIGN=right> 4397.43 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_RAM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_37610">ex_i_ahb_AHB_Slave_RAM_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1205.74 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1794.26 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_42532">ex_i_ahb_AHB_Slave_RAM_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 575.26 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2424.74 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_36122">ex_i_ahb_AHB_Slave_RAM_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 574.35 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2425.65 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PWM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_31449">ex_i_ahb_AHB_Slave_PWM_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1093.00 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1907.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_28478">ex_i_ahb_AHB_Slave_PWM_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 558.30 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2441.70 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_29963">ex_i_ahb_AHB_Slave_PWM_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 555.81 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2444.19 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PID
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_22322">ex_i_ahb_AHB_Slave_PID_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1104.05 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1895.95 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_20834">ex_i_ahb_AHB_Slave_PID_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 566.89 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2433.11 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_26940">ex_i_ahb_AHB_Slave_PID_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 565.49 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2434.51 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_1971">ex_i_ahb_AHB_MASTER_CORTEXM0_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1527.60 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1472.40 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_17534">ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 296.01 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2703.99 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_15186">ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_11775">ex_i_ahb_AHB_MASTER_CORTEXM0_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.50 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2725.50 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_10595">ex_i_ahb_AHB_MASTER_CORTEXM0_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_9416">ex_i_ahb_AHB_MASTER_CORTEXM0_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_6896">ex_i_ahb_AHB_MASTER_CORTEXM0_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_8073">ex_i_ahb_AHB_MASTER_CORTEXM0_hlock</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 4800.00 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 4473.08 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface PRESETn
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_428">PRESETn_presetn</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 21857.63 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
</TABLE></TD></TR></TABLE>
<A HREF="#TOP"><div ALIGN=right>Top of report.</div></A>
<TABLE BORDER=0><TR><TD></TD><TD>
<H3>Output Ports</H3>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Manually exported pins
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_131402">i_ssi_ssi_sleep</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -5400.00 </TD>
              <TD ALIGN=right> 375.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_129767">i_ssi_ssi_rxu_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 498.78 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 701.22 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_124455">i_ssi_ssi_mst_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 391.35 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 808.65 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_133901">i_ssi_ssi_txo_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 376.96 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 823.04 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_128439">i_ssi_ssi_rxo_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 369.06 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 830.94 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_132573">i_ssi_ssi_txe_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 344.86 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 855.14 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_127111">i_ssi_ssi_rxf_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 340.21 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 859.79 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_155963">i_i2c_ic_en</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 252.97 </TD>
              <TD ALIGN=right> -3600.00 </TD>
              <TD ALIGN=right> 2147.03 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_123118">i_ssi_ss_0_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 271.09 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3728.91 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_125781">i_ssi_ssi_oe_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 271.09 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3728.91 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_120784">i_ssi_txd</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 258.32 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3741.68 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_121944">i_ssi_sclk_out</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 243.10 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3756.90 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_154779">i_i2c_ic_data_oe</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 253.42 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3946.58 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_149978">i_i2c_debug_wr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 252.98 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3947.02 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_152377">i_i2c_ic_clk_oe</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 252.62 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3947.38 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_118399">i_i2c_ic_rx_over_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_141555">i_i2c_debug_master_act</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_148760">i_i2c_debug_slv_cstate</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_135241">i_i2c_debug_s_gen</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_114793">i_i2c_ic_rx_done_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_109994">i_i2c_ic_stop_det_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_112393">i_i2c_ic_tx_over_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_136778">i_i2c_debug_addr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_147552">i_i2c_debug_slave_act</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_137973">i_i2c_debug_addr_10bit</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_146357">i_i2c_ic_rd_req_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_153572">i_i2c_ic_current_src_en</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_115993">i_i2c_ic_start_det_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_113592">i_i2c_ic_tx_empty_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_145166">i_i2c_debug_rd</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_157147">i_i2c_ic_gen_call_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_142766">i_i2c_debug_mst_cstate</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_111195">i_i2c_ic_tx_abrt_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_139175">i_i2c_debug_data</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_151180">i_i2c_ic_activity_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_119597">i_i2c_ic_rx_full_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_117198">i_i2c_ic_rx_under_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_140362">i_i2c_debug_hs</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_143978">i_i2c_debug_p_gen</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_RAM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_100048">ex_i_ahb_AHB_Slave_RAM_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1205.74 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1794.26 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_103593">ex_i_ahb_AHB_Slave_RAM_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1025.57 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1974.43 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_95323">ex_i_ahb_AHB_Slave_RAM_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_108765">ex_i_ahb_AHB_Slave_RAM_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 296.01 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2703.99 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_107586">ex_i_ahb_AHB_Slave_RAM_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_106404">ex_i_ahb_AHB_Slave_RAM_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.50 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.50 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_98872">ex_i_ahb_AHB_Slave_RAM_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_96504">ex_i_ahb_AHB_Slave_RAM_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_105224">ex_i_ahb_AHB_Slave_RAM_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_97676">ex_i_ahb_AHB_Slave_RAM_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.73 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.27 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PWM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_88605">ex_i_ahb_AHB_Slave_PWM_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1527.60 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1472.40 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_81521">ex_i_ahb_AHB_Slave_PWM_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1205.74 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1794.26 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_94089">ex_i_ahb_AHB_Slave_PWM_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_87427">ex_i_ahb_AHB_Slave_PWM_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 296.01 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2703.99 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_86248">ex_i_ahb_AHB_Slave_PWM_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_85066">ex_i_ahb_AHB_Slave_PWM_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.50 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.50 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_90540">ex_i_ahb_AHB_Slave_PWM_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_80345">ex_i_ahb_AHB_Slave_PWM_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_92908">ex_i_ahb_AHB_Slave_PWM_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_91711">ex_i_ahb_AHB_Slave_PWM_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.73 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.27 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PID
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_73639">ex_i_ahb_AHB_Slave_PID_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1527.60 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1472.40 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_70094">ex_i_ahb_AHB_Slave_PID_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1205.74 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1794.26 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_65369">ex_i_ahb_AHB_Slave_PID_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_79115">ex_i_ahb_AHB_Slave_PID_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 296.01 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2703.99 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_77936">ex_i_ahb_AHB_Slave_PID_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_76754">ex_i_ahb_AHB_Slave_PID_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.50 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.50 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_68918">ex_i_ahb_AHB_Slave_PID_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_75574">ex_i_ahb_AHB_Slave_PID_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_66550">ex_i_ahb_AHB_Slave_PID_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_67722">ex_i_ahb_AHB_Slave_PID_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.73 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.27 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_56165">ex_i_ahb_AHB_MASTER_CORTEXM0_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1205.74 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1794.26 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_59715">ex_i_ahb_AHB_MASTER_CORTEXM0_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 575.26 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2424.74 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_62511">ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 574.35 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2425.65 </TD>
        </TR>
</TABLE></TD></TR></TABLE>
<A HREF="#TOP"><div ALIGN=right>Top of report.</div></A>
<TABLE BORDER=0><TR><TD></TD><TD>
</TABLE>
<PRE>
RPT_INFO:Input Ports  
RPT_INFO:Port Group Interface PRESETn
 
****************************************
<A NAME="interconnect_ip_218"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_428"></A>  Startpoint: PRESETn_presetn
              (input port clocked by PCLK_pclk)
  Endpoint: i_i2c_U_DW_apb_i2c_regfile/ic_ack_general_call_reg/s (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 2400.00    2400.00 r
  PRESETn_presetn (in)                                16343.07   18743.07 r
  PRESETn_presetn (net)                       844         0.00   18743.07 r
  i_i2c_U_DW_apb_i2c_regfile/presetn (i_i2c_DW_apb_i2c_regfile)     0.00 18743.07 r
  i_i2c_U_DW_apb_i2c_regfile/presetn (net)                0.00   18743.07 r
  i_i2c_U_DW_apb_i2c_regfile/U706/op (inv_1)           5514.56   24257.63 f
  i_i2c_U_DW_apb_i2c_regfile/n760 (net)        13         0.00   24257.63 f
  i_i2c_U_DW_apb_i2c_regfile/ic_ack_general_call_reg/s (drsp_1)     0.00 24257.63 f
  data arrival time                                              24257.63
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_1738"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_1971"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (net)     6      0.00    1461.60 f
  U6900/op (nor4_1)                                     297.12    1758.72 r
  n6556 (net)                                   1         0.00    1758.72 r
  U7007/op (nand4_1)                                    223.62    1982.34 f
  n7051 (net)                                   2         0.00    1982.34 f
  U7012/op (nor4_1)                                     251.15    2233.49 r
  n6560 (net)                                   1         0.00    2233.49 r
  U7011/op (nand2_1)                                    173.61    2407.10 f
  n9070 (net)                                   4         0.00    2407.10 f
  U11025/op (nor3_1)                                    320.50    2727.60 r
  ex_i_ahb_AHB_Slave_PID_hsel (net)             2         0.00    2727.60 r
  ex_i_ahb_AHB_Slave_PID_hsel (out)                       0.00    2727.60 r
  data arrival time                                               2727.60
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_3570"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_17_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (net)     6      0.00    1461.60 f
  U6900/op (nor4_1)                                     297.12    1758.72 r
  n6556 (net)                                   1         0.00    1758.72 r
  U7007/op (nand4_1)                                    223.62    1982.34 f
  n7051 (net)                                   2         0.00    1982.34 f
  U7012/op (nor4_1)                                     251.15    2233.49 r
  n6560 (net)                                   1         0.00    2233.49 r
  U7011/op (nand2_1)                                    173.61    2407.10 f
  n9070 (net)                                   4         0.00    2407.10 f
  U5665/op (nor3_1)                                     229.60    2636.70 r
  n11358 (net)                                  2         0.00    2636.70 r
  U5645/op (nand2_1)                                    232.67    2869.38 f
  n9379 (net)                                   6         0.00    2869.38 f
  U8812/op (not_ab_or_c_or_d)                           174.59    3043.96 r
  n6577 (net)                                   1         0.00    3043.96 r
  U8815/op (ab_or_c_or_d)                               223.66    3267.62 r
  i_apb_U_DW_apb_ahbsif_nextstate[2] (net)      5         0.00    3267.62 r
  U6029/op (nand2_1)                                    142.73    3410.35 f
  n10105 (net)                                  3         0.00    3410.35 f
  U12137/op (nor2_1)                                    167.80    3578.15 r
  n10109 (net)                                  3         0.00    3578.15 r
  U6021/op (inv_1)                                      101.35    3679.51 f
  n11473 (net)                                  3         0.00    3679.51 f
  U5571/op (nor3_2)                                     727.75    4407.26 r
  n11507 (net)                                 26         0.00    4407.26 r
  U13253/op (nand2_1)                                   186.44    4593.70 f
  n11509 (net)                                  1         0.00    4593.70 f
  U13255/op (nand4_1)                                    93.02    4686.71 r
  n4722 (net)                                   1         0.00    4686.71 r
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ip (drp_1)          0.00    4686.71 r
  data arrival time                                               4686.71
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_6663"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_6896"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (net)     3      0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_7844"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_8073"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hlock
              (input port clocked by HCLK_hclk)
  Endpoint: i_ahb_U_arblite_hmastlock_reg
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hlock (in)                12.16    1212.16 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hlock (net)      1         0.00    1212.16 f
  U11890/op (mux2_1)                                    132.45    1344.61 f
  n4855 (net)                                   1         0.00    1344.61 f
  i_ahb_U_arblite_hmastlock_reg/ip (drp_1)                0.00    1344.61 f
  data arrival time                                               1344.61
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_9184"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_9416"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_10363"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_10595"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_11542"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_11775"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           274.50    1474.50 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     5      0.00    1474.50 r
  ex_i_ahb_AHB_Slave_PID_htrans[1] (out)                  0.00    1474.50 r
  data arrival time                                               1474.50
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_12619"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_17_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           274.50    1474.50 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     5      0.00    1474.50 r
  U5645/op (nand2_1)                                    269.35    1743.85 f
  n9379 (net)                                   6         0.00    1743.85 f
  U8812/op (not_ab_or_c_or_d)                           174.59    1918.44 r
  n6577 (net)                                   1         0.00    1918.44 r
  U8815/op (ab_or_c_or_d)                               223.66    2142.09 r
  i_apb_U_DW_apb_ahbsif_nextstate[2] (net)      5         0.00    2142.09 r
  U6029/op (nand2_1)                                    142.73    2284.83 f
  n10105 (net)                                  3         0.00    2284.83 f
  U12137/op (nor2_1)                                    167.80    2452.63 r
  n10109 (net)                                  3         0.00    2452.63 r
  U6021/op (inv_1)                                      101.35    2553.98 f
  n11473 (net)                                  3         0.00    2553.98 f
  U5571/op (nor3_2)                                     727.75    3281.73 r
  n11507 (net)                                 26         0.00    3281.73 r
  U13253/op (nand2_1)                                   186.44    3468.17 f
  n11509 (net)                                  1         0.00    3468.17 f
  U13255/op (nand4_1)                                    93.02    3561.19 r
  n4722 (net)                                   1         0.00    3561.19 r
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ip (drp_1)          0.00    3561.19 r
  data arrival time                                               3561.19
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_14952"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_15186"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (net)     5     0.00    1474.92 r
  ex_i_ahb_AHB_Slave_PID_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_16031"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_pwdata_int_reg_0_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0] (in)           274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0] (net)     5      0.00    1474.92 r
  U13091/op (nand2_1)                                   125.32    1600.24 f
  n11371 (net)                                  1         0.00    1600.24 f
  U13092/op (nand3_1)                                    68.19    1668.42 r
  n4791 (net)                                   1         0.00    1668.42 r
  i_apb_U_DW_apb_ahbsif_pwdata_int_reg_0_/ip (drp_1)      0.00    1668.42 r
  data arrival time                                               1668.42
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_17304"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_17534"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              296.01    1496.01 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     8         0.00    1496.01 r
  ex_i_ahb_AHB_Slave_PID_hwrite (out)                     0.00    1496.01 r
  data arrival time                                               1496.01
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_18372"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_17_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              275.11    1475.11 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     8         0.00    1475.11 f
  U8812/op (not_ab_or_c_or_d)                           194.24    1669.35 r
  n6577 (net)                                   1         0.00    1669.35 r
  U8815/op (ab_or_c_or_d)                               223.66    1893.00 r
  i_apb_U_DW_apb_ahbsif_nextstate[2] (net)      5         0.00    1893.00 r
  U6029/op (nand2_1)                                    142.73    2035.74 f
  n10105 (net)                                  3         0.00    2035.74 f
  U12137/op (nor2_1)                                    167.80    2203.54 r
  n10109 (net)                                  3         0.00    2203.54 r
  U6021/op (inv_1)                                      101.35    2304.89 f
  n11473 (net)                                  3         0.00    2304.89 f
  U5571/op (nor3_2)                                     727.75    3032.64 r
  n11507 (net)                                 26         0.00    3032.64 r
  U13253/op (nand2_1)                                   186.44    3219.08 f
  n11509 (net)                                  1         0.00    3219.08 f
  U13255/op (nand4_1)                                    93.02    3312.10 r
  n4722 (net)                                   1         0.00    3312.10 r
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ip (drp_1)          0.00    3312.10 r
  data arrival time                                               3312.10
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PID
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_20606"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_20834"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hrdata[30]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hrdata[30] (in)                 11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hrdata[30] (net)       1         0.00    1211.33 f
  U11297/op (nand2_1)                                    50.89    1262.22 r
  n9361 (net)                                   1         0.00    1262.22 r
  U6073/op (nand4_1)                                    504.67    1766.89 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (net)     1     0.00    1766.89 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (out)           0.00    1766.89 f
  data arrival time                                               1766.89
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_22093"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_22322"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (net)      1         0.00    1211.33 f
  U8794/op (nand2_1)                                     68.28    1279.61 r
  n6552 (net)                                   1         0.00    1279.61 r
  U6134/op (nand4_2)                                    336.77    1616.38 f
  n11355 (net)                                  6         0.00    1616.38 f
  U5666/op (inv_1)                                       99.22    1715.60 r
  n7920 (net)                                   2         0.00    1715.60 r
  U5667/op (inv_1)                                      588.45    2304.05 f
  ex_i_ahb_AHB_Slave_PID_hready (net)           5         0.00    2304.05 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    2304.05 f
  data arrival time                                               2304.05
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_23773"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_17_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                10.90    1210.90 r
  ex_i_ahb_AHB_Slave_PID_hready_resp (net)      1         0.00    1210.90 r
  U8794/op (nand2_1)                                     89.37    1300.27 f
  n6552 (net)                                   1         0.00    1300.27 f
  U6134/op (nand4_2)                                    161.64    1461.91 r
  n11355 (net)                                  6         0.00    1461.91 r
  U5666/op (inv_1)                                       70.60    1532.51 f
  n7920 (net)                                   2         0.00    1532.51 f
  U5665/op (nor3_1)                                     196.06    1728.57 r
  n11358 (net)                                  2         0.00    1728.57 r
  U5645/op (nand2_1)                                    232.67    1961.24 f
  n9379 (net)                                   6         0.00    1961.24 f
  U8812/op (not_ab_or_c_or_d)                           174.59    2135.83 r
  n6577 (net)                                   1         0.00    2135.83 r
  U8815/op (ab_or_c_or_d)                               223.66    2359.49 r
  i_apb_U_DW_apb_ahbsif_nextstate[2] (net)      5         0.00    2359.49 r
  U6029/op (nand2_1)                                    142.73    2502.22 f
  n10105 (net)                                  3         0.00    2502.22 f
  U12137/op (nor2_1)                                    167.80    2670.02 r
  n10109 (net)                                  3         0.00    2670.02 r
  U6021/op (inv_1)                                      101.35    2771.37 f
  n11473 (net)                                  3         0.00    2771.37 f
  U5571/op (nor3_2)                                     727.75    3499.12 r
  n11507 (net)                                 26         0.00    3499.12 r
  U13253/op (nand2_1)                                   186.44    3685.57 f
  n11509 (net)                                  1         0.00    3685.57 f
  U13255/op (nand4_1)                                    93.02    3778.58 r
  n4722 (net)                                   1         0.00    3778.58 r
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ip (drp_1)          0.00    3778.58 r
  data arrival time                                               3778.58
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_26714"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_26940"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hresp[0] (in)                   11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hresp[0] (net)         1         0.00    1211.33 f
  U11166/op (nand2_1)                                    50.03    1261.37 r
  n9199 (net)                                   1         0.00    1261.37 r
  U6135/op (nand4_1)                                    504.12    1765.49 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    1765.49 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    1765.49 f
  data arrival time                                               1765.49
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PWM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_28250"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_28478"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hrdata[24]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hrdata[24] (in)                 11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hrdata[24] (net)       1         0.00    1211.33 f
  U11289/op (nand2_1)                                    50.89    1262.22 r
  n9347 (net)                                   1         0.00    1262.22 r
  U6074/op (nand4_1)                                    496.08    1758.30 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24] (net)     1     0.00    1758.30 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[24] (out)           0.00    1758.30 f
  data arrival time                                               1758.30
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_29737"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_29963"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hresp[0] (in)                   11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hresp[0] (net)         1         0.00    1211.33 f
  U11165/op (nand2_1)                                    49.33    1260.66 r
  n9200 (net)                                   1         0.00    1260.66 r
  U6135/op (nand4_1)                                    495.15    1755.81 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    1755.81 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    1755.81 f
  data arrival time                                               1755.81
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_31220"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_31449"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (net)      1         0.00    1211.33 f
  U8793/op (nand2_1)                                     67.18    1278.51 r
  n6553 (net)                                   1         0.00    1278.51 r
  U6134/op (nand4_2)                                    326.82    1605.33 f
  n11355 (net)                                  6         0.00    1605.33 f
  U5666/op (inv_1)                                       99.22    1704.55 r
  n7920 (net)                                   2         0.00    1704.55 r
  U5667/op (inv_1)                                      588.45    2293.00 f
  ex_i_ahb_AHB_Slave_PID_hready (net)           5         0.00    2293.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    2293.00 f
  data arrival time                                               2293.00
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_32900"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_17_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                10.90    1210.90 r
  ex_i_ahb_AHB_Slave_PWM_hready_resp (net)      1         0.00    1210.90 r
  U8793/op (nand2_1)                                     87.95    1298.85 f
  n6553 (net)                                   1         0.00    1298.85 f
  U6134/op (nand4_2)                                    167.78    1466.64 r
  n11355 (net)                                  6         0.00    1466.64 r
  U5666/op (inv_1)                                       70.60    1537.24 f
  n7920 (net)                                   2         0.00    1537.24 f
  U5665/op (nor3_1)                                     196.06    1733.29 r
  n11358 (net)                                  2         0.00    1733.29 r
  U5645/op (nand2_1)                                    232.67    1965.97 f
  n9379 (net)                                   6         0.00    1965.97 f
  U8812/op (not_ab_or_c_or_d)                           174.59    2140.56 r
  n6577 (net)                                   1         0.00    2140.56 r
  U8815/op (ab_or_c_or_d)                               223.66    2364.21 r
  i_apb_U_DW_apb_ahbsif_nextstate[2] (net)      5         0.00    2364.21 r
  U6029/op (nand2_1)                                    142.73    2506.95 f
  n10105 (net)                                  3         0.00    2506.95 f
  U12137/op (nor2_1)                                    167.80    2674.75 r
  n10109 (net)                                  3         0.00    2674.75 r
  U6021/op (inv_1)                                      101.35    2776.10 f
  n11473 (net)                                  3         0.00    2776.10 f
  U5571/op (nor3_2)                                     727.75    3503.85 r
  n11507 (net)                                 26         0.00    3503.85 r
  U13253/op (nand2_1)                                   186.44    3690.29 f
  n11509 (net)                                  1         0.00    3690.29 f
  U13255/op (nand4_1)                                    93.02    3783.31 r
  n4722 (net)                                   1         0.00    3783.31 r
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ip (drp_1)          0.00    3783.31 r
  data arrival time                                               3783.31
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_RAM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_35894"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_36122"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hrdata[31]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hrdata[31] (in)                 11.33    1211.33 f
  ex_i_ahb_AHB_Slave_RAM_hrdata[31] (net)       1         0.00    1211.33 f
  U11176/op (nand2_1)                                    50.34    1261.68 r
  n9207 (net)                                   1         0.00    1261.68 r
  U6051/op (nand4_1)                                    512.67    1774.35 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (net)     1     0.00    1774.35 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (out)           0.00    1774.35 f
  data arrival time                                               1774.35
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_37381"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_37610"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                12.37    1212.37 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (net)      1         0.00    1212.37 f
  U6514/op (mux2_1)                                     144.42    1356.79 f
  n6550 (net)                                   1         0.00    1356.79 f
  U7269/op (nand2_1)                                     62.71    1419.50 r
  n6555 (net)                                   1         0.00    1419.50 r
  U6134/op (nand4_2)                                    298.57    1718.07 f
  n11355 (net)                                  6         0.00    1718.07 f
  U5666/op (inv_1)                                       99.22    1817.29 r
  n7920 (net)                                   2         0.00    1817.29 r
  U5667/op (inv_1)                                      588.45    2405.74 f
  ex_i_ahb_AHB_Slave_PID_hready (net)           5         0.00    2405.74 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    2405.74 f
  data arrival time                                               2405.74
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_39213"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_17_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                11.90    1211.90 r
  ex_i_ahb_AHB_Slave_RAM_hready_resp (net)      1         0.00    1211.90 r
  U6514/op (mux2_1)                                     113.45    1325.35 r
  n6550 (net)                                   1         0.00    1325.35 r
  U7269/op (nand2_1)                                     85.06    1410.41 f
  n6555 (net)                                   1         0.00    1410.41 f
  U6134/op (nand4_2)                                    150.13    1560.55 r
  n11355 (net)                                  6         0.00    1560.55 r
  U5666/op (inv_1)                                       70.60    1631.15 f
  n7920 (net)                                   2         0.00    1631.15 f
  U5665/op (nor3_1)                                     196.06    1827.20 r
  n11358 (net)                                  2         0.00    1827.20 r
  U5645/op (nand2_1)                                    232.67    2059.88 f
  n9379 (net)                                   6         0.00    2059.88 f
  U8812/op (not_ab_or_c_or_d)                           174.59    2234.47 r
  n6577 (net)                                   1         0.00    2234.47 r
  U8815/op (ab_or_c_or_d)                               223.66    2458.12 r
  i_apb_U_DW_apb_ahbsif_nextstate[2] (net)      5         0.00    2458.12 r
  U6029/op (nand2_1)                                    142.73    2600.85 f
  n10105 (net)                                  3         0.00    2600.85 f
  U12137/op (nor2_1)                                    167.80    2768.66 r
  n10109 (net)                                  3         0.00    2768.66 r
  U6021/op (inv_1)                                      101.35    2870.01 f
  n11473 (net)                                  3         0.00    2870.01 f
  U5571/op (nor3_2)                                     727.75    3597.76 r
  n11507 (net)                                 26         0.00    3597.76 r
  U13253/op (nand2_1)                                   186.44    3784.20 f
  n11509 (net)                                  1         0.00    3784.20 f
  U13255/op (nand4_1)                                    93.02    3877.22 r
  n4722 (net)                                   1         0.00    3877.22 r
  i_apb_U_DW_apb_ahbsif_paddr_reg_17_/ip (drp_1)          0.00    3877.22 r
  data arrival time                                               3877.22
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_42306"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_42532"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hresp[0] (in)                   11.33    1211.33 f
  ex_i_ahb_AHB_Slave_RAM_hresp[0] (net)         1         0.00    1211.33 f
  U11168/op (nand2_1)                                    50.89    1262.22 r
  n9197 (net)                                   1         0.00    1262.22 r
  U6135/op (nand4_1)                                    513.04    1775.26 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    1775.26 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    1775.26 f
  data arrival time                                               1775.26
  --------------------------------------------------------------------------

RPT_INFO:Port Group Manually exported pins
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_43832"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_44040"></A>  Startpoint: i_apb_pclk_en
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_1_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 3960.00    3960.00 r
  i_apb_pclk_en (in)                                    115.20    4075.20 r
  i_apb_pclk_en (net)                           9         0.00    4075.20 r
  U6219/op (inv_4)                                       72.42    4147.62 f
  n10106 (net)                                  7         0.00    4147.62 f
  U8801/op (or2_1)                                      127.84    4275.46 f
  n6563 (net)                                   1         0.00    4275.46 f
  U8804/op (nand2_1)                                     50.12    4325.58 r
  n6564 (net)                                   1         0.00    4325.58 r
  U7060/op (nor2_1)                                      76.14    4401.72 f
  n6565 (net)                                   1         0.00    4401.72 f
  U8805/op (not_ab_or_c_or_d)                           157.20    4558.92 r
  n6567 (net)                                   2         0.00    4558.92 r
  U6222/op (not_ab_or_c_or_d)                           117.29    4676.21 f
  n5312 (net)                                   1         0.00    4676.21 f
  U6223/op (nand2_1)                                     96.92    4773.13 r
  i_apb_U_DW_apb_ahbsif_nextstate[0] (net)      2         0.00    4773.13 r
  U5628/op (inv_1)                                      104.01    4877.14 f
  n10009 (net)                                  2         0.00    4877.14 f
  U8820/op (nor2_4)                                     102.55    4979.69 r
  n10026 (net)                                  3         0.00    4979.69 r
  U5574/op (inv_2)                                       66.26    5045.95 f
  n6596 (net)                                   4         0.00    5045.95 f
  U8836/op (not_ab_or_c_or_d)                           243.56    5289.51 r
  n9372 (net)                                   2         0.00    5289.51 r
  U11303/op (buf_2)                                     151.23    5440.74 r
  n9395 (net)                                   3         0.00    5440.74 r
  U6226/op (inv_4)                                       63.38    5504.12 f
  n9397 (net)                                   2         0.00    5504.12 f
  U6225/op (inv_4)                                      120.11    5624.23 r
  n9398 (net)                                  11         0.00    5624.23 r
  U7755/op (mux2_1)                                     187.74    5811.97 f
  n4821 (net)                                   1         0.00    5811.97 f
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_1_/ip (drp_1)     0.00  5811.97 f
  data arrival time                                               5811.97
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_47294"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_47506"></A>  Startpoint: i_i2c_ic_clk_in_a
              (input port clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 2400.00    2400.00 f
  i_i2c_ic_clk_in_a (in)                                 10.57    2410.57 f
  i_i2c_ic_clk_in_a (net)                       1         0.00    2410.57 f
  U11680/op (inv_1)                                      42.63    2453.20 r
  i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_N2 (net)     1     0.00  2453.20 r
  i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_/ip (drp_1)     0.00  2453.20 r
  data arrival time                                               2453.20
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_48690"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_48903"></A>  Startpoint: i_i2c_ic_data_in_a
              (input port clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 2400.00    2400.00 f
  i_i2c_ic_data_in_a (in)                                10.57    2410.57 f
  i_i2c_ic_data_in_a (net)                      1         0.00    2410.57 f
  U13010/op (inv_1)                                      42.63    2453.20 r
  i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_N2 (net)     1     0.00  2453.20 r
  i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_/ip (drp_1)     0.00  2453.20 r
  data arrival time                                               2453.20
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_50087"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_50329"></A>  Startpoint: i_ssi_rxd (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_shift_U_tx_shifter_txd_reg
            (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                34000.00   34000.00 f
  i_ssi_rxd (in)                                         34.00   34034.00 f
  i_ssi_rxd (net)                               3         0.00   34034.00 f
  U7948/op (and2_1)                                     127.93   34161.93 f
  n5423 (net)                                   1         0.00   34161.93 f
  U5612/op (nand3_2)                                     51.12   34213.05 r
  n5597 (net)                                   1         0.00   34213.05 r
  U6899/op (and2_1)                                     150.62   34363.68 r
  n5438 (net)                                   3         0.00   34363.68 r
  U5586/op (nand2_1)                                    117.39   34481.07 f
  n5328 (net)                                   3         0.00   34481.07 f
  U5811/op (nand2_1)                                     93.55   34574.63 r
  n5741 (net)                                   2         0.00   34574.63 r
  U5593/op (nand2_2)                                    104.67   34679.30 f
  n5842 (net)                                   3         0.00   34679.30 f
  U5716/op (nand2_2)                                    103.57   34782.87 r
  n5300 (net)                                   4         0.00   34782.87 r
  U5782/op (or2_1)                                      109.86   34892.73 r
  n5407 (net)                                   1         0.00   34892.73 r
  U5598/op (nand2_2)                                     81.76   34974.49 f
  n5846 (net)                                   2         0.00   34974.49 f
  U5599/op (nor2_2)                                      71.41   35045.89 r
  n5881 (net)                                   1         0.00   35045.89 r
  U8278/op (or2_1)                                       75.90   35121.80 r
  n5882 (net)                                   1         0.00   35121.80 r
  U8279/op (nand4_1)                                    138.68   35260.48 f
  n5890 (net)                                   1         0.00   35260.48 f
  U8282/op (nand2_1)                                     55.71   35316.20 r
  n6100 (net)                                   1         0.00   35316.20 r
  U8431/op (nand3_1)                                    102.62   35418.81 f
  n4395 (net)                                   1         0.00   35418.81 f
  i_ssi_U_shift_U_tx_shifter_txd_reg/ip (drp_2)           0.00   35418.81 f
  data arrival time                                              35418.81
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_53377"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_53585"></A>  Startpoint: i_ssi_ss_in_n
              (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                36000.00   36000.00 f
  i_ssi_ss_in_n (in)                                      9.57   36009.57 f
  i_ssi_ss_in_n (net)                           1         0.00   36009.57 f
  i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_/ip (drp_1)     0.00 36009.57 f
  data arrival time                                              36009.57
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_54577"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_54787"></A>  Startpoint: i_ssi_ssi_rst_n
              (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_mstfsm_tx_load_en_reg/s (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                16000.00   16000.00 r
  i_ssi_ssi_rst_n (in)                                 2507.03   18507.03 r
  i_ssi_ssi_rst_n (net)                       129         0.00   18507.03 r
  U11010/op (inv_1)                                     367.95   18874.98 f
  n11764 (net)                                  2         0.00   18874.98 f
  i_ssi_U_mstfsm_tx_load_en_reg/s (drsp_1)                0.00   18874.98 f
  data arrival time                                              18874.98
  --------------------------------------------------------------------------

RPT_INFO:Output Ports  
RPT_INFO:Port Group Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_55936"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_56165"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                12.37    1212.37 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (net)      1         0.00    1212.37 f
  U6514/op (mux2_1)                                     144.42    1356.79 f
  n6550 (net)                                   1         0.00    1356.79 f
  U7269/op (nand2_1)                                     62.71    1419.50 r
  n6555 (net)                                   1         0.00    1419.50 r
  U6134/op (nand4_2)                                    298.57    1718.07 f
  n11355 (net)                                  6         0.00    1718.07 f
  U5666/op (inv_1)                                       99.22    1817.29 r
  n7920 (net)                                   2         0.00    1817.29 r
  U5667/op (inv_1)                                      588.45    2405.74 f
  ex_i_ahb_AHB_Slave_PID_hready (net)           5         0.00    2405.74 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    2405.74 f
  data arrival time                                               2405.74
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_57762"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                683.73     683.73 f
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     683.73 f
  U5646/op (nor3_1)                                    1666.95    2350.68 r
  n9358 (net)                                  32         0.00    2350.68 r
  U6309/op (nand2_1)                                    389.63    2740.31 f
  n6554 (net)                                   1         0.00    2740.31 f
  U6134/op (nand4_2)                                    206.89    2947.20 r
  n11355 (net)                                  6         0.00    2947.20 r
  U5666/op (inv_1)                                       70.60    3017.80 f
  n7920 (net)                                   2         0.00    3017.80 f
  U5667/op (inv_1)                                      695.12    3712.92 r
  ex_i_ahb_AHB_Slave_PID_hready (net)           5         0.00    3712.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    3712.92 r
  data arrival time                                               3712.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_59489"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_59715"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hresp[0] (in)                   11.33    1211.33 f
  ex_i_ahb_AHB_Slave_RAM_hresp[0] (net)         1         0.00    1211.33 f
  U11168/op (nand2_1)                                    50.89    1262.22 r
  n9197 (net)                                   1         0.00    1262.22 r
  U6135/op (nand4_1)                                    513.04    1775.26 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    1775.26 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    1775.26 f
  data arrival time                                               1775.26
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_60858"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                683.73     683.73 f
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     683.73 f
  U5647/op (nor4_1)                                    2276.43    2960.16 r
  n9359 (net)                                  34         0.00    2960.16 r
  U11168/op (nand2_1)                                   436.15    3396.32 f
  n9197 (net)                                   1         0.00    3396.32 f
  U6135/op (nand4_1)                                    310.57    3706.89 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    3706.89 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    3706.89 r
  data arrival time                                               3706.89
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_62283"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_62511"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hrdata[31]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hrdata[31] (in)                 11.33    1211.33 f
  ex_i_ahb_AHB_Slave_RAM_hrdata[31] (net)       1         0.00    1211.33 f
  U11176/op (nand2_1)                                    50.34    1261.68 r
  n9207 (net)                                   1         0.00    1261.68 r
  U6051/op (nand4_1)                                    512.67    1774.35 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (net)     1     0.00    1774.35 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (out)           0.00    1774.35 f
  data arrival time                                               1774.35
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_63656"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                683.73     683.73 f
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     683.73 f
  U5647/op (nor4_1)                                    2276.43    2960.16 r
  n9359 (net)                                  34         0.00    2960.16 r
  U11295/op (nand2_1)                                   432.63    3392.79 f
  n9363 (net)                                   1         0.00    3392.79 f
  U6073/op (nand4_1)                                    324.65    3717.44 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (net)     1     0.00    3717.44 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (out)           0.00    3717.44 r
  data arrival time                                               3717.44
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PID
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_65136"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_65369"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.14    1497.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (net)     8      0.00    1497.14 r
  ex_i_ahb_AHB_Slave_PID_haddr[12] (out)                  0.00    1497.14 r
  data arrival time                                               1497.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_66317"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_66550"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (net)     3      0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_67498"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_67722"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.73     311.73 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (net)        4         0.00     311.73 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (out)                  0.00     311.73 f
  data arrival time                                                311.73
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_68686"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_68918"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_69865"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_70094"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                12.37    1212.37 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (net)      1         0.00    1212.37 f
  U6514/op (mux2_1)                                     144.42    1356.79 f
  n6550 (net)                                   1         0.00    1356.79 f
  U7269/op (nand2_1)                                     62.71    1419.50 r
  n6555 (net)                                   1         0.00    1419.50 r
  U6134/op (nand4_2)                                    298.57    1718.07 f
  n11355 (net)                                  6         0.00    1718.07 f
  U5666/op (inv_1)                                       99.22    1817.29 r
  n7920 (net)                                   2         0.00    1817.29 r
  U5667/op (inv_1)                                      588.45    2405.74 f
  ex_i_ahb_AHB_Slave_PID_hready (net)           5         0.00    2405.74 f
  ex_i_ahb_AHB_Slave_PID_hready (out)                     0.00    2405.74 f
  data arrival time                                               2405.74
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_71685"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                683.73     683.73 f
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     683.73 f
  U5646/op (nor3_1)                                    1666.95    2350.68 r
  n9358 (net)                                  32         0.00    2350.68 r
  U6309/op (nand2_1)                                    389.63    2740.31 f
  n6554 (net)                                   1         0.00    2740.31 f
  U6134/op (nand4_2)                                    206.89    2947.20 r
  n11355 (net)                                  6         0.00    2947.20 r
  U5666/op (inv_1)                                       70.60    3017.80 f
  n7920 (net)                                   2         0.00    3017.80 f
  U5667/op (inv_1)                                      695.12    3712.92 r
  ex_i_ahb_AHB_Slave_PID_hready (net)           5         0.00    3712.92 r
  ex_i_ahb_AHB_Slave_PID_hready (out)                     0.00    3712.92 r
  data arrival time                                               3712.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_73406"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_73639"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (net)     6      0.00    1461.60 f
  U6900/op (nor4_1)                                     297.12    1758.72 r
  n6556 (net)                                   1         0.00    1758.72 r
  U7007/op (nand4_1)                                    223.62    1982.34 f
  n7051 (net)                                   2         0.00    1982.34 f
  U7012/op (nor4_1)                                     251.15    2233.49 r
  n6560 (net)                                   1         0.00    2233.49 r
  U7011/op (nand2_1)                                    173.61    2407.10 f
  n9070 (net)                                   4         0.00    2407.10 f
  U11025/op (nor3_1)                                    320.50    2727.60 r
  ex_i_ahb_AHB_Slave_PID_hsel (net)             2         0.00    2727.60 r
  ex_i_ahb_AHB_Slave_PID_hsel (out)                       0.00    2727.60 r
  data arrival time                                               2727.60
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_75342"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_75574"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_76521"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_76754"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           274.50    1474.50 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     5      0.00    1474.50 r
  ex_i_ahb_AHB_Slave_PID_htrans[1] (out)                  0.00    1474.50 r
  data arrival time                                               1474.50
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_77702"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_77936"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (net)     5     0.00    1474.92 r
  ex_i_ahb_AHB_Slave_PID_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_78885"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_79115"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              296.01    1496.01 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     8         0.00    1496.01 r
  ex_i_ahb_AHB_Slave_PID_hwrite (out)                     0.00    1496.01 r
  data arrival time                                               1496.01
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PWM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_80113"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_80345"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_81292"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_81521"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                12.37    1212.37 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (net)      1         0.00    1212.37 f
  U6514/op (mux2_1)                                     144.42    1356.79 f
  n6550 (net)                                   1         0.00    1356.79 f
  U7269/op (nand2_1)                                     62.71    1419.50 r
  n6555 (net)                                   1         0.00    1419.50 r
  U6134/op (nand4_2)                                    298.57    1718.07 f
  n11355 (net)                                  6         0.00    1718.07 f
  U5666/op (inv_1)                                       99.22    1817.29 r
  n7920 (net)                                   2         0.00    1817.29 r
  U5667/op (inv_1)                                      588.45    2405.74 f
  ex_i_ahb_AHB_Slave_PID_hready (net)           5         0.00    2405.74 f
  ex_i_ahb_AHB_Slave_PWM_hready (out)                     0.00    2405.74 f
  data arrival time                                               2405.74
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_83112"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                683.73     683.73 f
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     683.73 f
  U5646/op (nor3_1)                                    1666.95    2350.68 r
  n9358 (net)                                  32         0.00    2350.68 r
  U6309/op (nand2_1)                                    389.63    2740.31 f
  n6554 (net)                                   1         0.00    2740.31 f
  U6134/op (nand4_2)                                    206.89    2947.20 r
  n11355 (net)                                  6         0.00    2947.20 r
  U5666/op (inv_1)                                       70.60    3017.80 f
  n7920 (net)                                   2         0.00    3017.80 f
  U5667/op (inv_1)                                      695.12    3712.92 r
  ex_i_ahb_AHB_Slave_PID_hready (net)           5         0.00    3712.92 r
  ex_i_ahb_AHB_Slave_PWM_hready (out)                     0.00    3712.92 r
  data arrival time                                               3712.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_84833"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_85066"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           274.50    1474.50 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     5      0.00    1474.50 r
  ex_i_ahb_AHB_Slave_PWM_htrans[1] (out)                  0.00    1474.50 r
  data arrival time                                               1474.50
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_86014"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_86248"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (net)     5     0.00    1474.92 r
  ex_i_ahb_AHB_Slave_PWM_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_87197"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_87427"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              296.01    1496.01 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     8         0.00    1496.01 r
  ex_i_ahb_AHB_Slave_PWM_hwrite (out)                     0.00    1496.01 r
  data arrival time                                               1496.01
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_88372"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_88605"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (net)     6      0.00    1461.60 f
  U6900/op (nor4_1)                                     297.12    1758.72 r
  n6556 (net)                                   1         0.00    1758.72 r
  U7007/op (nand4_1)                                    223.62    1982.34 f
  n7051 (net)                                   2         0.00    1982.34 f
  U7012/op (nor4_1)                                     251.15    2233.49 r
  n6560 (net)                                   1         0.00    2233.49 r
  U7011/op (nand2_1)                                    173.61    2407.10 f
  n9070 (net)                                   4         0.00    2407.10 f
  U11026/op (nor3_1)                                    320.50    2727.60 r
  ex_i_ahb_AHB_Slave_PWM_hsel (net)             2         0.00    2727.60 r
  ex_i_ahb_AHB_Slave_PWM_hsel (out)                       0.00    2727.60 r
  data arrival time                                               2727.60
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_90308"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_90540"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_91487"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_91711"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.73     311.73 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (net)        4         0.00     311.73 f
  ex_i_ahb_AHB_Slave_PWM_hmastlock (out)                  0.00     311.73 f
  data arrival time                                                311.73
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_92675"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_92908"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (net)     3      0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_93856"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_94089"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.14    1497.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (net)     8      0.00    1497.14 r
  ex_i_ahb_AHB_Slave_PWM_haddr[12] (out)                  0.00    1497.14 r
  data arrival time                                               1497.14
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_RAM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_95090"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_95323"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.14    1497.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (net)     8      0.00    1497.14 r
  ex_i_ahb_AHB_Slave_RAM_haddr[12] (out)                  0.00    1497.14 r
  data arrival time                                               1497.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_96271"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_96504"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (net)     3      0.00    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_97452"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_97676"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.73     311.73 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (net)        4         0.00     311.73 f
  ex_i_ahb_AHB_Slave_RAM_hmastlock (out)                  0.00     311.73 f
  data arrival time                                                311.73
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_98640"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_98872"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_99819"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_100048"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                12.37    1212.37 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (net)      1         0.00    1212.37 f
  U6514/op (mux2_1)                                     144.42    1356.79 f
  n6550 (net)                                   1         0.00    1356.79 f
  U7269/op (nand2_1)                                     62.71    1419.50 r
  n6555 (net)                                   1         0.00    1419.50 r
  U6134/op (nand4_2)                                    298.57    1718.07 f
  n11355 (net)                                  6         0.00    1718.07 f
  U5666/op (inv_1)                                       99.22    1817.29 r
  n7920 (net)                                   2         0.00    1817.29 r
  U5667/op (inv_1)                                      588.45    2405.74 f
  ex_i_ahb_AHB_Slave_PID_hready (net)           5         0.00    2405.74 f
  ex_i_ahb_AHB_Slave_RAM_hready (out)                     0.00    2405.74 f
  data arrival time                                               2405.74
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_101639"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                683.73     683.73 f
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     683.73 f
  U5646/op (nor3_1)                                    1666.95    2350.68 r
  n9358 (net)                                  32         0.00    2350.68 r
  U6309/op (nand2_1)                                    389.63    2740.31 f
  n6554 (net)                                   1         0.00    2740.31 f
  U6134/op (nand4_2)                                    206.89    2947.20 r
  n11355 (net)                                  6         0.00    2947.20 r
  U5666/op (inv_1)                                       70.60    3017.80 f
  n7920 (net)                                   2         0.00    3017.80 f
  U5667/op (inv_1)                                      695.12    3712.92 r
  ex_i_ahb_AHB_Slave_PID_hready (net)           5         0.00    3712.92 r
  ex_i_ahb_AHB_Slave_RAM_hready (out)                     0.00    3712.92 r
  data arrival time                                               3712.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_103360"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_103593"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (net)     6      0.00    1461.60 f
  U6900/op (nor4_1)                                     297.12    1758.72 r
  n6556 (net)                                   1         0.00    1758.72 r
  U7007/op (nand4_1)                                    223.62    1982.34 f
  n7051 (net)                                   2         0.00    1982.34 f
  U9246/op (nor2_1)                                     243.23    2225.57 r
  ex_i_ahb_AHB_Slave_RAM_hsel (net)             3         0.00    2225.57 r
  ex_i_ahb_AHB_Slave_RAM_hsel (out)                       0.00    2225.57 r
  data arrival time                                               2225.57
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_104992"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_105224"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_106171"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_106404"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           274.50    1474.50 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     5      0.00    1474.50 r
  ex_i_ahb_AHB_Slave_RAM_htrans[1] (out)                  0.00    1474.50 r
  data arrival time                                               1474.50
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_107352"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_107586"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (net)     5     0.00    1474.92 r
  ex_i_ahb_AHB_Slave_RAM_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_108535"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_108765"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              296.01    1496.01 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     8         0.00    1496.01 r
  ex_i_ahb_AHB_Slave_RAM_hwrite (out)                     0.00    1496.01 r
  data arrival time                                               1496.01
  --------------------------------------------------------------------------

RPT_INFO:Port Group Manually exported pins
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_109753"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_109994"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_stop_det_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_stop_det_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_stop_det_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_110955"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_111195"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_abrt_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_abrt_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_tx_abrt_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_112153"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_112393"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_over_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_over_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_tx_over_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_113351"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_113592"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_empty_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_empty_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_tx_empty_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_114553"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_114793"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_done_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_done_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_rx_done_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_115751"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_115993"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_start_det_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_start_det_intr (net)                 1         0.00     224.51 f
  i_i2c_ic_start_det_intr (out)                           0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_116957"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_117198"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_under_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_under_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_rx_under_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_118159"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_118399"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_over_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_over_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_rx_over_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_119357"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_119597"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_full_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_full_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_rx_full_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_120555"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_120784"></A>  Startpoint: i_ssi_U_shift_U_tx_shifter_txd_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_txd (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_shift_U_tx_shifter_txd_reg/ck (drp_2)           0.00       0.00 r
  i_ssi_U_shift_U_tx_shifter_txd_reg/q (drp_2)          258.32     258.32 f
  i_ssi_txd (net)                               3         0.00     258.32 f
  i_ssi_txd (out)                                         0.00     258.32 f
  data arrival time                                                258.32
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_121721"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_121944"></A>  Startpoint: i_ssi_U_sclkgen_sclk_out_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_sclk_out
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_sclkgen_sclk_out_reg/ck (drsp_1)                0.00       0.00 r
  i_ssi_U_sclkgen_sclk_out_reg/q (drsp_1)               243.10     243.10 f
  i_ssi_sclk_out (net)                          2         0.00     243.10 f
  i_ssi_sclk_out (out)                                    0.00     243.10 f
  data arrival time                                                243.10
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_122898"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_123118"></A>  Startpoint: i_ssi_U_shift_ss_n_reg_0_
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_ss_0_n
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_shift_ss_n_reg_0_/ck (drp_1)                    0.00       0.00 r
  i_ssi_U_shift_ss_n_reg_0_/q (drp_1)                   197.57     197.57 f
  n11724 (net)                                  1         0.00     197.57 f
  U7274/op (inv_1)                                       73.52     271.09 r
  i_ssi_ss_0_n (net)                            1         0.00     271.09 r
  i_ssi_ss_0_n (out)                                      0.00     271.09 r
  data arrival time                                                271.09
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_124222"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_124455"></A>  Startpoint: i_ssi_U_intctl_irisr_mst_collision_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_mst_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_intctl_irisr_mst_collision_reg/ck (drp_1)       0.00       0.00 r
  i_ssi_U_intctl_irisr_mst_collision_reg/q (drp_1)      259.79     259.79 f
  i_ssi_risr[5] (net)                           5         0.00     259.79 f
  U10422/op (nand2_1)                                   131.56     391.35 r
  i_ssi_ssi_mst_intr_n (net)                    3         0.00     391.35 r
  i_ssi_ssi_mst_intr_n (out)                              0.00     391.35 r
  data arrival time                                                391.35
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_125559"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_125781"></A>  Startpoint: i_ssi_U_mstfsm_ssi_oe_n_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_ssi_oe_n
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_mstfsm_ssi_oe_n_reg/ck (drp_1)                  0.00       0.00 r
  i_ssi_U_mstfsm_ssi_oe_n_reg/q (drp_1)                 197.57     197.57 f
  n11748 (net)                                  1         0.00     197.57 f
  U7273/op (inv_1)                                       73.52     271.09 r
  i_ssi_ssi_oe_n (net)                          1         0.00     271.09 r
  i_ssi_ssi_oe_n (out)                                    0.00     271.09 r
  data arrival time                                                271.09
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_126887"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_127111"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_4_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxf_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_4_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_4_/q (drsp_1)              235.26     235.26 f
  i_ssi_imr[4] (net)                            3         0.00     235.26 f
  U9945/op (nand2_1)                                    104.95     340.21 r
  i_ssi_ssi_rxf_intr_n (net)                    2         0.00     340.21 r
  i_ssi_ssi_rxf_intr_n (out)                              0.00     340.21 r
  data arrival time                                                340.21
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_128215"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_128439"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_3_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxo_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_3_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_3_/q (drsp_1)              234.62     234.62 f
  i_ssi_imr[3] (net)                            3         0.00     234.62 f
  U9776/op (nand2_1)                                    134.44     369.06 r
  i_ssi_ssi_rxo_intr_n (net)                    4         0.00     369.06 r
  i_ssi_ssi_rxo_intr_n (out)                              0.00     369.06 r
  data arrival time                                                369.06
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_129543"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_129767"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_2_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxu_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_2_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_2_/q (drsp_1)              233.45     233.45 f
  i_ssi_imr[2] (net)                            3         0.00     233.45 f
  U9976/op (inv_1)                                       68.05     301.50 r
  n8386 (net)                                   2         0.00     301.50 r
  U7006/op (nor2_1)                                     107.15     408.66 f
  n11607 (net)                                  2         0.00     408.66 f
  U7272/op (inv_1)                                       90.12     498.78 r
  i_ssi_ssi_rxu_intr_n (net)                    2         0.00     498.78 r
  i_ssi_ssi_rxu_intr_n (out)                              0.00     498.78 r
  data arrival time                                                498.78
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_131175"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_131402"></A>  Startpoint: i_ssi_U_regfile_ssi_sleep_ir_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_sleep
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_ssi_sleep_ir_reg/ck (drp_1)             0.00       0.00 r
  i_ssi_U_regfile_ssi_sleep_ir_reg/q (drp_1)            224.51     224.51 f
  i_ssi_ssi_sleep (net)                         1         0.00     224.51 f
  i_ssi_ssi_sleep (out)                                   0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_132349"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_132573"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_0_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_txe_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_0_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_0_/q (drsp_1)              235.45     235.45 f
  i_ssi_imr[0] (net)                            3         0.00     235.45 f
  U10434/op (nand2_1)                                   109.42     344.86 r
  i_ssi_ssi_txe_intr_n (net)                    2         0.00     344.86 r
  i_ssi_ssi_txe_intr_n (out)                              0.00     344.86 r
  data arrival time                                                344.86
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_133677"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_133901"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_1_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_txo_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_1_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_1_/q (drsp_1)              235.45     235.45 f
  i_ssi_imr[1] (net)                            3         0.00     235.45 f
  U10433/op (nand2_1)                                   141.51     376.96 r
  i_ssi_ssi_txo_intr_n (net)                    4         0.00     376.96 r
  i_ssi_ssi_txo_intr_n (out)                              0.00     376.96 r
  data arrival time                                                376.96
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_135005"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_135241"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_s_gen
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg/q (drp_1)   224.51     224.51 f
  i_i2c_debug_s_gen (net)                       1         0.00     224.51 f
  i_i2c_debug_s_gen (out)                                 0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_136196"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top
No paths.

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_136543"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_136778"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_addr
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg/ck (drp_1)     0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg/q (drp_1)    224.51     224.51 f
  i_i2c_debug_addr (net)                        1         0.00     224.51 f
  i_i2c_debug_addr (out)                                  0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_137732"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_137973"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_addr_10bit
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_addr_10bit (net)                  1         0.00     224.51 f
  i_i2c_debug_addr_10bit (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_138940"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_139175"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_data_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_data
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_data_reg/ck (drp_1)     0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_data_reg/q (drp_1)    224.51     224.51 f
  i_i2c_debug_data (net)                        1         0.00     224.51 f
  i_i2c_debug_data (out)                                  0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_140129"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_140362"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_hs
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg/ck (drp_1)       0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg/q (drp_1)      224.51     224.51 f
  i_i2c_debug_hs (net)                          1         0.00     224.51 f
  i_i2c_debug_hs (out)                                    0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_141314"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_141555"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_master_act
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_master_act (net)                  1         0.00     224.51 f
  i_i2c_debug_master_act (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_142522"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_142766"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_mst_cstate[4]
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_/q (drp_1)   224.51   224.51 f
  i_i2c_debug_mst_cstate[4] (net)               1         0.00     224.51 f
  i_i2c_debug_mst_cstate[4] (out)                         0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_143742"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_143978"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_p_gen
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg/q (drp_1)   224.51     224.51 f
  i_i2c_debug_p_gen (net)                       1         0.00     224.51 f
  i_i2c_debug_p_gen (out)                                 0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_144933"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_145166"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_rd
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg/ck (drp_1)       0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg/q (drp_1)      224.51     224.51 f
  i_i2c_debug_rd (net)                          1         0.00     224.51 f
  i_i2c_debug_rd (out)                                    0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_146118"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_146357"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rd_req_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rd_req_intr (net)                    1         0.00     224.51 f
  i_i2c_ic_rd_req_intr (out)                              0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_147312"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_147552"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_slave_act
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_slave_act (net)                   1         0.00     224.51 f
  i_i2c_debug_slave_act (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_148516"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_148760"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_slv_cstate[3]
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_/q (drp_1)   224.51   224.51 f
  i_i2c_debug_slv_cstate[3] (net)               1         0.00     224.51 f
  i_i2c_debug_slv_cstate[3] (out)                         0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_149736"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_149978"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_wr
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg/q (drp_1)   252.98   252.98 f
  i_i2c_debug_wr (net)                          3         0.00     252.98 f
  i_i2c_debug_wr (out)                                    0.00     252.98 f
  data arrival time                                                252.98
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_150939"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_151180"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_activity_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_activity_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_activity_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_152141"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_152377"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_clk_oe
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg/q (drp_1)   252.62     252.62 f
  i_i2c_ic_clk_oe (net)                         3         0.00     252.62 f
  i_i2c_ic_clk_oe (out)                                   0.00     252.62 f
  data arrival time                                                252.62
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_153330"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_153572"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_current_src_en
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_current_src_en (net)                 1         0.00     224.51 f
  i_i2c_ic_current_src_en (out)                           0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_154542"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_154779"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_data_oe
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg/q (drp_1)   253.42    253.42 f
  i_i2c_ic_data_oe (net)                        3         0.00     253.42 f
  i_i2c_ic_data_oe (out)                                  0.00     253.42 f
  data arrival time                                                253.42
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_155733"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_155963"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_en_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_en
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_en_reg/ck (drp_1)          0.00       0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_en_reg/q (drp_1)         252.97     252.97 f
  i_i2c_ic_en (net)                             3         0.00     252.97 f
  i_i2c_ic_en (out)                                       0.00     252.97 f
  data arrival time                                                252.97
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_156906"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 17:37:55 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_157147"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_gen_call_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_gen_call_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_gen_call_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

1
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV>
</PRE>
<div align=right><A HREF="index.html">Report Summary Page</A></div>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
</BODY>
</HTML>
