// Seed: 999411111
module module_0 (
    id_1
);
  output wire id_1;
  module_2 modCall_1 (id_1);
  bit id_2, id_3, id_4;
  initial id_4 = {id_2 - -1'b0, -1'b0, id_3};
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output tri1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wand id_5,
    input uwire id_6,
    input supply0 id_7
);
  parameter id_9 = 1;
  module_0 modCall_1 (id_9);
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  logic id_2;
  ;
  assign module_0.id_2 = 0;
endmodule
