ncverilog: 09.20-s019: (c) Copyright 1995-2010 Cadence Design Systems, Inc.
TOOL:	ncverilog	09.20-s019: Started on Mar 01, 2015 at 17:49:42 EST
ncverilog
	+access+r
	mergesort.v
Recompiling... reason: file './mergesort.v' is newer than expected.
	expected: Sun Mar  1 17:44:45 2015
	actual:   Sun Mar  1 17:45:44 2015
file: mergesort.v
	module worklib.mergesort:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.mergesort:v <0x7342ca0e>
			streams:   4, words:  2535
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		         Instances  Unique
		Modules:         1       1
		Registers:       4       4
		Scalar wires:    1       -
		Always blocks:   1       1
		Initial blocks:  2       2
	Writing initial simulation snapshot: worklib.mergesort:v
Loading snapshot worklib.mergesort:v .................... Done
ncsim> source /ncsu/cadence2010/ius/tools/inca/files/ncsimrc
ncsim> run
          0:xx
          1:xx
          2:xx
          3:xx
          4:xx
          5:xx
          6:xx
          7:xx
          8:xx
          9:xx
         10:xx
         11:xx
         12:xx
         13:xx
         14:xx
         15:xx
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	ncverilog	09.20-s019: Exiting on Mar 01, 2015 at 17:49:43 EST  (total: 00:00:01)
