Source Block: hdl/library/common/ad_gt_channel_1.v@283:295@HdlStmProcess
    end
  end

  // reset done

  always @(posedge rx_clk) begin
    rx_rst_done <= rx_rst_done_s;
  end

  always @(posedge tx_clk) begin
    tx_rst_done <= tx_rst_done_s;
  end


Diff Content:
- 288   always @(posedge rx_clk) begin
- 289     rx_rst_done <= rx_rst_done_s;
- 290   end

Clone Blocks:
