

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-32a5e88e7f0bd0281e1f3b1056e517909662bd85_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            8MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_smart_runtime                    0 # Enable access pattern detection, policy engine, and adaptive memory management.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
0e742cda44fd441841269aa71a7cba54  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_Aedx97
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_fv85D7"
Running: cat _ptx_fv85D7 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_GBIF86
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_GBIF86 --output-file  /dev/null 2> _ptx_fv85D7info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_fv85D7 _ptx2_GBIF86 _ptx_fv85D7info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=29584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 48 sec (168 sec)
gpgpu_simulation_rate = 29584 (inst/sec)
gpgpu_simulation_rate = 2437 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=51742

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 2 sec (182 sec)
gpgpu_simulation_rate = 51742 (inst/sec)
gpgpu_simulation_rate = 3493 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=38677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f4d97d32ed0 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 12 sec (372 sec)
gpgpu_simulation_rate = 38677 (inst/sec)
gpgpu_simulation_rate = 2916 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=48796

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 26 sec (386 sec)
gpgpu_simulation_rate = 48796 (inst/sec)
gpgpu_simulation_rate = 3395 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 760134
gpu_sim_insn = 4974794
gpu_ipc =       6.5446
gpu_tot_sim_cycle = 2297947
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3615
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16722948
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2445
partiton_reqs_in_parallel_util = 16722948
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 760134
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1902 GB/Sec
L2_BW_total  =       1.7693 GB/Sec
gpu_total_sim_rate=24673

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53607093	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	302 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179109 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001544
n_activity=6169 dram_eff=0.546
bk0: 92a 2180477i bk1: 68a 2180615i bk2: 76a 2180694i bk3: 76a 2180613i bk4: 68a 2180708i bk5: 76a 2180559i bk6: 76a 2180526i bk7: 68a 2180460i bk8: 120a 2180566i bk9: 128a 2180302i bk10: 136a 2180491i bk11: 140a 2180299i bk12: 132a 2180575i bk13: 136a 2180401i bk14: 140a 2180538i bk15: 132a 2180433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347288
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179110 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001536
n_activity=6242 dram_eff=0.5367
bk0: 80a 2180583i bk1: 76a 2180566i bk2: 72a 2180687i bk3: 76a 2180633i bk4: 68a 2180713i bk5: 84a 2180524i bk6: 72a 2180517i bk7: 68a 2180483i bk8: 108a 2180592i bk9: 132a 2180276i bk10: 152a 2180337i bk11: 140a 2180319i bk12: 128a 2180610i bk13: 132a 2180449i bk14: 132a 2180578i bk15: 136a 2180388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0032615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179055 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001581
n_activity=6522 dram_eff=0.5287
bk0: 84a 2180551i bk1: 72a 2180632i bk2: 92a 2180493i bk3: 88a 2180576i bk4: 80a 2180609i bk5: 72a 2180574i bk6: 84a 2180458i bk7: 76a 2180469i bk8: 120a 2180502i bk9: 120a 2180345i bk10: 140a 2180458i bk11: 140a 2180322i bk12: 128a 2180613i bk13: 140a 2180382i bk14: 132a 2180587i bk15: 136a 2180425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315145
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179088 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001558
n_activity=6342 dram_eff=0.5358
bk0: 80a 2180546i bk1: 92a 2180469i bk2: 72a 2180697i bk3: 68a 2180697i bk4: 76a 2180646i bk5: 84a 2180545i bk6: 80a 2180562i bk7: 68a 2180506i bk8: 116a 2180562i bk9: 124a 2180317i bk10: 132a 2180549i bk11: 140a 2180334i bk12: 140a 2180512i bk13: 136a 2180393i bk14: 132a 2180547i bk15: 136a 2180439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00289422
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179097 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.00155
n_activity=6229 dram_eff=0.5426
bk0: 88a 2180493i bk1: 84a 2180477i bk2: 84a 2180611i bk3: 72a 2180643i bk4: 64a 2180739i bk5: 68a 2180651i bk6: 88a 2180396i bk7: 76a 2180456i bk8: 112a 2180509i bk9: 112a 2180430i bk10: 136a 2180497i bk11: 132a 2180377i bk12: 136a 2180541i bk13: 128a 2180473i bk14: 148a 2180417i bk15: 140a 2180345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324178
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179065 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001574
n_activity=6394 dram_eff=0.5368
bk0: 72a 2180633i bk1: 84a 2180513i bk2: 84a 2180594i bk3: 76a 2180650i bk4: 76a 2180626i bk5: 68a 2180609i bk6: 68a 2180518i bk7: 76a 2180451i bk8: 120a 2180537i bk9: 128a 2180328i bk10: 148a 2180390i bk11: 144a 2180320i bk12: 136a 2180562i bk13: 140a 2180352i bk14: 140a 2180503i bk15: 132a 2180451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00348297
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179077 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.00157
n_activity=6369 dram_eff=0.5376
bk0: 80a 2180621i bk1: 72a 2180567i bk2: 80a 2180602i bk3: 68a 2180659i bk4: 80a 2180609i bk5: 72a 2180592i bk6: 80a 2180527i bk7: 80a 2180421i bk8: 136a 2180444i bk9: 116a 2180410i bk10: 132a 2180532i bk11: 136a 2180335i bk12: 140a 2180514i bk13: 136a 2180402i bk14: 140a 2180519i bk15: 144a 2180241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321106
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179065 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.00157
n_activity=6437 dram_eff=0.5319
bk0: 76a 2180608i bk1: 80a 2180591i bk2: 76a 2180663i bk3: 72a 2180634i bk4: 68a 2180725i bk5: 72a 2180582i bk6: 76a 2180470i bk7: 88a 2180425i bk8: 112a 2180575i bk9: 108a 2180456i bk10: 148a 2180434i bk11: 152a 2180202i bk12: 148a 2180434i bk13: 136a 2180384i bk14: 144a 2180464i bk15: 136a 2180404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307213
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179154 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.00152
n_activity=5769 dram_eff=0.5744
bk0: 68a 2180653i bk1: 76a 2180591i bk2: 92a 2180595i bk3: 92a 2180642i bk4: 76a 2180597i bk5: 64a 2180598i bk6: 68a 2180512i bk7: 80a 2180368i bk8: 108a 2180594i bk9: 112a 2180465i bk10: 132a 2180570i bk11: 136a 2180415i bk12: 132a 2180567i bk13: 144a 2180340i bk14: 136a 2180531i bk15: 124a 2180469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00308267
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179202 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001477
n_activity=5499 dram_eff=0.5859
bk0: 72a 2180656i bk1: 72a 2180576i bk2: 72a 2180710i bk3: 76a 2180683i bk4: 72a 2180672i bk5: 72a 2180564i bk6: 76a 2180480i bk7: 64a 2180477i bk8: 112a 2180561i bk9: 116a 2180426i bk10: 132a 2180554i bk11: 132a 2180404i bk12: 132a 2180588i bk13: 132a 2180450i bk14: 128a 2180594i bk15: 140a 2180374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00261635
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179074 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001565
n_activity=6470 dram_eff=0.5277
bk0: 88a 2180582i bk1: 76a 2180604i bk2: 80a 2180626i bk3: 72a 2180665i bk4: 72a 2180682i bk5: 80a 2180534i bk6: 80a 2180447i bk7: 72a 2180438i bk8: 128a 2180471i bk9: 128a 2180348i bk10: 136a 2180523i bk11: 140a 2180300i bk12: 132a 2180578i bk13: 140a 2180362i bk14: 132a 2180530i bk15: 128a 2180422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00281123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025114
	minimum = 0.000189441 (at node 18)
	maximum = 0.000316392 (at node 42)
Accepted packet rate average = 0.00025114
	minimum = 0.000189441 (at node 18)
	maximum = 0.000316392 (at node 42)
Injected flit rate average = 0.000377263
	minimum = 0.000189441 (at node 18)
	maximum = 0.000620944 (at node 42)
Accepted flit rate average= 0.000377263
	minimum = 0.000274952 (at node 37)
	maximum = 0.000542668 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180109 (5 samples)
	minimum = 0.0153052 (5 samples)
	maximum = 0.0220615 (5 samples)
Accepted packet rate average = 0.0180109 (5 samples)
	minimum = 0.0153052 (5 samples)
	maximum = 0.0220615 (5 samples)
Injected flit rate average = 0.0270998 (5 samples)
	minimum = 0.0153052 (5 samples)
	maximum = 0.0449951 (5 samples)
Accepted flit rate average = 0.0270998 (5 samples)
	minimum = 0.020235 (5 samples)
	maximum = 0.0346133 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 5 sec (965 sec)
gpgpu_simulation_rate = 24673 (inst/sec)
gpgpu_simulation_rate = 2381 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3545
gpu_sim_insn = 4448504
gpu_ipc =    1254.8672
gpu_tot_sim_cycle = 2523642
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.1975
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 77990
partiton_reqs_in_parallel_total    = 25839175
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2697
partiton_reqs_in_parallel_util = 77990
partiton_reqs_in_parallel_util_total    = 25839175
gpu_sim_cycle_parition_util = 3545
gpu_tot_sim_cycle_parition_util    = 1174517
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     236.4386 GB/Sec
L2_BW_total  =       1.9432 GB/Sec
gpu_total_sim_rate=28864

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
685, 685, 684, 685, 684, 685, 933, 700, 685, 685, 715, 685, 685, 685, 685, 700, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 549, 549, 549, 549, 549, 549, 798, 549, 549, 564, 549, 549, 549, 549, 549, 549, 717, 505, 505, 505, 505, 505, 520, 520, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130543	W0_Idle:53614009	W0_Scoreboard:7936875	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1404 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2523641 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37230 	9460 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24005 	453 	109 	3 	22267 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37080 	8973 	3859 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26049     23323      2192      4467      2440      6440      2430      2650     10296      9405     16293     15451     25786     23765     19306     20253
dram[1]:      19147     19929      8905      2007      2568      3595      3134      2463     12722     12689     20914     16210     26707     25937     20302     19144
dram[2]:      17451     22083     10296      3295     10770      2320      2156      2406     10320     10593     15167     14599     26690     25284     20240     27037
dram[3]:      29892     14836      2951      2336     11442      3533      2201      2577     12097     15292     15785     14842     27370     30432     22035     20822
dram[4]:      16078     18513     12392      2193      2811      2653      2076      2549     10591     11299     20347     16273     23740     26685     18614     20583
dram[5]:      20961     18162      2212      2043      5915      2469      6453      2471      9873      9054     13917     14566     23749     25449     21168     22999
dram[6]:      19989     21568      9252     14902      7331      2521      5168      2018      8388     10569     16577     15651     27565     26465     21325     22342
dram[7]:      19899     19891      2085      5724      2594      2237     12660      4603     11926     12287     18596     24982     20151     22958     20658     29964
dram[8]:      19256     17174      1649      1864      1996      2544      5415      2120     12787     12313     16583     16083     22428     20695     28810     24375
dram[9]:      18254     17180      2276      2076      2302      2067      4170      2774     12988     20436     16132     16622     23564     23538     22986     26536
dram[10]:      15672     17381      1787     16619      4337      2129      5485      2330     11174     10700     18174     14404     23646     21193     22318     22944
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185690 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.00154
n_activity=6169 dram_eff=0.546
bk0: 92a 2187058i bk1: 68a 2187196i bk2: 76a 2187275i bk3: 76a 2187194i bk4: 68a 2187289i bk5: 76a 2187140i bk6: 76a 2187107i bk7: 68a 2187041i bk8: 120a 2187147i bk9: 128a 2186883i bk10: 136a 2187072i bk11: 140a 2186880i bk12: 132a 2187156i bk13: 136a 2186982i bk14: 140a 2187119i bk15: 132a 2187014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00346243
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185691 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001531
n_activity=6242 dram_eff=0.5367
bk0: 80a 2187164i bk1: 76a 2187147i bk2: 72a 2187268i bk3: 76a 2187214i bk4: 68a 2187294i bk5: 84a 2187105i bk6: 72a 2187098i bk7: 68a 2187064i bk8: 108a 2187173i bk9: 132a 2186857i bk10: 152a 2186918i bk11: 140a 2186900i bk12: 128a 2187191i bk13: 132a 2187030i bk14: 132a 2187159i bk15: 136a 2186969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325169
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185636 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001576
n_activity=6522 dram_eff=0.5287
bk0: 84a 2187132i bk1: 72a 2187213i bk2: 92a 2187074i bk3: 88a 2187157i bk4: 80a 2187190i bk5: 72a 2187155i bk6: 84a 2187039i bk7: 76a 2187050i bk8: 120a 2187083i bk9: 120a 2186926i bk10: 140a 2187039i bk11: 140a 2186903i bk12: 128a 2187194i bk13: 140a 2186963i bk14: 132a 2187168i bk15: 136a 2187006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00314197
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185669 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001553
n_activity=6342 dram_eff=0.5358
bk0: 80a 2187127i bk1: 92a 2187050i bk2: 72a 2187278i bk3: 68a 2187278i bk4: 76a 2187227i bk5: 84a 2187126i bk6: 80a 2187143i bk7: 68a 2187087i bk8: 116a 2187143i bk9: 124a 2186898i bk10: 132a 2187130i bk11: 140a 2186915i bk12: 140a 2187093i bk13: 136a 2186974i bk14: 132a 2187128i bk15: 136a 2187020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00288551
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185678 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001545
n_activity=6229 dram_eff=0.5426
bk0: 88a 2187074i bk1: 84a 2187058i bk2: 84a 2187192i bk3: 72a 2187224i bk4: 64a 2187320i bk5: 68a 2187232i bk6: 88a 2186977i bk7: 76a 2187037i bk8: 112a 2187090i bk9: 112a 2187011i bk10: 136a 2187078i bk11: 132a 2186958i bk12: 136a 2187122i bk13: 128a 2187054i bk14: 148a 2186998i bk15: 140a 2186926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00323203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185646 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001569
n_activity=6394 dram_eff=0.5368
bk0: 72a 2187214i bk1: 84a 2187094i bk2: 84a 2187175i bk3: 76a 2187231i bk4: 76a 2187207i bk5: 68a 2187190i bk6: 68a 2187099i bk7: 76a 2187032i bk8: 120a 2187118i bk9: 128a 2186909i bk10: 148a 2186971i bk11: 144a 2186901i bk12: 136a 2187143i bk13: 140a 2186933i bk14: 140a 2187084i bk15: 132a 2187032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00347249
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185658 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001565
n_activity=6369 dram_eff=0.5376
bk0: 80a 2187202i bk1: 72a 2187148i bk2: 80a 2187183i bk3: 68a 2187240i bk4: 80a 2187190i bk5: 72a 2187173i bk6: 80a 2187108i bk7: 80a 2187002i bk8: 136a 2187025i bk9: 116a 2186991i bk10: 132a 2187113i bk11: 136a 2186916i bk12: 140a 2187095i bk13: 136a 2186983i bk14: 140a 2187100i bk15: 144a 2186822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0032014
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185646 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001565
n_activity=6437 dram_eff=0.5319
bk0: 76a 2187189i bk1: 80a 2187172i bk2: 76a 2187244i bk3: 72a 2187215i bk4: 68a 2187306i bk5: 72a 2187163i bk6: 76a 2187051i bk7: 88a 2187006i bk8: 112a 2187156i bk9: 108a 2187037i bk10: 148a 2187015i bk11: 152a 2186783i bk12: 148a 2187015i bk13: 136a 2186965i bk14: 144a 2187045i bk15: 136a 2186985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00306289
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185735 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001515
n_activity=5769 dram_eff=0.5744
bk0: 68a 2187234i bk1: 76a 2187172i bk2: 92a 2187176i bk3: 92a 2187223i bk4: 76a 2187178i bk5: 64a 2187179i bk6: 68a 2187093i bk7: 80a 2186949i bk8: 108a 2187175i bk9: 112a 2187046i bk10: 132a 2187151i bk11: 136a 2186996i bk12: 132a 2187148i bk13: 144a 2186921i bk14: 136a 2187112i bk15: 124a 2187050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030734
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185783 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001473
n_activity=5499 dram_eff=0.5859
bk0: 72a 2187237i bk1: 72a 2187157i bk2: 72a 2187291i bk3: 76a 2187264i bk4: 72a 2187253i bk5: 72a 2187145i bk6: 76a 2187061i bk7: 64a 2187058i bk8: 112a 2187142i bk9: 116a 2187007i bk10: 132a 2187135i bk11: 132a 2186985i bk12: 132a 2187169i bk13: 132a 2187031i bk14: 128a 2187175i bk15: 140a 2186955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00260848
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185655 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001561
n_activity=6470 dram_eff=0.5277
bk0: 88a 2187163i bk1: 76a 2187185i bk2: 80a 2187207i bk3: 72a 2187246i bk4: 72a 2187263i bk5: 80a 2187115i bk6: 80a 2187028i bk7: 72a 2187019i bk8: 128a 2187052i bk9: 128a 2186929i bk10: 136a 2187104i bk11: 140a 2186881i bk12: 132a 2187159i bk13: 140a 2186943i bk14: 132a 2187111i bk15: 128a 2187003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00280277

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.09018
	minimum = 6
	maximum = 47
Network latency average = 8.02895
	minimum = 6
	maximum = 45
Slowest packet = 87629
Flit latency average = 7.82751
	minimum = 6
	maximum = 44
Slowest flit = 154438
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0499041
	minimum = 0.0395034 (at node 12)
	maximum = 0.0785835 (at node 44)
Accepted packet rate average = 0.0499041
	minimum = 0.0395034 (at node 12)
	maximum = 0.0785835 (at node 44)
Injected flit rate average = 0.0748561
	minimum = 0.0428894 (at node 12)
	maximum = 0.130926 (at node 44)
Accepted flit rate average= 0.0748561
	minimum = 0.0567156 (at node 42)
	maximum = 0.104825 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5581 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.5 (6 samples)
Network latency average = 9.95554 (6 samples)
	minimum = 6 (6 samples)
	maximum = 48.3333 (6 samples)
Flit latency average = 9.75376 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0233265 (6 samples)
	minimum = 0.0193382 (6 samples)
	maximum = 0.0314819 (6 samples)
Accepted packet rate average = 0.0233265 (6 samples)
	minimum = 0.0193382 (6 samples)
	maximum = 0.0314819 (6 samples)
Injected flit rate average = 0.0350592 (6 samples)
	minimum = 0.0199025 (6 samples)
	maximum = 0.0593168 (6 samples)
Accepted flit rate average = 0.0350592 (6 samples)
	minimum = 0.0263151 (6 samples)
	maximum = 0.0463153 (6 samples)
Injected packet size average = 1.50298 (6 samples)
Accepted packet size average = 1.50298 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 19 sec (979 sec)
gpgpu_simulation_rate = 28864 (inst/sec)
gpgpu_simulation_rate = 2577 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 724744
gpu_sim_insn = 4995458
gpu_ipc =       6.8927
gpu_tot_sim_cycle = 3475608
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =       9.5678
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 15944368
partiton_reqs_in_parallel_total    = 25917165
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.0444
partiton_reqs_in_parallel_util = 15944368
partiton_reqs_in_parallel_util_total    = 25917165
gpu_sim_cycle_parition_util = 724744
gpu_tot_sim_cycle_parition_util    = 1178062
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       2.0283 GB/Sec
L2_BW_total  =       1.8339 GB/Sec
gpu_total_sim_rate=21207

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617443
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
823, 823, 822, 823, 822, 823, 1071, 838, 823, 823, 1102, 823, 823, 823, 1124, 838, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 618, 618, 618, 618, 618, 618, 867, 814, 618, 633, 789, 618, 618, 618, 618, 618, 832, 620, 620, 620, 620, 620, 635, 635, 620, 620, 620, 790, 620, 620, 620, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153555	W0_Idle:79826654	W0_Scoreboard:21875615	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1391 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 3475607 
mrq_lat_table:4971 	269 	277 	1275 	326 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51022 	11055 	36 	0 	900 	131 	2574 	1213 	21 	30 	59 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35789 	471 	109 	3 	25858 	51 	0 	0 	0 	900 	131 	2574 	1213 	21 	30 	59 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50379 	9149 	3859 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	629 	89 	2 	5 	6 	9 	20 	15 	13 	15 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188450    189264    468563    244427    278201    431495    332834    513748    192472    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    188622    209389    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    187617    266664    299147    212460    275627    201991    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    189160    306908    271712    417946    184663    313649    192401    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    189979    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    191902    251938    421221    370351    391962    289203 
dram[7]:    477618    185624    206112    256466    188581    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    287778 
dram[8]:    388439    191122    247089    268854    357969    310341    186800    240983    198246    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    194139    210163    192153    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    189829    255962    222505    416755    251281    246211    289556    276797    290418    267779    281505    256218    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.384615  2.692308  3.777778  3.153846  2.882353  2.611111  2.727273  5.100000  3.117647  3.588235  3.714286  4.363636  4.666667  4.272727  8.800000 
dram[1]:  3.076923  2.642857  3.363636  3.100000  3.181818  3.083333  3.333333  2.600000  3.400000  2.526316  4.272727  5.000000  7.333333  5.571429  4.416667  4.333333 
dram[2]:  2.400000  4.250000  2.166667  2.750000  3.454545  2.846154  2.923077  2.916667  3.055556  3.111111  3.222222  3.769231  5.714286  5.222222  7.400000  4.777778 
dram[3]:  2.500000  3.250000  3.400000  3.083333  2.500000  2.625000  3.181818  3.214286  3.333333  3.058824  4.600000  4.636364  4.700000  5.875000  5.714286  4.416667 
dram[4]:  2.687500  2.437500  3.083333  3.333333  3.333333  3.200000  2.733333  2.705882  3.571429  4.090909  4.153846  4.545455  4.727273  7.000000  5.222222  5.500000 
dram[5]:  3.071429  2.333333  2.315789  5.714286  3.000000  3.875000  3.714286  3.625000  3.916667  3.352941  3.210526  3.769231  6.142857  3.285714  3.769231  4.166667 
dram[6]:  3.142857  3.444444  2.846154  2.900000  2.714286  2.818182  2.900000  2.533333  3.933333  3.375000  4.272727  3.250000  3.235294  6.125000  6.125000  4.090909 
dram[7]:  3.250000  3.333333  3.714286  3.200000  2.647059  3.100000  2.600000  2.733333  3.818182  4.400000  3.933333  3.375000  4.636364  7.800000  4.636364  4.666667 
dram[8]:  3.857143  3.300000  3.545455  3.900000  2.916667  3.111111  2.769231  2.466667  5.111111  3.727273  3.642857  3.666667  4.727273  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.533333  3.083333  2.277778  3.888889  3.400000  3.444444  3.285714  4.000000  4.000000  4.363636  5.875000  4.900000  5.666667  3.846154 
dram[10]:  4.125000  2.800000  2.388889  3.222222  2.928571  3.230769  2.611111  2.944444  2.842105  3.294118  4.600000  4.000000  5.555555  5.000000  4.250000 10.250000 
average row locality = 7595/2145 = 3.540792
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15549     15178      4604     10992      3914      2836      4313      6537      6503     16528      9669     11386     27197     27593     18180     15957
dram[1]:      17181     14151      4972      1816      1599      2473      8389     12508      7250     20471     18560     14486     19744     22498     13364     13950
dram[2]:      17104     12659      7108      2502      6409     12306      8257      1521      6071     11288      9705     17907     28410     27953     18978     25479
dram[3]:      13533     10746      9949      1556      5706      5710      1644      1287      8503      9692     11961     11081     21931     22992     22423     22230
dram[4]:       9739     18248     15397      2625     10688      4642      2301      1232      6639      7345     13137     13711     16831     20656     16569     21230
dram[5]:      12998     26259      7717      1395      7105      1661      4720     19865      8221      5863     10810     16769     20335     23270     17856     19002
dram[6]:      21616     13726      7101     18448     13109      6333      4089      6267     14478     11108     11960     15326     23868     19210     16397     18688
dram[7]:      10684     10379      2199      3871     13535      1672      7049      6540      8489      8109     13055     20005     21170     20931     18806     27794
dram[8]:      12608     22803      4217      1576      1510      1709      2981      7089      8111     10451     11092     10244     16340     17123     19672     19711
dram[9]:      21006     13686      1557      1608      1402      1463      2454      1592      8198     15141     10903     17331     17387     16676     17003     25769
dram[10]:      10863      8237      7711     10776      2350      1312      3291      1544     12527      6808     14141     15800     16373     18236     15234     18776
maximum mf latency per bank:
dram[0]:     230680     39480    105074    266058    105100     84262    143726    143595     10608    256510     10680     10723    265958    272225    143584     18365
dram[1]:     265988     71557    128582       364       407     31869    266046    266052     39113    265880    248804     52213     13300     13318     18301     20137
dram[2]:     265982     18175    213550     32738     98251    266277    256191       474     10607    265911     10648    256122    265781    265987     18268    230279
dram[3]:     257915     18198    266019       371    193082    143676       491       556     48854    171042     10645     11297    157904    208804    133898    266321
dram[4]:      18159    265872    266075     21428    265948     91944     31542       526     10603     10616    151099    133974     13300     13301     18277    158426
dram[5]:     143610    284595    266042       360    143606       441     68354    266130     55078     10623     62754    266154     13300    272169     96320    133696
dram[6]:     266112     18183     77721    265869    265544     91995     61562    143025    265865    265913     10644    158322    158431    124249     28241     66251
dram[7]:      18158     18197       363     67274    265963       413    219375    143582     10616     10646    137045    248157    256256     13316    158478    257910
dram[8]:      18166    265954    105087       366       460       441     32701    134002     14319     71800     10670     10703     13300     13301    248288     39511
dram[9]:     266002     18204       359       359       402       418     32618       501     10643    230458     10680    266010     13300     13316     91847    265815
dram[10]:      18175     18207    265804    258751     32574       430     75319     26263    266035     10662     85985    256444     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530323 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.001418
n_activity=13893 dram_eff=0.3606
bk0: 136a 3532455i bk1: 112a 3532576i bk2: 116a 3532670i bk3: 116a 3532730i bk4: 132a 3532596i bk5: 144a 3532336i bk6: 156a 3532232i bk7: 108a 3532446i bk8: 172a 3532573i bk9: 172a 3532240i bk10: 200a 3532303i bk11: 188a 3532256i bk12: 168a 3532571i bk13: 156a 3532553i bk14: 168a 3532593i bk15: 152a 3532633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00255489
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530442 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.001369
n_activity=13130 dram_eff=0.3683
bk0: 136a 3532552i bk1: 124a 3532519i bk2: 116a 3532677i bk3: 112a 3532732i bk4: 116a 3532685i bk5: 132a 3532563i bk6: 124a 3532460i bk7: 128a 3532343i bk8: 168a 3532434i bk9: 180a 3532238i bk10: 176a 3532552i bk11: 172a 3532457i bk12: 152a 3532753i bk13: 148a 3532643i bk14: 172a 3532561i bk15: 168a 3532421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00235677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530303 n_act=208 n_pre=192 n_req=698 n_rd=2428 n_write=91 bw_util=0.001426
n_activity=14040 dram_eff=0.3588
bk0: 156a 3532332i bk1: 124a 3532684i bk2: 132a 3532479i bk3: 144a 3532481i bk4: 124a 3532637i bk5: 128a 3532527i bk6: 128a 3532475i bk7: 124a 3532437i bk8: 188a 3532339i bk9: 192a 3532167i bk10: 200a 3532300i bk11: 176a 3532346i bk12: 148a 3532727i bk13: 164a 3532491i bk14: 140a 3532844i bk15: 160a 3532574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00229451
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530307 n_act=203 n_pre=187 n_req=713 n_rd=2416 n_write=109 bw_util=0.001429
n_activity=14231 dram_eff=0.3549
bk0: 152a 3532312i bk1: 128a 3532525i bk2: 128a 3532726i bk3: 120a 3532640i bk4: 148a 3532463i bk5: 132a 3532444i bk6: 128a 3532578i bk7: 140a 3532328i bk8: 172a 3532495i bk9: 176a 3532229i bk10: 164a 3532613i bk11: 180a 3532431i bk12: 164a 3532624i bk13: 160a 3532525i bk14: 148a 3532740i bk15: 176a 3532428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00218696
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc08e4800, atomic=0 1 entries : 0x7f4d83bdf610 :  mf: uid=1064115, sid06:w08, part=4, addr=0xc08e4860, load , size=32, unknown  status = IN_PARTITION_DRAM (3475607), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530438 n_act=187 n_pre=171 n_req=682 n_rd=2326 n_write=100 bw_util=0.001373
n_activity=13024 dram_eff=0.3725
bk0: 128a 3532471i bk1: 136a 3532424i bk2: 132a 3532648i bk3: 104a 3532733i bk4: 104a 3532754i bk5: 120a 3532675i bk6: 132a 3532396i bk7: 140a 3532221i bk8: 166a 3532439i bk9: 164a 3532400i bk10: 184a 3532443i bk11: 180a 3532380i bk12: 172a 3532569i bk13: 148a 3532619i bk14: 160a 3532647i bk15: 156a 3532536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00234545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530273 n_act=208 n_pre=192 n_req=719 n_rd=2440 n_write=109 bw_util=0.001443
n_activity=14271 dram_eff=0.3572
bk0: 140a 3532498i bk1: 136a 3532364i bk2: 140a 3532429i bk3: 128a 3532704i bk4: 124a 3532592i bk5: 104a 3532696i bk6: 96a 3532665i bk7: 108a 3532555i bk8: 164a 3532595i bk9: 188a 3532246i bk10: 212a 3532277i bk11: 180a 3532341i bk12: 156a 3532737i bk13: 216a 3532027i bk14: 172a 3532538i bk15: 176a 3532419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00250423
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530364 n_act=198 n_pre=182 n_req=687 n_rd=2388 n_write=90 bw_util=0.001403
n_activity=13422 dram_eff=0.3692
bk0: 144a 3532487i bk1: 112a 3532658i bk2: 128a 3532613i bk3: 108a 3532693i bk4: 128a 3532539i bk5: 112a 3532601i bk6: 112a 3532617i bk7: 128a 3532376i bk8: 192a 3532391i bk9: 180a 3532221i bk10: 172a 3532547i bk11: 188a 3532240i bk12: 188a 3532395i bk13: 164a 3532506i bk14: 168a 3532642i bk15: 164a 3532365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00229734
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530448 n_act=186 n_pre=170 n_req=675 n_rd=2324 n_write=94 bw_util=0.001369
n_activity=13221 dram_eff=0.3658
bk0: 136a 3532593i bk1: 136a 3532537i bk2: 92a 3532881i bk3: 104a 3532693i bk4: 144a 3532470i bk5: 108a 3532612i bk6: 132a 3532384i bk7: 136a 3532403i bk8: 148a 3532623i bk9: 148a 3532483i bk10: 204a 3532353i bk11: 192a 3532210i bk12: 172a 3532570i bk13: 144a 3532655i bk14: 172a 3532579i bk15: 156a 3532565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00223196
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530497 n_act=178 n_pre=162 n_req=660 n_rd=2300 n_write=85 bw_util=0.00135
n_activity=12618 dram_eff=0.378
bk0: 100a 3532781i bk1: 124a 3532616i bk2: 128a 3532675i bk3: 140a 3532660i bk4: 116a 3532653i bk5: 96a 3532667i bk6: 124a 3532447i bk7: 124a 3532345i bk8: 164a 3532630i bk9: 152a 3532502i bk10: 188a 3532500i bk11: 188a 3532284i bk12: 172a 3532563i bk13: 164a 3532450i bk14: 172a 3532524i bk15: 148a 3532570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224526
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530528 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.001332
n_activity=12394 dram_eff=0.3799
bk0: 104a 3532736i bk1: 96a 3532729i bk2: 132a 3532602i bk3: 128a 3532624i bk4: 136a 3532484i bk5: 120a 3532632i bk6: 112a 3532549i bk7: 108a 3532495i bk8: 164a 3532477i bk9: 148a 3532519i bk10: 184a 3532508i bk11: 176a 3532394i bk12: 160a 3532694i bk13: 164a 3532495i bk14: 168a 3532635i bk15: 168a 3532402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194553
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530289 n_act=206 n_pre=190 n_req=725 n_rd=2416 n_write=121 bw_util=0.001436
n_activity=14409 dram_eff=0.3521
bk0: 116a 3532738i bk1: 132a 3532473i bk2: 148a 3532487i bk3: 104a 3532751i bk4: 128a 3532599i bk5: 132a 3532486i bk6: 140a 3532248i bk7: 160a 3532134i bk8: 188a 3532342i bk9: 192a 3532240i bk10: 164a 3532600i bk11: 176a 3532312i bk12: 164a 3532630i bk13: 156a 3532536i bk14: 172a 3532540i bk15: 144a 3532661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00214054

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12281
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.94548
	minimum = 6
	maximum = 24
Network latency average = 6.94226
	minimum = 6
	maximum = 24
Slowest packet = 118921
Flit latency average = 6.49373
	minimum = 6
	maximum = 23
Slowest flit = 178666
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000427986
	minimum = 0.000293207 (at node 17)
	maximum = 0.00054916 (at node 38)
Accepted packet rate average = 0.000427986
	minimum = 0.000293207 (at node 17)
	maximum = 0.00054916 (at node 38)
Injected flit rate average = 0.000642628
	minimum = 0.000322183 (at node 17)
	maximum = 0.00105348 (at node 38)
Accepted flit rate average= 0.000642628
	minimum = 0.000515355 (at node 43)
	maximum = 0.00089618 (at node 11)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8992 (7 samples)
	minimum = 6 (7 samples)
	maximum = 57.8571 (7 samples)
Network latency average = 9.52507 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44.8571 (7 samples)
Flit latency average = 9.28804 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0200552 (7 samples)
	minimum = 0.0166175 (7 samples)
	maximum = 0.0270629 (7 samples)
Accepted packet rate average = 0.0200552 (7 samples)
	minimum = 0.0166175 (7 samples)
	maximum = 0.0270629 (7 samples)
Injected flit rate average = 0.0301426 (7 samples)
	minimum = 0.0171053 (7 samples)
	maximum = 0.0509935 (7 samples)
Accepted flit rate average = 0.0301426 (7 samples)
	minimum = 0.0226294 (7 samples)
	maximum = 0.0398268 (7 samples)
Injected packet size average = 1.50298 (7 samples)
Accepted packet size average = 1.50298 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 8 sec (1568 sec)
gpgpu_simulation_rate = 21207 (inst/sec)
gpgpu_simulation_rate = 2216 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3872
gpu_sim_insn = 4456084
gpu_ipc =    1150.8481
gpu_tot_sim_cycle = 3701630
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      10.1874
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14466
partiton_reqs_in_parallel = 85184
partiton_reqs_in_parallel_total    = 41861533
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.3320
partiton_reqs_in_parallel_util = 85184
partiton_reqs_in_parallel_util_total    = 41861533
gpu_sim_cycle_parition_util = 3872
gpu_tot_sim_cycle_parition_util    = 1902806
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     287.1671 GB/Sec
L2_BW_total  =       2.0223 GB/Sec
gpu_total_sim_rate=23821

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703638
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
907, 907, 906, 922, 921, 922, 1155, 937, 922, 922, 1186, 922, 907, 922, 1208, 937, 880, 880, 880, 910, 880, 880, 880, 880, 895, 895, 910, 895, 880, 880, 910, 880, 717, 702, 702, 702, 702, 702, 951, 913, 732, 732, 873, 702, 702, 702, 717, 717, 931, 704, 704, 704, 704, 704, 734, 734, 719, 704, 704, 874, 719, 704, 734, 704, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7555
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1644
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1025
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171592	W0_Idle:79840212	W0_Scoreboard:21916875	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1211 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 3701629 
mrq_lat_table:4971 	269 	277 	1275 	326 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62655 	11153 	36 	0 	900 	131 	2574 	1213 	21 	30 	59 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	44603 	1035 	365 	218 	27645 	131 	15 	0 	0 	900 	131 	2574 	1213 	21 	30 	59 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57857 	9821 	3880 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	637 	89 	2 	5 	6 	9 	20 	15 	13 	15 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188450    189264    468563    244427    278201    431495    332834    513748    192472    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    188622    209389    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    187617    266664    299147    212460    275627    201991    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    189160    306908    271712    417946    184663    313649    192401    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    189979    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    191902    251938    421221    370351    391962    289203 
dram[7]:    477618    185624    206112    256466    188581    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    287778 
dram[8]:    388439    191122    247089    268854    357969    310341    186800    240983    198246    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    194139    210163    192153    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    189829    255962    222505    416755    251281    246211    289556    276797    290418    267779    281505    256218    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.384615  2.692308  3.777778  3.153846  2.882353  2.611111  2.727273  5.100000  3.117647  3.588235  3.714286  4.363636  4.666667  4.272727  8.800000 
dram[1]:  3.076923  2.642857  3.363636  3.100000  3.181818  3.083333  3.333333  2.600000  3.400000  2.526316  4.272727  5.000000  7.333333  5.571429  4.416667  4.333333 
dram[2]:  2.400000  4.250000  2.166667  2.750000  3.454545  2.846154  2.923077  2.916667  3.055556  3.111111  3.222222  3.769231  5.714286  5.222222  7.400000  4.777778 
dram[3]:  2.500000  3.250000  3.400000  3.083333  2.500000  2.625000  3.181818  3.214286  3.333333  3.058824  4.600000  4.636364  4.700000  5.875000  5.714286  4.416667 
dram[4]:  2.687500  2.437500  3.083333  3.333333  3.333333  3.200000  2.733333  2.705882  3.571429  4.090909  4.153846  4.545455  4.727273  7.000000  5.222222  5.500000 
dram[5]:  3.071429  2.333333  2.315789  5.714286  3.000000  3.875000  3.714286  3.625000  3.916667  3.352941  3.210526  3.769231  6.142857  3.285714  3.769231  4.166667 
dram[6]:  3.142857  3.444444  2.846154  2.900000  2.714286  2.818182  2.900000  2.533333  3.933333  3.375000  4.272727  3.250000  3.235294  6.125000  6.125000  4.090909 
dram[7]:  3.250000  3.333333  3.714286  3.200000  2.647059  3.100000  2.600000  2.733333  3.818182  4.400000  3.933333  3.375000  4.636364  7.800000  4.636364  4.666667 
dram[8]:  3.857143  3.300000  3.545455  3.900000  2.916667  3.111111  2.769231  2.466667  5.111111  3.727273  3.642857  3.666667  4.727273  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.533333  3.083333  2.277778  3.888889  3.400000  3.444444  3.285714  4.000000  4.000000  4.363636  5.875000  4.900000  5.666667  3.846154 
dram[10]:  4.125000  2.800000  2.388889  3.222222  2.928571  3.230769  2.611111  2.944444  2.842105  3.294118  4.600000  4.000000  5.555555  5.000000  4.250000 10.250000 
average row locality = 7595/2145 = 3.540792
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15596     15258      4659     11071      4166      3017      4598      6947      6761     16787      9870     11628     27421     27864     18398     16221
dram[1]:      17278     14189      5013      1903      1865      2807      8709     12811      7501     20748     18816     14756     20027     22788     13593     14168
dram[2]:      17146     12763      7153      2562      6662     12574      8596      1869      6298     11507      9924     18146     28718     28191     19284     25769
dram[3]:      13573     10798     10023      1589      5936      5932      2024      1571      8760      9918     12196     11309     22145     23223     22678     22430
dram[4]:       9773     18326     15468      2670     11043      4982      2600      1502      6890      7645     13339     13961     17026     20892     16792     21447
dram[5]:      13059     26298      7755      1454      7368      1977      5170     20280      8523      6080     11016     17014     20573     23431     18079     19200
dram[6]:      21690     13827      7179     18524     13397      6652      4462      6570     14686     11354     12243     15581     24046     19412     16633     18921
dram[7]:      10763     10443      2257      3925     13746      1983      7382      6852      8790      8373     13269     20228     21408     21220     19026     28062
dram[8]:      12704     22906      4262      1641      1790      2058      3383      7462      8405     10732     11322     10444     18962     17342     19886     19982
dram[9]:      21100     13739      1623      1684      1653      1745      2827      2000      8454     15413     11146     17614     17655     16933     17203     25951
dram[10]:      10934      8292      7778     10863      2588      1533      3533      1786     12782      7035     14423     16020     16614     18515     15434     19032
maximum mf latency per bank:
dram[0]:     230680     39480    105074    266058    105100     84262    143726    143595     10608    256510     10680     10723    265958    272225    143584     18365
dram[1]:     265988     71557    128582       364       407     31869    266046    266052     39113    265880    248804     52213     13300     13318     18301     20137
dram[2]:     265982     18175    213550     32738     98251    266277    256191       474     10607    265911     10648    256122    265781    265987     18268    230279
dram[3]:     257915     18198    266019       371    193082    143676       491       556     48854    171042     10645     11297    157904    208804    133898    266321
dram[4]:      18159    265872    266075     21428    265948     91944     31542       526     10603     10616    151099    133974     13300     13301     18277    158426
dram[5]:     143610    284595    266042       360    143606       441     68354    266130     55078     10623     62754    266154     13300    272169     96320    133696
dram[6]:     266112     18183     77721    265869    265544     91995     61562    143025    265865    265913     10644    158322    158431    124249     28241     66251
dram[7]:      18158     18197       363     67274    265963       413    219375    143582     10616     10646    137045    248157    256256     13316    158478    257910
dram[8]:      18166    265954    105087       366       460       441     32701    134002     14319     71800     10670     10703     13300     13301    248288     39511
dram[9]:     266002     18204       359       359       402       418     32618       501     10643    230458     10680    266010     13300     13316     91847    265815
dram[10]:      18175     18207    265804    258751     32574       430     75319     26263    266035     10662     85985    256444     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537511 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.001415
n_activity=13893 dram_eff=0.3606
bk0: 136a 3539643i bk1: 112a 3539764i bk2: 116a 3539858i bk3: 116a 3539918i bk4: 132a 3539784i bk5: 144a 3539524i bk6: 156a 3539420i bk7: 108a 3539634i bk8: 172a 3539761i bk9: 172a 3539428i bk10: 200a 3539491i bk11: 188a 3539444i bk12: 168a 3539759i bk13: 156a 3539741i bk14: 168a 3539781i bk15: 152a 3539821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0025497
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537630 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.001366
n_activity=13130 dram_eff=0.3683
bk0: 136a 3539740i bk1: 124a 3539707i bk2: 116a 3539865i bk3: 112a 3539920i bk4: 116a 3539873i bk5: 132a 3539751i bk6: 124a 3539648i bk7: 128a 3539531i bk8: 168a 3539622i bk9: 180a 3539426i bk10: 176a 3539740i bk11: 172a 3539645i bk12: 152a 3539941i bk13: 148a 3539831i bk14: 172a 3539749i bk15: 168a 3539609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00235199
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537491 n_act=208 n_pre=192 n_req=698 n_rd=2428 n_write=91 bw_util=0.001423
n_activity=14040 dram_eff=0.3588
bk0: 156a 3539520i bk1: 124a 3539872i bk2: 132a 3539667i bk3: 144a 3539669i bk4: 124a 3539825i bk5: 128a 3539715i bk6: 128a 3539663i bk7: 124a 3539625i bk8: 188a 3539527i bk9: 192a 3539355i bk10: 200a 3539488i bk11: 176a 3539534i bk12: 148a 3539915i bk13: 164a 3539679i bk14: 140a 3540032i bk15: 160a 3539762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00228985
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537495 n_act=203 n_pre=187 n_req=713 n_rd=2416 n_write=109 bw_util=0.001426
n_activity=14231 dram_eff=0.3549
bk0: 152a 3539500i bk1: 128a 3539713i bk2: 128a 3539914i bk3: 120a 3539828i bk4: 148a 3539651i bk5: 132a 3539632i bk6: 128a 3539766i bk7: 140a 3539516i bk8: 172a 3539683i bk9: 176a 3539417i bk10: 164a 3539801i bk11: 180a 3539619i bk12: 164a 3539812i bk13: 160a 3539713i bk14: 148a 3539928i bk15: 176a 3539616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00218252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537624 n_act=187 n_pre=171 n_req=682 n_rd=2328 n_write=100 bw_util=0.001372
n_activity=13042 dram_eff=0.3723
bk0: 128a 3539659i bk1: 136a 3539612i bk2: 132a 3539836i bk3: 104a 3539921i bk4: 104a 3539942i bk5: 120a 3539863i bk6: 132a 3539584i bk7: 140a 3539409i bk8: 168a 3539624i bk9: 164a 3539588i bk10: 184a 3539631i bk11: 180a 3539568i bk12: 172a 3539757i bk13: 148a 3539807i bk14: 160a 3539835i bk15: 156a 3539724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00234069
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537461 n_act=208 n_pre=192 n_req=719 n_rd=2440 n_write=109 bw_util=0.00144
n_activity=14271 dram_eff=0.3572
bk0: 140a 3539686i bk1: 136a 3539552i bk2: 140a 3539617i bk3: 128a 3539892i bk4: 124a 3539780i bk5: 104a 3539884i bk6: 96a 3539853i bk7: 108a 3539743i bk8: 164a 3539783i bk9: 188a 3539434i bk10: 212a 3539465i bk11: 180a 3539529i bk12: 156a 3539925i bk13: 216a 3539215i bk14: 172a 3539726i bk15: 176a 3539607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00249915
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537552 n_act=198 n_pre=182 n_req=687 n_rd=2388 n_write=90 bw_util=0.0014
n_activity=13422 dram_eff=0.3692
bk0: 144a 3539675i bk1: 112a 3539846i bk2: 128a 3539801i bk3: 108a 3539881i bk4: 128a 3539727i bk5: 112a 3539789i bk6: 112a 3539805i bk7: 128a 3539564i bk8: 192a 3539579i bk9: 180a 3539409i bk10: 172a 3539735i bk11: 188a 3539428i bk12: 188a 3539583i bk13: 164a 3539694i bk14: 168a 3539830i bk15: 164a 3539553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00229267
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537636 n_act=186 n_pre=170 n_req=675 n_rd=2324 n_write=94 bw_util=0.001366
n_activity=13221 dram_eff=0.3658
bk0: 136a 3539781i bk1: 136a 3539725i bk2: 92a 3540069i bk3: 104a 3539881i bk4: 144a 3539658i bk5: 108a 3539800i bk6: 132a 3539572i bk7: 136a 3539591i bk8: 148a 3539811i bk9: 148a 3539671i bk10: 204a 3539541i bk11: 192a 3539398i bk12: 172a 3539758i bk13: 144a 3539843i bk14: 172a 3539767i bk15: 156a 3539753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00222743
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537685 n_act=178 n_pre=162 n_req=660 n_rd=2300 n_write=85 bw_util=0.001347
n_activity=12618 dram_eff=0.378
bk0: 100a 3539969i bk1: 124a 3539804i bk2: 128a 3539863i bk3: 140a 3539848i bk4: 116a 3539841i bk5: 96a 3539855i bk6: 124a 3539635i bk7: 124a 3539533i bk8: 164a 3539818i bk9: 152a 3539690i bk10: 188a 3539688i bk11: 188a 3539472i bk12: 172a 3539751i bk13: 164a 3539638i bk14: 172a 3539712i bk15: 148a 3539758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0022407
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537716 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.00133
n_activity=12394 dram_eff=0.3799
bk0: 104a 3539924i bk1: 96a 3539917i bk2: 132a 3539790i bk3: 128a 3539812i bk4: 136a 3539672i bk5: 120a 3539820i bk6: 112a 3539737i bk7: 108a 3539683i bk8: 164a 3539665i bk9: 148a 3539707i bk10: 184a 3539696i bk11: 176a 3539582i bk12: 160a 3539882i bk13: 164a 3539683i bk14: 168a 3539823i bk15: 168a 3539590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194158
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537477 n_act=206 n_pre=190 n_req=725 n_rd=2416 n_write=121 bw_util=0.001433
n_activity=14409 dram_eff=0.3521
bk0: 116a 3539926i bk1: 132a 3539661i bk2: 148a 3539675i bk3: 104a 3539939i bk4: 128a 3539787i bk5: 132a 3539674i bk6: 140a 3539436i bk7: 160a 3539322i bk8: 188a 3539530i bk9: 192a 3539428i bk10: 164a 3539788i bk11: 176a 3539500i bk12: 164a 3539818i bk13: 156a 3539724i bk14: 172a 3539728i bk15: 144a 3539849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00213619

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12281
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7877
	minimum = 6
	maximum = 276
Network latency average = 9.62514
	minimum = 6
	maximum = 215
Slowest packet = 136985
Flit latency average = 9.37777
	minimum = 6
	maximum = 214
Slowest flit = 207600
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0606097
	minimum = 0.0464996 (at node 16)
	maximum = 0.17954 (at node 44)
Accepted packet rate average = 0.0606097
	minimum = 0.0464996 (at node 16)
	maximum = 0.17954 (at node 44)
Injected flit rate average = 0.0909145
	minimum = 0.0599328 (at node 16)
	maximum = 0.227461 (at node 44)
Accepted flit rate average= 0.0909145
	minimum = 0.0754327 (at node 47)
	maximum = 0.31116 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8852 (8 samples)
	minimum = 6 (8 samples)
	maximum = 85.125 (8 samples)
Network latency average = 9.53758 (8 samples)
	minimum = 6 (8 samples)
	maximum = 66.125 (8 samples)
Flit latency average = 9.29926 (8 samples)
	minimum = 6 (8 samples)
	maximum = 65.25 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0251245 (8 samples)
	minimum = 0.0203528 (8 samples)
	maximum = 0.0461226 (8 samples)
Accepted packet rate average = 0.0251245 (8 samples)
	minimum = 0.0203528 (8 samples)
	maximum = 0.0461226 (8 samples)
Injected flit rate average = 0.0377391 (8 samples)
	minimum = 0.0224588 (8 samples)
	maximum = 0.0730519 (8 samples)
Accepted flit rate average = 0.0377391 (8 samples)
	minimum = 0.0292298 (8 samples)
	maximum = 0.0737435 (8 samples)
Injected packet size average = 1.50208 (8 samples)
Accepted packet size average = 1.50208 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 23 sec (1583 sec)
gpgpu_simulation_rate = 23821 (inst/sec)
gpgpu_simulation_rate = 2338 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 938463
gpu_sim_insn = 5111858
gpu_ipc =       5.4471
gpu_tot_sim_cycle = 4867315
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       8.7979
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14466
partiton_reqs_in_parallel = 20646186
partiton_reqs_in_parallel_total    = 41946717
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.8598
partiton_reqs_in_parallel_util = 20646186
partiton_reqs_in_parallel_util_total    = 41946717
gpu_sim_cycle_parition_util = 938463
gpu_tot_sim_cycle_parition_util    = 1906678
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       4.9376 GB/Sec
L2_BW_total  =       2.4900 GB/Sec
gpu_total_sim_rate=18214

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868551
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1338, 1022, 1021, 1037, 1207, 1155, 1415, 1223, 1182, 1260, 1301, 1234, 1022, 1037, 1494, 1052, 995, 1337, 995, 1025, 1114, 1269, 995, 995, 1455, 1337, 1025, 1166, 995, 1140, 1025, 995, 953, 794, 794, 794, 794, 794, 1043, 1005, 824, 824, 965, 794, 991, 794, 1032, 1032, 1023, 796, 796, 796, 796, 966, 826, 996, 811, 796, 796, 966, 811, 1034, 826, 889, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2435
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1025
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196696	W0_Idle:99516758	W0_Scoreboard:54343820	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1488 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 4867047 
mrq_lat_table:11765 	291 	326 	3922 	550 	421 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106775 	15180 	36 	0 	902 	139 	2599 	1250 	126 	316 	337 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	86743 	1140 	367 	218 	33545 	131 	15 	0 	0 	902 	139 	2599 	1250 	126 	316 	337 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95182 	10060 	3880 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	7346 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1044 	91 	4 	7 	12 	11 	24 	20 	17 	22 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    238593    478896    403510    242187    189264    468563    244427    278201    431495    332834    513748    325715    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    188622    209389    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    187617    266664    299147    212460    275627    201991    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    201092    567428    269719    321837    354392    238938    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    189160    306908    271712    417946    184663    313649    192401    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    189979    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    191902    251938    421221    370351    391962    289203 
dram[7]:    477618    185624    221458    256466    188581    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293337 
dram[8]:    388439    295466    247089    268854    357969    310341    186800    240983    198246    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    194139    210163    192153    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    189829    255962    222505    416755    285658    246211    289556    276797    290418    267779    281505    268757    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.104167  2.175000  1.980000  2.562500  2.414634  2.295455  2.325581  2.300000  2.585366  2.211539  2.431373  2.510638  2.675676  2.864865  2.628572  3.266667 
dram[1]:  2.225000  2.142857  2.588235  2.230769  2.142857  2.205128  2.538461  2.232558  2.319149  2.255319  2.627907  2.875000  3.031250  2.666667  2.916667  2.909091 
dram[2]:  1.961538  2.645161  2.000000  2.113636  2.275000  2.152174  2.386364  2.195122  2.476191  2.176471  2.511111  2.512820  2.800000  2.848485  2.758621  2.714286 
dram[3]:  2.060000  2.222222  2.078947  2.153846  2.020000  2.166667  2.447368  2.485714  2.700000  2.365385  2.682927  2.500000  2.500000  2.604651  2.571429  2.939394 
dram[4]:  2.285714  2.210526  2.000000  2.125000  2.194444  2.088889  2.136364  2.166667  2.309524  2.155555  2.586957  2.642857  3.384615  3.129032  2.641026  2.705882 
dram[5]:  2.190476  2.040000  2.041667  2.781250  2.081633  2.783784  2.311111  2.184211  2.468085  2.268293  2.681818  2.589744  2.794118  2.571429  2.681818  2.944444 
dram[6]:  2.358974  2.142857  2.463415  2.081081  2.162791  2.255319  2.190476  2.111111  2.346939  2.574468  2.500000  2.156863  2.825000  3.241379  2.950000  3.062500 
dram[7]:  2.200000  2.425000  2.314286  2.275000  1.951613  2.441176  2.324324  2.130435  2.342105  2.625000  2.738095  2.413043  2.888889  3.225806  2.815789  2.611111 
dram[8]:  2.042553  2.410256  2.170732  2.484848  1.891304  2.083333  2.125000  2.111111  2.702703  2.274510  2.634146  2.769231  3.000000  2.564103  2.833333  3.121212 
dram[9]:  2.315789  2.209302  2.136364  2.000000  2.060000  2.181818  2.428571  2.606061  2.142857  2.325581  2.589744  3.281250  2.875000  3.121212  3.028571  2.837838 
dram[10]:  2.666667  2.162791  1.975000  2.095238  2.062500  2.600000  2.176471  2.372093  2.208333  2.288461  2.575000  2.604651  3.200000  2.764706  3.033333  3.129032 
average row locality = 17374/7172 = 2.422476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        29        34        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        20        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        24        16        21        29        32        29        30        24        30        25        28        26        26        24        27 
total reads: 4463
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:      11632      5831      5298      5822      8933      4808      7191      4942      7417     12185      9310      8151     21774     17455     14300     17814
dram[1]:      12361     12796      6189      2165      9135      8179      9206     10856      8646     14277      8444     11741     16724     13093      7303     11367
dram[2]:      12281      5792     11462      7321      9460     16849      9018      9866      7044     11121     10089     12122     16918     19981     22099     20900
dram[3]:      12873      8546     16639     11112      8741      9446      6020      4163      6733     10553      8887     11968     14827     14546     12663     20467
dram[4]:       9785     12042     13679      5341      8289     10137      8362      3581      8229      8818     12008     15307     17714     10247     16421     16519
dram[5]:       9733     14382      6496      6868     11896       931      6521     10681      6188      8518      9042     15203     14894     19050     17370     11797
dram[6]:      13981     10175      6069     19226      5915     11707      4706      9304     12918      8647      9661     17262     14778     17910     16847     12184
dram[7]:       8031      4927      5564      8709     14399      9517      9617      4712     10263      8796     15485     16528     15105     17760     16391     20684
dram[8]:      10192     16135      9613      2087      6974     14842      7104      6205      8014      9798     12809      6860     12050     16010     17388     12180
dram[9]:      13289      9891      8563      7460      3995      3761      1517      4048      8362     11046      8743     10486     17933     10836     15722     14836
dram[10]:       4550      8505      9103     14039      5993      7762      7100      2595     10012     17085      9117     11128     14569     13280     16503     14456
maximum mf latency per bank:
dram[0]:     230680     39480    123684    266058    255448    123538    143726    143595    185170    256510    255102    185167    265958    272225    185090    254983
dram[1]:     265988    143493    193943     62641    133880    134020    266046    266052    255111    265880    248804    255107    185099    185266     18301    123696
dram[2]:     265982     18175    213550    193862    185222    266277    256191    185113    123580    265911    161120    256122    265781    265987    254946    254805
dram[3]:     257915    109186    266019    185185    193082    185161    132888    133446    185139    184567    123678    185104    157904    208804    185045    266321
dram[4]:     154024    265872    266075    134036    265948    255273    255328    184724    148712    185171    255082    185000    254975     70586    185303    185052
dram[5]:     143610    284595    266042    255346    255382       441    185233    266130    123591    184629    123625    266154    161019    272169    254972    185312
dram[6]:     266112    193958    185249    265869    265544    255276    123467    255352    265865    265913    123626    255126    158431    255041    254937    123513
dram[7]:     123619     18197    184891    134052    265963    185144    255307    143582    185160    255076    255115    248157    256256    185114    254950    257910
dram[8]:     143388    265954    134080     62723    133990    255431    185225    134002    185176    185228    255108    123523    123572    254958    254917    123720
dram[9]:     266002    184856    185154    193845    184814    184724     32618    123655    185229    230458    123549    266010    185257    161026    254968    265815
dram[10]:      18175    123623    265804    258751    255370    255370    184713    109112    266035    255360    123493    256444    161118    123678    123686    185066
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282997 n_nop=5276504 n_act=669 n_pre=653 n_req=1619 n_rd=4736 n_write=435 bw_util=0.001958
n_activity=36155 dram_eff=0.286
bk0: 296a 5280984i bk1: 252a 5281212i bk2: 288a 5281044i bk3: 244a 5281523i bk4: 280a 5281096i bk5: 288a 5281032i bk6: 288a 5280918i bk7: 268a 5280962i bk8: 320a 5281096i bk9: 332a 5280630i bk10: 360a 5280680i bk11: 352a 5280592i bk12: 292a 5281245i bk13: 312a 5281029i bk14: 276a 5281408i bk15: 288a 5281312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00273614
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282997 n_nop=5276815 n_act=624 n_pre=608 n_req=1539 n_rd=4548 n_write=402 bw_util=0.001874
n_activity=34783 dram_eff=0.2846
bk0: 256a 5281276i bk1: 272a 5281145i bk2: 256a 5281510i bk3: 256a 5281372i bk4: 272a 5281174i bk5: 260a 5281262i bk6: 288a 5281103i bk7: 280a 5280964i bk8: 324a 5280905i bk9: 324a 5280802i bk10: 340a 5280998i bk11: 288a 5281242i bk12: 280a 5281454i bk13: 288a 5281177i bk14: 292a 5281342i bk15: 272a 5281243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00260174
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282997 n_nop=5276652 n_act=651 n_pre=635 n_req=1543 n_rd=4688 n_write=371 bw_util=0.001915
n_activity=35041 dram_eff=0.2887
bk0: 304a 5280799i bk1: 248a 5281458i bk2: 268a 5281162i bk3: 292a 5281105i bk4: 268a 5281219i bk5: 300a 5280961i bk6: 300a 5280886i bk7: 272a 5281038i bk8: 324a 5281104i bk9: 336a 5280708i bk10: 344a 5280902i bk11: 308a 5281081i bk12: 292a 5281320i bk13: 284a 5281299i bk14: 256a 5281603i bk15: 292a 5281249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00252716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282997 n_nop=5276524 n_act=665 n_pre=649 n_req=1589 n_rd=4760 n_write=399 bw_util=0.001953
n_activity=36558 dram_eff=0.2822
bk0: 304a 5280909i bk1: 244a 5281394i bk2: 256a 5281388i bk3: 264a 5281252i bk4: 300a 5280916i bk5: 308a 5280920i bk6: 276a 5281202i bk7: 252a 5281212i bk8: 316a 5281150i bk9: 372a 5280528i bk10: 328a 5281126i bk11: 316a 5281037i bk12: 300a 5281165i bk13: 320a 5280837i bk14: 308a 5281060i bk15: 296a 5281290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00243025
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282997 n_nop=5276716 n_act=647 n_pre=631 n_req=1538 n_rd=4620 n_write=383 bw_util=0.001894
n_activity=34885 dram_eff=0.2868
bk0: 288a 5281183i bk1: 256a 5281313i bk2: 300a 5280961i bk3: 272a 5281231i bk4: 236a 5281439i bk5: 292a 5281061i bk6: 272a 5280970i bk7: 288a 5280704i bk8: 292a 5281129i bk9: 300a 5280860i bk10: 368a 5280856i bk11: 340a 5280705i bk12: 260a 5281672i bk13: 280a 5281352i bk14: 304a 5281166i bk15: 272a 5281279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00254344
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282997 n_nop=5276437 n_act=668 n_pre=652 n_req=1628 n_rd=4816 n_write=424 bw_util=0.001984
n_activity=36634 dram_eff=0.2861
bk0: 268a 5281149i bk1: 296a 5280907i bk2: 292a 5280991i bk3: 264a 5281398i bk4: 304a 5280943i bk5: 276a 5281191i bk6: 300a 5280832i bk7: 256a 5281127i bk8: 352a 5280915i bk9: 292a 5281065i bk10: 360a 5280967i bk11: 316a 5281047i bk12: 280a 5281415i bk13: 316a 5280940i bk14: 336a 5280917i bk15: 308a 5281143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0027138
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282997 n_nop=5276370 n_act=675 n_pre=659 n_req=1639 n_rd=4872 n_write=421 bw_util=0.002004
n_activity=36161 dram_eff=0.2927
bk0: 276a 5281254i bk1: 272a 5281146i bk2: 288a 5281084i bk3: 244a 5281337i bk4: 276a 5281216i bk5: 304a 5280811i bk6: 276a 5281038i bk7: 332a 5280483i bk8: 340a 5280724i bk9: 356a 5280616i bk10: 332a 5281020i bk11: 344a 5280628i bk12: 328a 5281090i bk13: 276a 5281227i bk14: 340a 5280988i bk15: 288a 5281149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00267386
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282997 n_nop=5276684 n_act=636 n_pre=620 n_req=1559 n_rd=4664 n_write=393 bw_util=0.001914
n_activity=35250 dram_eff=0.2869
bk0: 232a 5281436i bk1: 284a 5281161i bk2: 244a 5281429i bk3: 268a 5281261i bk4: 352a 5280511i bk5: 252a 5281300i bk6: 264a 5281192i bk7: 284a 5280983i bk8: 276a 5281336i bk9: 316a 5281032i bk10: 356a 5280820i bk11: 340a 5280772i bk12: 300a 5281298i bk13: 288a 5281156i bk14: 312a 5281110i bk15: 296a 5281172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00251732
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282997 n_nop=5276615 n_act=655 n_pre=639 n_req=1578 n_rd=4680 n_write=408 bw_util=0.001926
n_activity=35359 dram_eff=0.2878
bk0: 292a 5280960i bk1: 284a 5281182i bk2: 268a 5281212i bk3: 248a 5281440i bk4: 268a 5281019i bk5: 284a 5280811i bk6: 296a 5280863i bk7: 288a 5280804i bk8: 304a 5281288i bk9: 348a 5280559i bk10: 324a 5281061i bk11: 316a 5280983i bk12: 284a 5281452i bk13: 292a 5281106i bk14: 292a 5281271i bk15: 292a 5281220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00261367
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282997 n_nop=5276733 n_act=635 n_pre=619 n_req=1560 n_rd=4600 n_write=410 bw_util=0.001897
n_activity=34909 dram_eff=0.287
bk0: 264a 5281311i bk1: 284a 5281052i bk2: 280a 5281149i bk3: 288a 5281034i bk4: 292a 5280947i bk5: 276a 5280997i bk6: 244a 5281300i bk7: 252a 5281184i bk8: 328a 5280816i bk9: 304a 5280923i bk10: 312a 5281230i bk11: 312a 5281195i bk12: 272a 5281477i bk13: 296a 5281212i bk14: 300a 5281226i bk15: 296a 5281155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00237157
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282997 n_nop=5276640 n_act=648 n_pre=632 n_req=1582 n_rd=4660 n_write=417 bw_util=0.001922
n_activity=36073 dram_eff=0.2815
bk0: 248a 5281482i bk1: 276a 5281100i bk2: 252a 5281337i bk3: 268a 5281119i bk4: 280a 5281061i bk5: 288a 5281042i bk6: 328a 5280642i bk7: 288a 5280923i bk8: 328a 5280956i bk9: 356a 5280585i bk10: 312a 5281156i bk11: 336a 5280812i bk12: 280a 5281475i bk13: 272a 5281175i bk14: 268a 5281442i bk15: 280a 5281233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0025883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12304
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13749
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.92323
	minimum = 6
	maximum = 30
Network latency average = 6.92066
	minimum = 6
	maximum = 30
Slowest packet = 211557
Flit latency average = 6.41014
	minimum = 6
	maximum = 30
Slowest flit = 318291
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00104187
	minimum = 0.000708073 (at node 9)
	maximum = 0.00126697 (at node 40)
Accepted packet rate average = 0.00104187
	minimum = 0.000708073 (at node 9)
	maximum = 0.00126697 (at node 40)
Injected flit rate average = 0.00156995
	minimum = 0.000859918 (at node 9)
	maximum = 0.00228619 (at node 35)
Accepted flit rate average= 0.00156995
	minimum = 0.00126537 (at node 9)
	maximum = 0.0021418 (at node 15)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.445 (9 samples)
	minimum = 6 (9 samples)
	maximum = 79 (9 samples)
Network latency average = 9.24681 (9 samples)
	minimum = 6 (9 samples)
	maximum = 62.1111 (9 samples)
Flit latency average = 8.97825 (9 samples)
	minimum = 6 (9 samples)
	maximum = 61.3333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0224487 (9 samples)
	minimum = 0.01817 (9 samples)
	maximum = 0.0411386 (9 samples)
Accepted packet rate average = 0.0224487 (9 samples)
	minimum = 0.01817 (9 samples)
	maximum = 0.0411386 (9 samples)
Injected flit rate average = 0.0337203 (9 samples)
	minimum = 0.0200589 (9 samples)
	maximum = 0.065189 (9 samples)
Accepted flit rate average = 0.0337203 (9 samples)
	minimum = 0.0261227 (9 samples)
	maximum = 0.0657877 (9 samples)
Injected packet size average = 1.5021 (9 samples)
Accepted packet size average = 1.5021 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 11 sec (2351 sec)
gpgpu_simulation_rate = 18214 (inst/sec)
gpgpu_simulation_rate = 2070 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7791
gpu_sim_insn = 4498644
gpu_ipc =     577.4155
gpu_tot_sim_cycle = 5097256
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =       9.2835
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14483
partiton_reqs_in_parallel = 171402
partiton_reqs_in_parallel_total    = 62592903
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.3134
partiton_reqs_in_parallel_util = 171402
partiton_reqs_in_parallel_util_total    = 62592903
gpu_sim_cycle_parition_util = 7791
gpu_tot_sim_cycle_parition_util    = 2845141
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     288.3667 GB/Sec
L2_BW_total  =       2.8184 GB/Sec
gpu_total_sim_rate=19907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969711
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1422, 1136, 1150, 1166, 1321, 1254, 1559, 1337, 1296, 1359, 1400, 1348, 1136, 1151, 1623, 1166, 1109, 1481, 1094, 1139, 1228, 1368, 1109, 1094, 1554, 1451, 1124, 1280, 1109, 1254, 1154, 1109, 1067, 908, 893, 923, 893, 908, 1142, 1119, 938, 953, 1094, 893, 1090, 923, 1161, 1146, 1137, 895, 910, 925, 910, 1080, 925, 1110, 940, 880, 895, 1095, 910, 1163, 955, 1003, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 126453
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119849
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1718
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:386532	W0_Idle:99551300	W0_Scoreboard:54389852	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1287 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 5097255 
mrq_lat_table:11765 	291 	326 	3922 	550 	421 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128822 	16743 	115 	14 	902 	139 	2599 	1250 	126 	316 	337 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	91006 	2087 	1820 	5401 	43634 	1755 	92 	64 	3 	902 	139 	2599 	1250 	126 	316 	337 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102421 	10967 	3905 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	22878 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1060 	91 	4 	7 	12 	11 	24 	20 	17 	22 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    238593    478896    403510    242187    189264    468563    244427    278201    431495    332834    513748    325715    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    188622    209389    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    187617    266664    299147    212460    275627    201991    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    201092    567428    269719    321837    354392    238938    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    189160    306908    271712    417946    184663    313649    192401    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    189979    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    191902    251938    421221    370351    391962    289203 
dram[7]:    477618    185624    221458    256466    188581    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293337 
dram[8]:    388439    295466    247089    268854    357969    310341    186800    240983    198246    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    194139    210163    192153    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    189829    255962    222505    416755    285658    246211    289556    276797    290418    267779    281505    268757    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.104167  2.175000  1.980000  2.562500  2.414634  2.295455  2.325581  2.300000  2.585366  2.211539  2.431373  2.510638  2.675676  2.864865  2.628572  3.266667 
dram[1]:  2.225000  2.142857  2.588235  2.230769  2.142857  2.205128  2.538461  2.232558  2.319149  2.255319  2.627907  2.875000  3.031250  2.666667  2.916667  2.909091 
dram[2]:  1.961538  2.645161  2.000000  2.113636  2.275000  2.152174  2.386364  2.195122  2.476191  2.176471  2.511111  2.512820  2.800000  2.848485  2.758621  2.714286 
dram[3]:  2.060000  2.222222  2.078947  2.153846  2.020000  2.166667  2.447368  2.485714  2.700000  2.365385  2.682927  2.500000  2.500000  2.604651  2.571429  2.939394 
dram[4]:  2.285714  2.210526  2.000000  2.125000  2.194444  2.088889  2.136364  2.166667  2.309524  2.155555  2.586957  2.642857  3.384615  3.129032  2.641026  2.705882 
dram[5]:  2.190476  2.040000  2.041667  2.781250  2.081633  2.783784  2.311111  2.184211  2.468085  2.268293  2.681818  2.589744  2.794118  2.571429  2.681818  2.944444 
dram[6]:  2.358974  2.142857  2.463415  2.081081  2.162791  2.255319  2.190476  2.111111  2.346939  2.574468  2.500000  2.156863  2.825000  3.241379  2.950000  3.062500 
dram[7]:  2.200000  2.425000  2.314286  2.275000  1.951613  2.441176  2.324324  2.130435  2.342105  2.625000  2.738095  2.413043  2.888889  3.225806  2.815789  2.611111 
dram[8]:  2.042553  2.410256  2.170732  2.484848  1.891304  2.083333  2.125000  2.111111  2.702703  2.274510  2.634146  2.769231  3.000000  2.564103  2.833333  3.121212 
dram[9]:  2.315789  2.209302  2.136364  2.000000  2.060000  2.181818  2.428571  2.606061  2.142857  2.325581  2.589744  3.281250  2.875000  3.121212  3.028571  2.837838 
dram[10]:  2.666667  2.162791  1.975000  2.095238  2.062500  2.600000  2.176471  2.372093  2.208333  2.288461  2.575000  2.604651  3.200000  2.764706  3.033333  3.129032 
average row locality = 17374/7172 = 2.422476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        29        34        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        20        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        24        16        21        29        32        29        30        24        30        25        28        26        26        24        27 
total reads: 4463
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:      11743      5971      5403      5964      9135      5009      7410      5180      7649     12399      9550      8387     22007     17662     14545     18049
dram[1]:      12483     12938      6323      2304      9341      8371      9431     11080      8887     14547      8681     12054     16966     13326      7515     11592
dram[2]:      12394      5912     11579      7441      9669     17083      9227     10115      7289     11356     10336     12386     17136     20209     22366     21136
dram[3]:      12983      8692     16768     11266      8937      9636      6260      4395      6967     10767      9122     12261     15057     14756     12856     20702
dram[4]:       9919     12161     13788      5464      8522     10341      8575      3795      8505      9094     12243     15563     17975     10464     16631     16762
dram[5]:       9858     14509      6609      7019     12094      1109      6729     10939      6410      8790      9269     15485     15165     19255     17542     12015
dram[6]:      14124     10312      6192     19379      6112     11884      4946      9507     13150      8847      9918     17512     14997     18176     17033     12418
dram[7]:       8186      5054      5742      8834     14558      9735      9877      4942     10578      9046     15734     16817     15347     18011     16633     20939
dram[8]:      10361     16271      9772      2251      7190     15034      7350      6455      8329     10073     13139      7176     20921     16284     17664     12412
dram[9]:      13396     10030      8703      7590      4185      3975      1809      4324      8635     11332      9048     10750     18200     11077     15969     15074
dram[10]:       4706      8647      9266     14197      6225      7968      7291      2807     10269     17327      9410     11387     14786     13523     16778     14711
maximum mf latency per bank:
dram[0]:     230680     39480    123684    266058    255448    123538    143726    143595    185170    256510    255102    185167    265958    272225    185090    254983
dram[1]:     265988    143493    193943     62641    133880    134020    266046    266052    255111    265880    248804    255107    185099    185266     18301    123696
dram[2]:     265982     18175    213550    193862    185222    266277    256191    185113    123580    265911    161120    256122    265781    265987    254946    254805
dram[3]:     257915    109186    266019    185185    193082    185161    132888    133446    185139    184567    123678    185104    157904    208804    185045    266321
dram[4]:     154024    265872    266075    134036    265948    255273    255328    184724    148712    185171    255082    185000    254975     70586    185303    185052
dram[5]:     143610    284595    266042    255346    255382       441    185233    266130    123591    184629    123625    266154    161019    272169    254972    185312
dram[6]:     266112    193958    185249    265869    265544    255276    123467    255352    265865    265913    123626    255126    158431    255041    254937    123513
dram[7]:     123619     18197    184891    134052    265963    185144    255307    143582    185160    255076    255115    248157    256256    185114    254950    257910
dram[8]:     143388    265954    134080     62723    133990    255431    185225    134002    185176    185228    255108    123523    123572    254958    254917    123720
dram[9]:     266002    184856    185154    193845    184814    184724     32618    123655    185229    230458    123549    266010    185257    161026    254968    265815
dram[10]:      18175    123623    265804    258751    255370    255370    184713    109112    266035    255360    123493    256444    161118    123678    123686    185066
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297462 n_nop=5290969 n_act=669 n_pre=653 n_req=1619 n_rd=4736 n_write=435 bw_util=0.001952
n_activity=36155 dram_eff=0.286
bk0: 296a 5295449i bk1: 252a 5295677i bk2: 288a 5295509i bk3: 244a 5295988i bk4: 280a 5295561i bk5: 288a 5295497i bk6: 288a 5295383i bk7: 268a 5295427i bk8: 320a 5295561i bk9: 332a 5295095i bk10: 360a 5295145i bk11: 352a 5295057i bk12: 292a 5295710i bk13: 312a 5295494i bk14: 276a 5295873i bk15: 288a 5295777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00272867
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297462 n_nop=5291280 n_act=624 n_pre=608 n_req=1539 n_rd=4548 n_write=402 bw_util=0.001869
n_activity=34783 dram_eff=0.2846
bk0: 256a 5295741i bk1: 272a 5295610i bk2: 256a 5295975i bk3: 256a 5295837i bk4: 272a 5295639i bk5: 260a 5295727i bk6: 288a 5295568i bk7: 280a 5295429i bk8: 324a 5295370i bk9: 324a 5295267i bk10: 340a 5295463i bk11: 288a 5295707i bk12: 280a 5295919i bk13: 288a 5295642i bk14: 292a 5295807i bk15: 272a 5295708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00259464
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297462 n_nop=5291117 n_act=651 n_pre=635 n_req=1543 n_rd=4688 n_write=371 bw_util=0.00191
n_activity=35041 dram_eff=0.2887
bk0: 304a 5295264i bk1: 248a 5295923i bk2: 268a 5295627i bk3: 292a 5295570i bk4: 268a 5295684i bk5: 300a 5295426i bk6: 300a 5295351i bk7: 272a 5295503i bk8: 324a 5295569i bk9: 336a 5295173i bk10: 344a 5295367i bk11: 308a 5295546i bk12: 292a 5295785i bk13: 284a 5295764i bk14: 256a 5296068i bk15: 292a 5295714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00252026
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297462 n_nop=5290989 n_act=665 n_pre=649 n_req=1589 n_rd=4760 n_write=399 bw_util=0.001948
n_activity=36558 dram_eff=0.2822
bk0: 304a 5295374i bk1: 244a 5295859i bk2: 256a 5295853i bk3: 264a 5295717i bk4: 300a 5295381i bk5: 308a 5295385i bk6: 276a 5295667i bk7: 252a 5295677i bk8: 316a 5295615i bk9: 372a 5294993i bk10: 328a 5295591i bk11: 316a 5295502i bk12: 300a 5295630i bk13: 320a 5295302i bk14: 308a 5295525i bk15: 296a 5295755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00242361
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297462 n_nop=5291181 n_act=647 n_pre=631 n_req=1538 n_rd=4620 n_write=383 bw_util=0.001889
n_activity=34885 dram_eff=0.2868
bk0: 288a 5295648i bk1: 256a 5295778i bk2: 300a 5295426i bk3: 272a 5295696i bk4: 236a 5295904i bk5: 292a 5295526i bk6: 272a 5295435i bk7: 288a 5295169i bk8: 292a 5295594i bk9: 300a 5295325i bk10: 368a 5295321i bk11: 340a 5295170i bk12: 260a 5296137i bk13: 280a 5295817i bk14: 304a 5295631i bk15: 272a 5295744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0025365
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297462 n_nop=5290902 n_act=668 n_pre=652 n_req=1628 n_rd=4816 n_write=424 bw_util=0.001978
n_activity=36634 dram_eff=0.2861
bk0: 268a 5295614i bk1: 296a 5295372i bk2: 292a 5295456i bk3: 264a 5295863i bk4: 304a 5295408i bk5: 276a 5295656i bk6: 300a 5295297i bk7: 256a 5295592i bk8: 352a 5295380i bk9: 292a 5295530i bk10: 360a 5295432i bk11: 316a 5295512i bk12: 280a 5295880i bk13: 316a 5295405i bk14: 336a 5295382i bk15: 308a 5295608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00270639
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297462 n_nop=5290835 n_act=675 n_pre=659 n_req=1639 n_rd=4872 n_write=421 bw_util=0.001998
n_activity=36161 dram_eff=0.2927
bk0: 276a 5295719i bk1: 272a 5295611i bk2: 288a 5295549i bk3: 244a 5295802i bk4: 276a 5295681i bk5: 304a 5295276i bk6: 276a 5295503i bk7: 332a 5294948i bk8: 340a 5295189i bk9: 356a 5295081i bk10: 332a 5295485i bk11: 344a 5295093i bk12: 328a 5295555i bk13: 276a 5295692i bk14: 340a 5295453i bk15: 288a 5295614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00266656
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297462 n_nop=5291149 n_act=636 n_pre=620 n_req=1559 n_rd=4664 n_write=393 bw_util=0.001909
n_activity=35250 dram_eff=0.2869
bk0: 232a 5295901i bk1: 284a 5295626i bk2: 244a 5295894i bk3: 268a 5295726i bk4: 352a 5294976i bk5: 252a 5295765i bk6: 264a 5295657i bk7: 284a 5295448i bk8: 276a 5295801i bk9: 316a 5295497i bk10: 356a 5295285i bk11: 340a 5295237i bk12: 300a 5295763i bk13: 288a 5295621i bk14: 312a 5295575i bk15: 296a 5295637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00251045
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297462 n_nop=5291080 n_act=655 n_pre=639 n_req=1578 n_rd=4680 n_write=408 bw_util=0.001921
n_activity=35359 dram_eff=0.2878
bk0: 292a 5295425i bk1: 284a 5295647i bk2: 268a 5295677i bk3: 248a 5295905i bk4: 268a 5295484i bk5: 284a 5295276i bk6: 296a 5295328i bk7: 288a 5295269i bk8: 304a 5295753i bk9: 348a 5295024i bk10: 324a 5295526i bk11: 316a 5295448i bk12: 284a 5295917i bk13: 292a 5295571i bk14: 292a 5295736i bk15: 292a 5295685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00260653
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297462 n_nop=5291198 n_act=635 n_pre=619 n_req=1560 n_rd=4600 n_write=410 bw_util=0.001891
n_activity=34909 dram_eff=0.287
bk0: 264a 5295776i bk1: 284a 5295517i bk2: 280a 5295614i bk3: 288a 5295499i bk4: 292a 5295412i bk5: 276a 5295462i bk6: 244a 5295765i bk7: 252a 5295649i bk8: 328a 5295281i bk9: 304a 5295388i bk10: 312a 5295695i bk11: 312a 5295660i bk12: 272a 5295942i bk13: 296a 5295677i bk14: 300a 5295691i bk15: 296a 5295620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00236509
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297462 n_nop=5291105 n_act=648 n_pre=632 n_req=1582 n_rd=4660 n_write=417 bw_util=0.001917
n_activity=36073 dram_eff=0.2815
bk0: 248a 5295947i bk1: 276a 5295565i bk2: 252a 5295802i bk3: 268a 5295584i bk4: 280a 5295526i bk5: 288a 5295507i bk6: 328a 5295107i bk7: 288a 5295388i bk8: 328a 5295421i bk9: 356a 5295050i bk10: 312a 5295621i bk11: 336a 5295277i bk12: 280a 5295940i bk13: 272a 5295640i bk14: 268a 5295907i bk15: 280a 5295698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00258124

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12304
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.5252
	minimum = 6
	maximum = 585
Network latency average = 35.9949
	minimum = 6
	maximum = 338
Slowest packet = 258556
Flit latency average = 40.8532
	minimum = 6
	maximum = 337
Slowest flit = 392886
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.060851
	minimum = 0.0464669 (at node 21)
	maximum = 0.307362 (at node 44)
Accepted packet rate average = 0.060851
	minimum = 0.0464669 (at node 21)
	maximum = 0.307362 (at node 44)
Injected flit rate average = 0.0912766
	minimum = 0.0775303 (at node 21)
	maximum = 0.331173 (at node 44)
Accepted flit rate average= 0.0912766
	minimum = 0.0618702 (at node 21)
	maximum = 0.590912 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.853 (10 samples)
	minimum = 6 (10 samples)
	maximum = 129.6 (10 samples)
Network latency average = 11.9216 (10 samples)
	minimum = 6 (10 samples)
	maximum = 89.7 (10 samples)
Flit latency average = 12.1657 (10 samples)
	minimum = 6 (10 samples)
	maximum = 88.9 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0262889 (10 samples)
	minimum = 0.0209997 (10 samples)
	maximum = 0.0677609 (10 samples)
Accepted packet rate average = 0.0262889 (10 samples)
	minimum = 0.0209997 (10 samples)
	maximum = 0.0677609 (10 samples)
Injected flit rate average = 0.0394759 (10 samples)
	minimum = 0.025806 (10 samples)
	maximum = 0.0917874 (10 samples)
Accepted flit rate average = 0.0394759 (10 samples)
	minimum = 0.0296974 (10 samples)
	maximum = 0.1183 (10 samples)
Injected packet size average = 1.50162 (10 samples)
Accepted packet size average = 1.50162 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 37 sec (2377 sec)
gpgpu_simulation_rate = 19907 (inst/sec)
gpgpu_simulation_rate = 2144 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 1130923
gpu_sim_insn = 5750033
gpu_ipc =       5.0844
gpu_tot_sim_cycle = 6455401
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       8.2211
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 663
gpu_stall_icnt2sh    = 23653
partiton_reqs_in_parallel = 24879842
partiton_reqs_in_parallel_total    = 62764305
partiton_level_parallism =      21.9996
partiton_level_parallism_total  =      13.5769
partiton_reqs_in_parallel_util = 24879842
partiton_reqs_in_parallel_util_total    = 62764305
gpu_sim_cycle_parition_util = 1130923
gpu_tot_sim_cycle_parition_util    = 2852932
partiton_level_parallism_util =      21.9996
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      18.3298 GB/Sec
L2_BW_total  =       5.4367 GB/Sec
gpu_total_sim_rate=15285

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396376
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2543, 1459, 1996, 1845, 1856, 1856, 2279, 1452, 1581, 1934, 1991, 1633, 1957, 1881, 2117, 1870, 1617, 2353, 1967, 2040, 2048, 1925, 2220, 2115, 2141, 1726, 1699, 1695, 1711, 1607, 1637, 1762, 1501, 1877, 2185, 1420, 1093, 1431, 1234, 1823, 1643, 1467, 1606, 1548, 1587, 1692, 2066, 1928, 1883, 1364, 1723, 1199, 1433, 1513, 1318, 1373, 1255, 1389, 1473, 1730, 1318, 1544, 1047, 1264, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 157204
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 150568
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1750
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:418849	W0_Idle:123571853	W0_Scoreboard:92913562	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 326 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1731 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 6455363 
mrq_lat_table:23411 	489 	629 	7540 	1911 	1291 	932 	467 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	336787 	23671 	153 	14 	925 	198 	2717 	1646 	1162 	687 	1950 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	283650 	14357 	4242 	5434 	51156 	1794 	92 	64 	3 	927 	196 	2717 	1646 	1162 	687 	2073 	71 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	241105 	26861 	7471 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	83389 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1529 	93 	6 	12 	19 	15 	30 	29 	26 	25 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    238593    478896    403510    242187    218437    468563    244427    278201    431495    332834    513748    325715    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232613    221113    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    191689    266664    299147    212460    275627    222270    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    222690    567428    269719    321837    354392    238938    361436    268952    551436    584035    447535    499050    747525    241601 
dram[4]:    204618    306908    271712    417946    239776    313649    215663    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    225319    376647    458191    358050    336072    455136    387904    402845    267494    240427    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    221951    251938    421221    370351    391962    289203 
dram[7]:    477618    204273    221458    256466    231559    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293337 
dram[8]:    388439    295466    247089    268854    357969    310341    190407    240983    201523    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238893    210163    239096    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    239505 
dram[10]:    443420    202871    255962    222505    416755    285658    246211    289556    276797    290418    267779    281505    268757    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.261905  2.208791  2.131868  2.385542  2.318681  2.118812  2.147368  2.295455  2.406977  2.046296  2.216495  2.260000  2.452381  2.426966  2.329412  2.824324 
dram[1]:  2.148936  2.315217  2.280488  2.166667  2.250000  2.448276  2.292683  2.234043  2.065421  2.252525  2.454545  2.494253  2.480000  2.311111  2.887324  2.325843 
dram[2]:  2.100000  2.524390  2.080460  2.131313  2.356322  2.255102  2.386364  2.390805  2.287234  2.114035  2.293478  2.247525  2.373494  2.802632  2.524390  2.364706 
dram[3]:  2.192308  2.174419  2.210526  1.979592  2.210000  2.186813  2.375000  2.204545  2.357143  2.298969  2.381443  2.444444  2.348837  2.373494  2.407408  2.683544 
dram[4]:  2.282353  2.164557  2.134831  2.179775  2.349398  2.103093  2.252632  2.184783  2.188889  2.269663  2.191489  2.488095  2.740260  2.383721  2.488372  2.483146 
dram[5]:  2.200000  2.227273  2.250000  2.628205  2.270833  2.457831  2.218391  2.208791  2.357143  2.200000  2.477273  2.365591  2.393258  2.431579  2.481482  2.647059 
dram[6]:  2.230000  2.090909  2.423529  2.164948  2.041667  2.112360  2.350515  2.224490  2.254902  2.505495  2.333333  2.267327  2.416667  2.807692  2.500000  2.621951 
dram[7]:  2.174419  2.175824  2.223529  2.348837  2.037383  2.488372  2.292135  2.215054  2.180000  2.393617  2.436782  2.353535  2.428571  2.639535  2.554217  2.390244 
dram[8]:  2.139785  2.423529  2.216495  2.341463  2.165049  2.079208  2.234043  2.173469  2.528090  2.257426  2.406250  2.500000  2.406593  2.386364  2.458823  2.533333 
dram[9]:  2.313253  2.175824  2.076087  2.104651  2.191919  2.028302  2.756410  2.325843  2.091837  2.204082  2.326316  2.548780  2.414894  2.413043  2.566265  2.569767 
dram[10]:  2.390244  2.076087  2.256098  2.104167  2.186813  2.250000  2.210526  2.420455  2.105769  2.252632  2.447059  2.301075  2.771429  2.529412  2.547619  2.753425 
average row locality = 36722/15852 = 2.316553
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       150       143       147       153       156       149       152       153       157       157       165       155       158       146       155 
dram[1]:       152       164       141       147       149       161       138       155       159       163       158       159       137       153       155       149 
dram[2]:       161       158       138       157       153       166       157       158       152       173       157       167       144       159       156       153 
dram[3]:       173       140       163       147       168       145       160       141       166       165       170       160       149       145       142       158 
dram[4]:       148       129       146       150       142       157       158       147       142       148       152       153       159       150       159       166 
dram[5]:       150       151       148       157       163       151       143       153       169       160       161       155       156       169       151       169 
dram[6]:       171       171       157       158       142       138       171       164       166       166       170       166       152       161       149       159 
dram[7]:       141       148       140       154       163       158       153       156       162       166       158       169       152       168       157       147 
dram[8]:       151       158       164       145       168       156       156       159       169       165       164       150       159       155       155       141 
dram[9]:       148       149       146       134       163       163       160       153       146       156       162       154       165       164       160       160 
dram[10]:       148       144       140       152       147       139       159       161       162       159       152       157       145       156       157       148 
total reads: 27268
bank skew: 173/129 = 1.34
chip skew: 2561/2406 = 1.06
number of total write accesses:
dram[0]:        48        51        51        51        58        58        55        50        54        64        58        61        51        58        52        54 
dram[1]:        50        49        46        48        49        52        50        55        62        60        58        58        49        55        50        58 
dram[2]:        49        49        43        54        52        55        53        50        63        68        54        60        53        54        51        48 
dram[3]:        55        47        47        47        53        54        49        53        65        58        61        60        53        52        53        54 
dram[4]:        46        42        44        44        53        47        56        54        55        54        54        56        52        55        55        55 
dram[5]:        48        45        50        48        55        53        50        48        62        60        57        65        57        62        50        56 
dram[6]:        52        59        49        52        54        50        57        54        64        62        61        63        51        58        56        56 
dram[7]:        46        50        49        48        55        56        51        50        56        59        54        64        52        59        55        49 
dram[8]:        48        48        51        47        55        54        54        54        56        63        67        55        60        55        54        49 
dram[9]:        44        49        45        47        54        52        55        54        59        60        59        55        62        58        53        61 
dram[10]:        48        47        45        50        52        50        51        52        57        55        56        57        49        59        57        53 
total reads: 9454
bank skew: 68/42 = 1.62
chip skew: 898/822 = 1.09
average mf latency per bank:
dram[0]:      20965     19653     11980     14683     13936     15890     17545     15867     18042     12081     17363     17930     20991     20436     18823     16803
dram[1]:      15792     19991     17528     17305     14896     16573     10798     17463     17784     18164     13573     16330     16575     15514     13719     16331
dram[2]:      17779     17973     17234     19930     19837     26636     16361     19835     17086     16795     14582     17470     16600     18179     18060     21106
dram[3]:      21391     16826     23196     18232     20706     18701     15587     15183     12925     14637     12334     14039     14322     17253     17247     19451
dram[4]:      16924     18383     18673     19369     15861     19093     17587     15602     13754     12603     16720     18523     23745     13520     21205     23087
dram[5]:      19106     20306     20340     13898     17662     16384     16751     17236     15976     13199     12578     17936     14578     18062     18734     16491
dram[6]:      20914     14865     16975     20708     12488     18628     15679     16550     20456     19710     12825     18308     20236     20149     22535     18742
dram[7]:      14821     13231     11024     16718     17077     14871     15917     17704     14904     15155     18719     17945     18785     20726     18237     19034
dram[8]:      15004     19836     20854     14322     21296     19677     18964     17580     18526     11887     15649     12350     21809     19980     21644     16369
dram[9]:      27045     17322     15913     22210     15349     18382     15324     21834     15294     21185     17203     15261     18434     17880     20492     16869
dram[10]:      17393     13159     16543     18128     13621     20456     19290     16159     15555     22777     15716     15902     16472     17033     21788     20347
maximum mf latency per bank:
dram[0]:     262386    262448    185504    266058    262504    262412    262345    262408    262383    256510    255102    185300    265958    272225    185397    254983
dram[1]:     265988    262413    262223    262368    262389    185355    266046    266052    262369    265880    248804    255107    185297    185336    185318    185501
dram[2]:     265982    262376    262351    262393    262377    266277    256191    262347    185490    265911    185392    256122    265781    265987    254946    254805
dram[3]:     262395    262439    266019    262468    262534    262350    262413    262334    185500    185435    185281    185242    185334    208804    185310    266321
dram[4]:     262420    265872    266075    262320    265948    262465    262384    185422    185266    185514    255082    185354    254975    185366    185347    185348
dram[5]:     262420    284595    266042    262315    262387    262489    262429    266130    185529    185425    185196    266154    185379    272169    254972    185440
dram[6]:     266112    193958    262391    265869    265544    262464    262351    262454    265865    265913    185314    255126    185418    255041    254937    185380
dram[7]:     262367    262425    185327    262373    265963    262332    262376    185417    262349    262337    255115    248157    256256    185385    254950    257910
dram[8]:     262404    265954    262408    185389    262490    262443    262427    262396    262331    185236    255108    185345    185479    254958    254917    185365
dram[9]:     266002    262398    262331    262361    262445    262473    262427    262441    185506    262345    185409    266010    185479    185469    254968    265815
dram[10]:     262399    262450    265804    262389    262371    262415    262359    262366    266035    262359    185381    256444    185341    185277    185446    185239
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7397419 n_nop=7383625 n_act=1448 n_pre=1432 n_req=3312 n_rd=9752 n_write=1162 bw_util=0.002951
n_activity=65181 dram_eff=0.3349
bk0: 568a 7392562i bk1: 600a 7392179i bk2: 572a 7392004i bk3: 588a 7392084i bk4: 612a 7391847i bk5: 624a 7391290i bk6: 596a 7392108i bk7: 608a 7391857i bk8: 612a 7392185i bk9: 628a 7391478i bk10: 628a 7391730i bk11: 660a 7391308i bk12: 620a 7392093i bk13: 632a 7391815i bk14: 584a 7392611i bk15: 620a 7392631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00734053
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7397419 n_nop=7383711 n_act=1415 n_pre=1399 n_req=3289 n_rd=9760 n_write=1134 bw_util=0.002945
n_activity=64149 dram_eff=0.3396
bk0: 608a 7392194i bk1: 656a 7391926i bk2: 564a 7392189i bk3: 588a 7391734i bk4: 596a 7392301i bk5: 644a 7391557i bk6: 552a 7392853i bk7: 620a 7391424i bk8: 636a 7390354i bk9: 652a 7391339i bk10: 632a 7392090i bk11: 636a 7391709i bk12: 548a 7392727i bk13: 612a 7391801i bk14: 620a 7392701i bk15: 596a 7391580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00808417
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7397419 n_nop=7383360 n_act=1455 n_pre=1439 n_req=3365 n_rd=10036 n_write=1129 bw_util=0.003019
n_activity=66293 dram_eff=0.3368
bk0: 644a 7391949i bk1: 632a 7391940i bk2: 552a 7392608i bk3: 628a 7391442i bk4: 612a 7391919i bk5: 664a 7391484i bk6: 628a 7391952i bk7: 632a 7391883i bk8: 608a 7391415i bk9: 692a 7390526i bk10: 628a 7391918i bk11: 668a 7391276i bk12: 576a 7392453i bk13: 636a 7392121i bk14: 624a 7392664i bk15: 612a 7392630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00860381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7397419 n_nop=7383405 n_act=1461 n_pre=1445 n_req=3353 n_rd=9968 n_write=1140 bw_util=0.003003
n_activity=66992 dram_eff=0.3316
bk0: 692a 7390967i bk1: 560a 7392328i bk2: 652a 7391642i bk3: 588a 7391459i bk4: 672a 7391686i bk5: 580a 7392008i bk6: 640a 7391845i bk7: 564a 7391918i bk8: 664a 7390924i bk9: 660a 7391159i bk10: 680a 7391061i bk11: 640a 7391728i bk12: 596a 7392247i bk13: 580a 7392291i bk14: 568a 7392600i bk15: 632a 7392366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0079229
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7397419 n_nop=7383962 n_act=1404 n_pre=1388 n_req=3228 n_rd=9624 n_write=1041 bw_util=0.002883
n_activity=64339 dram_eff=0.3315
bk0: 592a 7392355i bk1: 516a 7392820i bk2: 584a 7392553i bk3: 600a 7392378i bk4: 568a 7392149i bk5: 628a 7392201i bk6: 632a 7391499i bk7: 588a 7391550i bk8: 568a 7391987i bk9: 592a 7391858i bk10: 608a 7392297i bk11: 612a 7392050i bk12: 636a 7392679i bk13: 600a 7392435i bk14: 636a 7392049i bk15: 664a 7391697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.00717493
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7397419 n_nop=7383409 n_act=1430 n_pre=1414 n_req=3372 n_rd=10024 n_write=1142 bw_util=0.003019
n_activity=65352 dram_eff=0.3417
bk0: 600a 7391902i bk1: 604a 7391916i bk2: 592a 7391817i bk3: 628a 7391530i bk4: 652a 7391176i bk5: 604a 7391746i bk6: 572a 7392087i bk7: 612a 7391796i bk8: 676a 7390887i bk9: 640a 7391606i bk10: 644a 7392329i bk11: 620a 7390503i bk12: 624a 7391106i bk13: 676a 7391460i bk14: 604a 7392144i bk15: 676a 7391476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00956658
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7397419 n_nop=7382978 n_act=1491 n_pre=1475 n_req=3459 n_rd=10244 n_write=1231 bw_util=0.003102
n_activity=67644 dram_eff=0.3393
bk0: 684a 7391326i bk1: 684a 7390408i bk2: 628a 7391118i bk3: 632a 7390441i bk4: 568a 7391894i bk5: 552a 7392020i bk6: 684a 7391027i bk7: 656a 7390845i bk8: 664a 7390583i bk9: 664a 7390644i bk10: 680a 7391122i bk11: 664a 7391067i bk12: 608a 7392779i bk13: 644a 7392023i bk14: 596a 7392065i bk15: 636a 7391646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.00932312
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7397419 n_nop=7383471 n_act=1438 n_pre=1422 n_req=3345 n_rd=9968 n_write=1120 bw_util=0.002998
n_activity=65141 dram_eff=0.3404
bk0: 564a 7392217i bk1: 592a 7391795i bk2: 560a 7392361i bk3: 616a 7392106i bk4: 652a 7391719i bk5: 632a 7391538i bk6: 612a 7392257i bk7: 624a 7391901i bk8: 648a 7391660i bk9: 664a 7391148i bk10: 632a 7391686i bk11: 676a 7390886i bk12: 608a 7392257i bk13: 672a 7390470i bk14: 628a 7391465i bk15: 588a 7391945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00801955
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7397419 n_nop=7383294 n_act=1460 n_pre=1444 n_req=3385 n_rd=10060 n_write=1161 bw_util=0.003034
n_activity=66291 dram_eff=0.3385
bk0: 604a 7391822i bk1: 632a 7392013i bk2: 656a 7391351i bk3: 580a 7391433i bk4: 672a 7391249i bk5: 624a 7391216i bk6: 624a 7391906i bk7: 636a 7391207i bk8: 676a 7391511i bk9: 660a 7390810i bk10: 656a 7391247i bk11: 600a 7391897i bk12: 636a 7391805i bk13: 620a 7391368i bk14: 620a 7391840i bk15: 564a 7391792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00862422
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7397419 n_nop=7383462 n_act=1452 n_pre=1436 n_req=3350 n_rd=9932 n_write=1137 bw_util=0.002993
n_activity=64888 dram_eff=0.3412
bk0: 592a 7392049i bk1: 596a 7391860i bk2: 584a 7392323i bk3: 536a 7392171i bk4: 652a 7391856i bk5: 652a 7391428i bk6: 640a 7391984i bk7: 612a 7391624i bk8: 584a 7391732i bk9: 624a 7391105i bk10: 648a 7391226i bk11: 616a 7391954i bk12: 660a 7391388i bk13: 656a 7391623i bk14: 640a 7392010i bk15: 640a 7391602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.008286
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7397419 n_nop=7383864 n_act=1399 n_pre=1383 n_req=3264 n_rd=9704 n_write=1069 bw_util=0.002913
n_activity=64290 dram_eff=0.3351
bk0: 592a 7392054i bk1: 576a 7392100i bk2: 560a 7392484i bk3: 608a 7391625i bk4: 588a 7391960i bk5: 556a 7392018i bk6: 636a 7391968i bk7: 644a 7391951i bk8: 648a 7391236i bk9: 636a 7391155i bk10: 608a 7391967i bk11: 628a 7391251i bk12: 580a 7392521i bk13: 624a 7391556i bk14: 628a 7392188i bk15: 592a 7392546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00730363

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1198, Miss_rate = 0.073, Pending_hits = 614, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1240, Miss_rate = 0.075, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1189, Miss_rate = 0.073, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1251, Miss_rate = 0.076, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1218, Miss_rate = 0.074, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1291, Miss_rate = 0.077, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1291, Miss_rate = 0.076, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1201, Miss_rate = 0.073, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1206, Miss_rate = 0.074, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1200, Miss_rate = 0.073, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1241, Miss_rate = 0.074, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1265, Miss_rate = 0.075, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1278, Miss_rate = 0.076, Pending_hits = 605, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1283, Miss_rate = 0.076, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1226, Miss_rate = 0.074, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1266, Miss_rate = 0.076, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1286, Miss_rate = 0.058, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1229, Miss_rate = 0.075, Pending_hits = 573, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1250, Miss_rate = 0.075, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1233, Miss_rate = 0.076, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1210, Miss_rate = 0.074, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1216, Miss_rate = 0.073, Pending_hits = 580, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27268
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 12817
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85805
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.94824
	minimum = 6
	maximum = 105
Network latency average = 8.59523
	minimum = 6
	maximum = 98
Slowest packet = 346086
Flit latency average = 8.06533
	minimum = 6
	maximum = 98
Slowest flit = 840207
Fragmentation average = 2.2862e-06
	minimum = 0
	maximum = 1
Injected packet rate average = 0.00386771
	minimum = 0.00301435 (at node 2)
	maximum = 0.00461393 (at node 34)
Accepted packet rate average = 0.00386771
	minimum = 0.00301435 (at node 2)
	maximum = 0.00461393 (at node 34)
Injected flit rate average = 0.00600706
	minimum = 0.00384553 (at node 2)
	maximum = 0.0085868 (at node 34)
Accepted flit rate average= 0.00600706
	minimum = 0.00544511 (at node 28)
	maximum = 0.00736788 (at node 0)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2253 (11 samples)
	minimum = 6 (11 samples)
	maximum = 127.364 (11 samples)
Network latency average = 11.6192 (11 samples)
	minimum = 6 (11 samples)
	maximum = 90.4545 (11 samples)
Flit latency average = 11.793 (11 samples)
	minimum = 6 (11 samples)
	maximum = 89.7273 (11 samples)
Fragmentation average = 2.07836e-07 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0909091 (11 samples)
Injected packet rate average = 0.0242506 (11 samples)
	minimum = 0.0193647 (11 samples)
	maximum = 0.0620203 (11 samples)
Accepted packet rate average = 0.0242506 (11 samples)
	minimum = 0.0193647 (11 samples)
	maximum = 0.0620203 (11 samples)
Injected flit rate average = 0.0364333 (11 samples)
	minimum = 0.0238096 (11 samples)
	maximum = 0.0842237 (11 samples)
Accepted flit rate average = 0.0364333 (11 samples)
	minimum = 0.0274927 (11 samples)
	maximum = 0.108215 (11 samples)
Injected packet size average = 1.50236 (11 samples)
Accepted packet size average = 1.50236 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 52 sec (3472 sec)
gpgpu_simulation_rate = 15285 (inst/sec)
gpgpu_simulation_rate = 1859 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14730
gpu_sim_insn = 4715414
gpu_ipc =     320.1231
gpu_tot_sim_cycle = 6692281
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       8.6347
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 802
gpu_stall_icnt2sh    = 23844
partiton_reqs_in_parallel = 323921
partiton_reqs_in_parallel_total    = 87644147
partiton_level_parallism =      21.9906
partiton_level_parallism_total  =      13.1447
partiton_reqs_in_parallel_util = 323921
partiton_reqs_in_parallel_util_total    = 87644147
gpu_sim_cycle_parition_util = 14730
gpu_tot_sim_cycle_parition_util    = 3983855
partiton_level_parallism_util =      21.9906
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     255.7109 GB/Sec
L2_BW_total  =       5.8071 GB/Sec
gpu_total_sim_rate=16402

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517581
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2723, 1639, 2176, 2025, 2036, 2021, 2459, 1632, 1761, 2099, 2171, 1813, 2137, 2061, 2297, 2050, 1797, 2533, 2147, 2220, 2228, 2090, 2400, 2295, 2321, 1906, 1879, 1860, 1876, 1787, 1817, 1942, 1681, 2057, 2335, 1600, 1258, 1611, 1414, 2003, 1823, 1647, 1786, 1728, 1767, 1872, 2246, 2108, 2027, 1508, 1852, 1343, 1577, 1657, 1462, 1517, 1399, 1533, 1602, 1859, 1462, 1688, 1191, 1408, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 452019
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 444016
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3117
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:911392	W0_Idle:123645303	W0_Scoreboard:92973976	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 326 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1585 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 6692280 
mrq_lat_table:24196 	502 	692 	7770 	2035 	1416 	989 	467 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371694 	28135 	276 	167 	1017 	198 	2717 	1646 	1162 	687 	1950 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	287490 	15710 	5735 	12853 	72282 	5724 	348 	167 	140 	1008 	196 	2717 	1646 	1162 	687 	2073 	71 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	248551 	27569 	7488 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	114957 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1555 	97 	6 	12 	19 	15 	30 	29 	26 	25 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        22        16        27        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        19        16        26        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        23        16        69        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    238593    478896    403510    242187    218437    468563    244427    278201    431495    332834    513748    325715    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232613    221113    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    191689    266664    299147    212460    275627    222270    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    222690    567428    269719    321837    354392    238938    361436    268952    551436    584035    447535    499050    747525    241601 
dram[4]:    204618    306908    271712    417946    239776    313649    215663    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    225319    376647    458191    358050    336072    455136    387904    402845    267494    240427    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    221951    251938    421221    370351    391962    289203 
dram[7]:    477618    204273    221458    256466    231559    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293337 
dram[8]:    388439    295466    247089    268854    357969    310341    190407    240983    201523    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238893    210163    239096    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    239505 
dram[10]:    443420    202871    255962    222505    416755    285658    246211    289556    276797    290418    267779    281505    268757    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.261905  2.241758  2.107527  2.369048  2.318681  2.118812  2.147368  2.295455  2.558140  2.136364  2.326531  2.485148  2.447059  2.566667  2.337209  2.866667 
dram[1]:  2.157895  2.301075  2.280488  2.166667  2.250000  2.448276  2.277108  2.234043  2.218182  2.484848  2.604396  2.738636  2.461539  2.444444  2.888889  2.355556 
dram[2]:  2.100000  2.518072  2.080460  2.120000  2.356322  2.242424  2.370786  2.390805  2.473684  2.339130  2.442105  2.500000  2.518072  2.986842  2.530120  2.364706 
dram[3]:  2.192308  2.174419  2.210526  1.979592  2.210000  2.186813  2.375000  2.191011  2.600000  2.387755  2.578431  2.703297  2.476744  2.476191  2.414634  2.721519 
dram[4]:  2.287356  2.164557  2.134831  2.179775  2.349398  2.103093  2.252632  2.172043  2.301075  2.400000  2.288660  2.717647  2.820513  2.494253  2.546512  2.522222 
dram[5]:  2.200000  2.224719  2.250000  2.587500  2.270833  2.440476  2.204545  2.195652  2.575758  2.297030  2.670455  2.691489  2.522222  2.552083  2.487805  2.651163 
dram[6]:  2.277228  2.145455  2.423529  2.164948  2.041667  2.100000  2.350515  2.224490  2.400000  2.648936  2.578431  2.471154  2.458823  2.937500  2.560976  2.662651 
dram[7]:  2.197675  2.163043  2.223529  2.348837  2.037383  2.488372  2.292135  2.215054  2.287129  2.547369  2.574713  2.610000  2.494118  2.779070  2.571429  2.385542 
dram[8]:  2.139785  2.441860  2.216495  2.325301  2.153846  2.079208  2.244681  2.173469  2.677778  2.411765  2.653061  2.686747  3.400000  2.450549  2.500000  2.533333 
dram[9]:  2.313253  2.217391  2.076087  2.104651  2.180000  2.018692  2.769231  2.311111  2.252525  2.343434  2.428571  2.686747  2.510204  2.484210  2.595238  2.574713 
dram[10]:  2.414634  2.076087  2.256098  2.104167  2.173913  2.250000  2.210526  2.420455  2.266667  2.416667  2.625000  2.500000  2.845070  2.647059  2.552941  2.821918 
average row locality = 38119/15997 = 2.382884
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       151       143       147       153       156       149       152       157       162       162       174       156       163       147       157 
dram[1]:       153       164       141       147       149       161       138       155       168       171       165       167       139       157       156       151 
dram[2]:       161       158       138       157       153       166       157       158       159       182       164       176       148       164       157       153 
dram[3]:       173       140       163       147       168       145       160       141       176       169       181       169       153       149       143       159 
dram[4]:       149       129       146       150       142       157       158       147       148       153       157       161       162       154       161       168 
dram[5]:       150       152       148       157       163       151       143       153       177       165       168       166       161       174       152       170 
dram[6]:       174       173       157       158       142       138       171       164       173       173       180       176       154       167       151       161 
dram[7]:       142       148       140       154       163       158       153       156       167       172       163       179       155       173       159       148 
dram[8]:       151       159       164       145       168       156       156       159       175       171       175       156       166       160       157       141 
dram[9]:       148       151       146       134       163       163       160       153       153       162       168       159       171       169       162       161 
dram[10]:       148       144       140       152       147       139       159       161       169       165       159       164       148       160       158       150 
total reads: 27719
bank skew: 182/129 = 1.41
chip skew: 2612/2442 = 1.07
number of total write accesses:
dram[0]:        48        53        53        52        58        58        55        50        63        73        66        77        52        68        54        58 
dram[1]:        52        50        46        48        49        52        51        55        76        75        72        74        53        63        52        61 
dram[2]:        49        51        43        55        52        56        54        50        76        87        68        79        61        63        53        48 
dram[3]:        55        47        47        47        53        54        49        54        84        65        82        77        60        59        55        56 
dram[4]:        50        42        44        44        53        47        56        55        66        63        65        70        58        63        58        59 
dram[5]:        48        46        50        50        55        54        51        49        78        67        67        87        66        71        52        58 
dram[6]:        56        63        49        52        54        51        57        54        79        76        83        81        55        68        59        60 
dram[7]:        47        51        49        48        55        56        51        50        64        70        61        82        57        66        57        50 
dram[8]:        48        51        51        48        56        54        55        54        66        75        85        67       157        63        58        49 
dram[9]:        44        53        45        47        55        53        56        55        70        70        70        64        75        67        56        63 
dram[10]:        50        47        45        50        53        50        51        52        69        67        72        71        54        65        59        56 
total reads: 10400
bank skew: 157/42 = 3.74
chip skew: 1037/893 = 1.16
average mf latency per bank:
dram[0]:      21094     19489     11985     14735     14085     16039     17717     16046     17217     11584     16630     16366     20965     19282     18727     16503
dram[1]:      15685     20016     17662     17434     15063     16722     10924     17633     16348     16718     12598     14924     16251     14840     13696     16119
dram[2]:      17894     17915     17361     19950     19991     26659     16453     20009     15902     15276     13489     15769     15831     17228     17986     21288
dram[3]:      21491     16962     23308     18354     20854     18857     15754     15293     11724     14181     11037     12771     13759     16520     17176     19352
dram[4]:      16629     18530     18793     19494     16036     19257     17755     15700     12895     12033     15742     16980     22947     12950     20888     22637
dram[5]:      19236     20231     20459     13879     17808     16456     16850     17331     14697     12756     11892     15810     13842     17181     18640     16436
dram[6]:      20387     14602     17091     20832     12645     18700     15838     16713     18895     18266     11493     16541     19838     18943     22172     18407
dram[7]:      14810     13304     11155     16837     17231     15020     16104     17882     14323     14320     17983     16243     18272     19860     18082     19034
dram[8]:      15171     19602     20998     14392     21373     19842     19079     17781     17568     11282     14157     11622     20569     19012     21246     16588
dram[9]:      27192     16945     16047     22362     15437     18461     15438     21920     14354     20002     16236     14555     17177     16991     20192     16802
dram[10]:      17350     13291     16695     18262     13730     20640     19472     16327     14567     21270     14414     14731     16002     16437     21648     20026
maximum mf latency per bank:
dram[0]:     262386    262448    185504    266058    262504    262412    262345    262408    262383    256510    255102    185300    265958    272225    185397    254983
dram[1]:     265988    262413    262223    262368    262389    185355    266046    266052    262369    265880    248804    255107    185297    185336    185318    185501
dram[2]:     265982    262376    262351    262393    262377    266277    256191    262347    185490    265911    185392    256122    265781    265987    254946    254805
dram[3]:     262395    262439    266019    262468    262534    262350    262413    262334    185500    185435    185281    185242    185334    208804    185310    266321
dram[4]:     262420    265872    266075    262320    265948    262465    262384    185422    185266    185514    255082    185354    254975    185366    185347    185348
dram[5]:     262420    284595    266042    262315    262387    262489    262429    266130    185529    185425    185196    266154    185379    272169    254972    185440
dram[6]:     266112    193958    262391    265869    265544    262464    262351    262454    265865    265913    185314    255126    185418    255041    254937    185380
dram[7]:     262367    262425    185327    262373    265963    262332    262376    185417    262349    262337    255115    248157    256256    185385    254950    257910
dram[8]:     262404    265954    262408    185389    262490    262443    262427    262396    262331    185236    255108    185345    185479    254958    254917    185365
dram[9]:     266002    262398    262331    262361    262445    262473    262427    262441    185506    262345    185409    266010    185479    185469    254968    265815
dram[10]:     262399    262450    265804    262389    262371    262415    262359    262366    266035    262359    185381    256444    185341    185277    185446    185239
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7424769 n_nop=7410745 n_act=1459 n_pre=1443 n_req=3409 n_rd=9884 n_write=1238 bw_util=0.002996
n_activity=66510 dram_eff=0.3344
bk0: 568a 7419910i bk1: 604a 7419501i bk2: 572a 7419288i bk3: 588a 7419397i bk4: 612a 7419194i bk5: 624a 7418639i bk6: 596a 7419459i bk7: 608a 7419209i bk8: 628a 7419406i bk9: 648a 7418623i bk10: 648a 7418948i bk11: 696a 7418398i bk12: 624a 7419402i bk13: 652a 7419030i bk14: 588a 7419910i bk15: 628a 7419912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.00739363
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7424769 n_nop=7410768 n_act=1430 n_pre=1414 n_req=3411 n_rd=9928 n_write=1229 bw_util=0.003005
n_activity=65855 dram_eff=0.3388
bk0: 612a 7419503i bk1: 656a 7419225i bk2: 564a 7419536i bk3: 588a 7419083i bk4: 596a 7419653i bk5: 644a 7418911i bk6: 552a 7420178i bk7: 620a 7418778i bk8: 672a 7417386i bk9: 684a 7418434i bk10: 660a 7419190i bk11: 668a 7418799i bk12: 556a 7419942i bk13: 628a 7419027i bk14: 624a 7419985i bk15: 604a 7418859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00826127
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7424769 n_nop=7410413 n_act=1466 n_pre=1450 n_req=3496 n_rd=10204 n_write=1236 bw_util=0.003082
n_activity=67837 dram_eff=0.3373
bk0: 644a 7419301i bk1: 632a 7419257i bk2: 552a 7419961i bk3: 628a 7418766i bk4: 612a 7419270i bk5: 664a 7418799i bk6: 628a 7419272i bk7: 632a 7419232i bk8: 636a 7418491i bk9: 728a 7417507i bk10: 656a 7418948i bk11: 704a 7418299i bk12: 592a 7419667i bk13: 656a 7419330i bk14: 628a 7419964i bk15: 612a 7419980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00886182
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7424769 n_nop=7410460 n_act=1473 n_pre=1457 n_req=3480 n_rd=10144 n_write=1235 bw_util=0.003065
n_activity=68728 dram_eff=0.3311
bk0: 692a 7418313i bk1: 560a 7419677i bk2: 652a 7418992i bk3: 588a 7418809i bk4: 672a 7419039i bk5: 580a 7419364i bk6: 640a 7419201i bk7: 564a 7419238i bk8: 704a 7417913i bk9: 676a 7418344i bk10: 724a 7418000i bk11: 676a 7418750i bk12: 612a 7419485i bk13: 596a 7419533i bk14: 572a 7419895i bk15: 636a 7419682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00831056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7424769 n_nop=7411054 n_act=1418 n_pre=1402 n_req=3335 n_rd=9768 n_write=1127 bw_util=0.002935
n_activity=65832 dram_eff=0.331
bk0: 596a 7419609i bk1: 516a 7420164i bk2: 584a 7419902i bk3: 600a 7419727i bk4: 568a 7419500i bk5: 628a 7419552i bk6: 632a 7418851i bk7: 588a 7418875i bk8: 592a 7419067i bk9: 612a 7418994i bk10: 628a 7419413i bk11: 644a 7419171i bk12: 648a 7419919i bk13: 616a 7419656i bk14: 644a 7419361i bk15: 672a 7418966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.00736831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7424769 n_nop=7410459 n_act=1443 n_pre=1427 n_req=3499 n_rd=10200 n_write=1240 bw_util=0.003082
n_activity=66989 dram_eff=0.3415
bk0: 600a 7419252i bk1: 608a 7419229i bk2: 592a 7419167i bk3: 628a 7418802i bk4: 652a 7418527i bk5: 604a 7419069i bk6: 572a 7419408i bk7: 612a 7419115i bk8: 708a 7417933i bk9: 660a 7418750i bk10: 672a 7419492i bk11: 664a 7417506i bk12: 644a 7418303i bk13: 696a 7418652i bk14: 608a 7419432i bk15: 680a 7418765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00990913
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7424769 n_nop=7409965 n_act=1509 n_pre=1493 n_req=3609 n_rd=10448 n_write=1354 bw_util=0.003179
n_activity=69736 dram_eff=0.3385
bk0: 696a 7418598i bk1: 692a 7417695i bk2: 628a 7418468i bk3: 632a 7417792i bk4: 568a 7419246i bk5: 552a 7419344i bk6: 684a 7418381i bk7: 656a 7418204i bk8: 692a 7417555i bk9: 692a 7417633i bk10: 720a 7418082i bk11: 704a 7418084i bk12: 616a 7420035i bk13: 668a 7419195i bk14: 604a 7419375i bk15: 644a 7418927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.00979707
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7424769 n_nop=7410591 n_act=1445 n_pre=1429 n_req=3444 n_rd=10120 n_write=1184 bw_util=0.003045
n_activity=66460 dram_eff=0.3402
bk0: 568a 7419549i bk1: 592a 7419113i bk2: 560a 7419709i bk3: 616a 7419454i bk4: 652a 7419069i bk5: 632a 7418888i bk6: 612a 7419607i bk7: 624a 7419251i bk8: 668a 7418802i bk9: 688a 7418266i bk10: 652a 7418922i bk11: 716a 7417974i bk12: 620a 7419513i bk13: 692a 7417710i bk14: 636a 7418762i bk15: 592a 7419257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00822585
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7424769 n_nop=7410245 n_act=1476 n_pre=1460 n_req=3596 n_rd=10236 n_write=1352 bw_util=0.003121
n_activity=68300 dram_eff=0.3393
bk0: 604a 7419168i bk1: 636a 7419316i bk2: 656a 7418699i bk3: 580a 7418740i bk4: 672a 7418565i bk5: 624a 7418567i bk6: 624a 7419250i bk7: 636a 7418559i bk8: 700a 7418532i bk9: 684a 7417953i bk10: 700a 7418347i bk11: 624a 7419066i bk12: 664a 7418700i bk13: 640a 7418491i bk14: 628a 7419109i bk15: 564a 7419136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00928999
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7424769 n_nop=7410511 n_act=1471 n_pre=1455 n_req=3466 n_rd=10092 n_write=1240 bw_util=0.003052
n_activity=66575 dram_eff=0.3404
bk0: 592a 7419395i bk1: 604a 7419110i bk2: 584a 7419673i bk3: 536a 7419523i bk4: 652a 7419174i bk5: 652a 7418745i bk6: 640a 7419328i bk7: 612a 7418945i bk8: 612a 7418851i bk9: 648a 7418222i bk10: 672a 7418337i bk11: 636a 7419131i bk12: 684a 7418458i bk13: 676a 7418778i bk14: 648a 7419278i bk15: 644a 7418895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00852888
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7424769 n_nop=7410963 n_act=1408 n_pre=1392 n_req=3374 n_rd=9852 n_write=1154 bw_util=0.002965
n_activity=65605 dram_eff=0.3355
bk0: 592a 7419379i bk1: 576a 7419450i bk2: 560a 7419834i bk3: 608a 7418975i bk4: 588a 7419281i bk5: 556a 7419367i bk6: 636a 7419318i bk7: 644a 7419302i bk8: 676a 7418292i bk9: 660a 7418230i bk10: 636a 7419020i bk11: 656a 7418380i bk12: 592a 7419762i bk13: 640a 7418822i bk14: 632a 7419498i bk15: 600a 7419847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00781977

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1209, Miss_rate = 0.068, Pending_hits = 623, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1262, Miss_rate = 0.070, Pending_hits = 592, Reservation_fails = 1
L2_cache_bank[2]: Access = 17835, Miss = 1209, Miss_rate = 0.068, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[3]: Access = 17995, Miss = 1273, Miss_rate = 0.071, Pending_hits = 600, Reservation_fails = 1
L2_cache_bank[4]: Access = 17836, Miss = 1237, Miss_rate = 0.069, Pending_hits = 593, Reservation_fails = 1
L2_cache_bank[5]: Access = 18302, Miss = 1314, Miss_rate = 0.072, Pending_hits = 598, Reservation_fails = 1
L2_cache_bank[6]: Access = 18466, Miss = 1317, Miss_rate = 0.071, Pending_hits = 604, Reservation_fails = 0
L2_cache_bank[7]: Access = 17880, Miss = 1219, Miss_rate = 0.068, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1223, Miss_rate = 0.069, Pending_hits = 615, Reservation_fails = 0
L2_cache_bank[9]: Access = 17963, Miss = 1219, Miss_rate = 0.068, Pending_hits = 603, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1262, Miss_rate = 0.070, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1288, Miss_rate = 0.070, Pending_hits = 624, Reservation_fails = 2
L2_cache_bank[12]: Access = 18308, Miss = 1302, Miss_rate = 0.071, Pending_hits = 627, Reservation_fails = 1
L2_cache_bank[13]: Access = 18389, Miss = 1310, Miss_rate = 0.071, Pending_hits = 614, Reservation_fails = 3
L2_cache_bank[14]: Access = 18022, Miss = 1242, Miss_rate = 0.069, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1288, Miss_rate = 0.071, Pending_hits = 596, Reservation_fails = 1
L2_cache_bank[16]: Access = 31380, Miss = 1312, Miss_rate = 0.042, Pending_hits = 680, Reservation_fails = 1
L2_cache_bank[17]: Access = 17821, Miss = 1247, Miss_rate = 0.070, Pending_hits = 588, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1271, Miss_rate = 0.070, Pending_hits = 591, Reservation_fails = 1
L2_cache_bank[19]: Access = 17630, Miss = 1252, Miss_rate = 0.071, Pending_hits = 579, Reservation_fails = 1
L2_cache_bank[20]: Access = 17795, Miss = 1228, Miss_rate = 0.069, Pending_hits = 583, Reservation_fails = 1
L2_cache_bank[21]: Access = 18074, Miss = 1235, Miss_rate = 0.068, Pending_hits = 596, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27719
L2_total_cache_miss_rate = 0.0676
L2_total_cache_pending_hits = 13253
L2_total_cache_reservation_fails = 16
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 495
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.597
	minimum = 6
	maximum = 830
Network latency average = 43.409
	minimum = 6
	maximum = 586
Slowest packet = 744225
Flit latency average = 51.8963
	minimum = 6
	maximum = 585
Slowest flit = 1141612
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0539602
	minimum = 0.0452169 (at node 11)
	maximum = 0.316688 (at node 44)
Accepted packet rate average = 0.0539602
	minimum = 0.0452169 (at node 11)
	maximum = 0.316688 (at node 44)
Injected flit rate average = 0.0809403
	minimum = 0.0612058 (at node 46)
	maximum = 0.329282 (at node 44)
Accepted flit rate average= 0.0809403
	minimum = 0.0544504 (at node 11)
	maximum = 0.620782 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.673 (12 samples)
	minimum = 6 (12 samples)
	maximum = 185.917 (12 samples)
Network latency average = 14.2684 (12 samples)
	minimum = 6 (12 samples)
	maximum = 131.75 (12 samples)
Flit latency average = 15.1349 (12 samples)
	minimum = 6 (12 samples)
	maximum = 131 (12 samples)
Fragmentation average = 1.90516e-07 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0833333 (12 samples)
Injected packet rate average = 0.0267264 (12 samples)
	minimum = 0.021519 (12 samples)
	maximum = 0.0832426 (12 samples)
Accepted packet rate average = 0.0267264 (12 samples)
	minimum = 0.021519 (12 samples)
	maximum = 0.0832426 (12 samples)
Injected flit rate average = 0.0401422 (12 samples)
	minimum = 0.026926 (12 samples)
	maximum = 0.104645 (12 samples)
Accepted flit rate average = 0.0401422 (12 samples)
	minimum = 0.0297391 (12 samples)
	maximum = 0.150929 (12 samples)
Injected packet size average = 1.50197 (12 samples)
Accepted packet size average = 1.50197 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 43 sec (3523 sec)
gpgpu_simulation_rate = 16402 (inst/sec)
gpgpu_simulation_rate = 1899 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 1083191
gpu_sim_insn = 8878634
gpu_ipc =       8.1967
gpu_tot_sim_cycle = 8002694
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       8.3303
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 336613
gpu_stall_icnt2sh    = 1226806
partiton_reqs_in_parallel = 23494391
partiton_reqs_in_parallel_total    = 87968068
partiton_level_parallism =      21.6900
partiton_level_parallism_total  =      13.9281
partiton_reqs_in_parallel_util = 23494391
partiton_reqs_in_parallel_util_total    = 87968068
gpu_sim_cycle_parition_util = 1082414
gpu_tot_sim_cycle_parition_util    = 3998585
partiton_level_parallism_util =      21.7056
partiton_level_parallism_util_total  =      21.9371
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =      75.5197 GB/Sec
L2_BW_total  =      15.0780 GB/Sec
gpu_total_sim_rate=13602

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423322
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4164, 3265, 3543, 3340, 3157, 3508, 4147, 3011, 2778, 3376, 3883, 3007, 3585, 3635, 3636, 3576, 2961, 3790, 3428, 3235, 3462, 2960, 3490, 3494, 3597, 3249, 3089, 3046, 3069, 3139, 2831, 3152, 2709, 3079, 3417, 2679, 2301, 2555, 2419, 3138, 2895, 2578, 2888, 2762, 2629, 2803, 3310, 3097, 3093, 2440, 2816, 2151, 2534, 2615, 2492, 2467, 2473, 2428, 2701, 2710, 2496, 2734, 2134, 2342, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 1998359
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1982166
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11307
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2612241	W0_Idle:147868223	W0_Scoreboard:126101159	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1704 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1907 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 8002656 
mrq_lat_table:47375 	1144 	1466 	13772 	5628 	4555 	5796 	8550 	9558 	3316 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1113883 	116459 	10662 	5726 	1472 	888 	3610 	2999 	4181 	5644 	7164 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	600067 	96237 	246613 	112745 	124716 	59367 	5680 	1046 	493 	1466 	864 	3572 	2999 	4214 	5611 	7287 	71 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	456818 	180644 	219277 	16526 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	388663 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2065 	136 	18 	16 	26 	17 	38 	37 	36 	30 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        25        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        24        16        24        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        28        17        28        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        22        16        27        26        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        22        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        18        33        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        19        18        26        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        17        16        28        16        16        16        16 
dram[8]:        16        16        16        16        16        15        17        16        16        18        23        18        69        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        18        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        19        18        17        21        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    238593    478896    403510    242187    218437    468563    244427    278201    431495    332834    513748    325715    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232613    221113    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    191689    266664    299147    212460    275627    222270    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    222690    567428    269719    321837    354392    238938    361436    268952    551436    584035    447535    499050    747525    241601 
dram[4]:    204618    306908    271712    417946    239776    313649    227921    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    225319    376647    458191    358050    336072    455136    387904    402845    267494    240427    216411    347909    265856    471366    458017 
dram[6]:    202426    307636    308929    266337    268224    329934    427950    233602    254644    387833    221951    251938    421221    370351    391962    289203 
dram[7]:    477618    204273    221458    256466    231559    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293337 
dram[8]:    388439    295466    247089    268854    357969    310341    227975    240983    201523    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238893    210163    239096    255116    335491    471074    291452    202959    516484    496384    267846    503333    261308    496868    493711    239505 
dram[10]:    443420    202871    255962    222505    416755    285658    246211    289556    276797    290418    267779    281505    268757    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.652582  2.743719  2.665000  2.811224  2.603774  2.520161  2.577982  2.656566  2.659899  2.436214  2.629108  2.545455  2.897561  2.903084  2.468254  2.860262 
dram[1]:  2.609244  2.784038  2.743590  2.650486  2.551569  2.601010  2.711340  2.800000  2.587444  2.642857  2.909091  2.745192  2.792746  2.668182  2.692641  2.595041 
dram[2]:  2.526087  2.657143  2.664948  2.633028  2.616114  2.498008  2.675000  2.652582  2.666667  2.620087  2.693069  2.531746  2.570248  3.164251  2.744292  2.728889 
dram[3]:  2.535565  2.698413  2.712871  2.509259  2.478431  2.487180  2.700980  2.788945  2.687500  2.412322  2.708333  2.875000  2.723684  2.600858  2.569620  2.688596 
dram[4]:  2.581498  2.537778  2.626214  2.765550  2.585253  2.556054  2.586046  2.715686  2.602804  2.710660  2.554545  2.787129  3.105820  2.706977  2.678261  2.575510 
dram[5]:  2.576576  2.655340  2.756345  2.830769  2.485106  2.598131  2.723077  2.513274  2.759434  2.528302  2.656863  2.631111  2.670940  2.648069  2.739910  2.773109 
dram[6]:  2.666667  2.541833  2.878788  2.906250  2.437788  2.487805  2.666667  2.684932  2.581818  2.639640  2.725225  2.762136  2.633028  3.039024  2.789238  2.812785 
dram[7]:  2.711340  2.671361  2.912371  2.795811  2.489270  2.573171  2.593750  2.495327  2.450217  2.657408  2.653465  2.671111  2.804762  2.965347  2.637097  2.705357 
dram[8]:  2.555556  2.858536  2.584906  2.876344  2.540284  2.450450  2.593302  2.651163  2.793103  2.709524  2.759259  2.610837  3.065789  2.671111  2.619658  2.630901 
dram[9]:  2.720588  2.563319  2.658163  2.721591  2.560869  2.450000  2.745098  2.813131  2.640000  2.652778  2.598214  2.835106  2.702128  2.633929  2.800905  2.673820 
dram[10]:  2.842365  2.581498  2.765306  2.797030  2.712821  2.544118  2.683938  2.685990  2.500000  2.685446  2.906250  2.671795  2.810000  2.687783  2.675439  2.881579 
average row locality = 101227/37899 = 2.670968
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       417       409       402       415       406       454       420       407       389       430       405       402       438       464       441       460 
dram[1]:       448       444       405       412       417       396       395       405       417       398       393       412       398       421       449       446 
dram[2]:       438       415       394       433       417       452       411       425       399       425       399       447       431       467       435       445 
dram[3]:       450       397       427       405       459       423       414       412       424       379       423       413       445       434       437       444 
dram[4]:       440       421       408       431       413       427       402       405       398       392       409       411       427       418       448       455 
dram[5]:       430       417       414       416       436       409       406       419       424       393       394       410       442       444       437       470 
dram[6]:       458       471       429       414       396       390       445       447       411       420       434       421       423       448       445       448 
dram[7]:       395       422       425       403       434       458       424       411       412       422       396       426       437       432       469       431 
dram[8]:       428       443       422       415       411       404       401       428       416       406       421       385       442       435       449       433 
dram[9]:       424       433       394       369       431       440       423       421       377       408       419       394       449       431       450       438 
dram[10]:       430       435       405       432       405       392       406       426       398       421       404       376       403       427       433       459 
total reads: 74289
bank skew: 471/369 = 1.28
chip skew: 6900/6652 = 1.04
number of total write accesses:
dram[0]:       148       137       131       136       146       171       142       119       135       162       155       158       156       195       181       195 
dram[1]:       173       149       130       134       152       119       131       127       160       157       151       159       141       166       173       182 
dram[2]:       143       143       123       141       135       175       124       140       161       175       145       191       191       188       166       169 
dram[3]:       156       113       121       137       173       159       137       143       178       130       162       162       176       172       172       169 
dram[4]:       146       150       133       147       148       143       154       149       159       142       153       152       160       164       168       176 
dram[5]:       142       130       129       136       148       147       125       149       161       143       148       182       183       173       174       190 
dram[6]:       142       167       141       144       133       120       155       141       157       166       171       148       151       175       177       168 
dram[7]:       131       147       140       131       146       175       157       123       154       152       140       175       152       167       185       175 
dram[8]:       147       143       126       120       125       140       141       142       151       163       175       145       257       166       164       180 
dram[9]:       131       154       127       110       158       148       137       136       151       165       163       139       186       159       169       185 
dram[10]:       147       151       137       133       124       127       112       130       172       151       154       145       159       167       177       198 
total reads: 26938
bank skew: 257/110 = 2.34
chip skew: 2510/2384 = 1.05
average mf latency per bank:
dram[0]:      26629     25535     22558     22543     21193     20389     23939     25234     26069     23856     27072     24581     27368     23266     22972     23076
dram[1]:      23871     27399     22384     22553     19890     21583     24011     24807     25923     24265     24866     24012     25285     24287     22452     24842
dram[2]:      24292     23846     21842     23695     24190     22232     23911     24673     27550     23758     25153     23366     22581     23130     25408     25057
dram[3]:      24410     25484     26715     21819     20944     21975     21639     26147     20522     23465     22015     23860     22076     23447     23401     25459
dram[4]:      25632     24092     22738     21508     22450     23187     21807     21141     26816     26728     25011     26372     25195     23367     24799     23670
dram[5]:      24196     26731     23337     21739     22363     20344     25773     23624     25338     22718     22767     23793     21598     23288     25015     23506
dram[6]:      26644     23408     21320     23738     20942     22904     23716     25650     26618     24400     22136     25733     25317     26133     26369     25072
dram[7]:      23360     23497     21527     21918     23766     19056     23655     25615     24031     22774     24935     22911     23602     23315     23057     22993
dram[8]:      25260     25371     24397     22729     27745     23212     23478     27055     24058     23926     24267     23877     24974     25368     25011     21036
dram[9]:      30347     25048     21852     25341     21504     20989     23841     28018     25418     26059     25855     24180     23988     23098     24886     21985
dram[10]:      26173     23676     23714     25328     23183     24074     27750     24657     22810     27847     25398     23215     22163     23339     24399     24021
maximum mf latency per bank:
dram[0]:     262386    262448    185504    266058    262504    262412    262345    262408    262383    257940    255102    186220    265958    272225    186255    254983
dram[1]:     265988    262413    262223    262368    262389    185511    266046    266052    262369    265880    248804    255107    185964    185875    185881    186269
dram[2]:     265982    262376    262351    262393    262377    266277    257694    262347    257835    265911    186346    256122    265781    265987    254946    254805
dram[3]:     262395    262439    266019    262468    262534    262350    262413    262334    257795    258147    186077    185727    186170    208804    185731    266321
dram[4]:     262420    265872    266075    262320    265948    262465    262384    258041    258134    258005    255082    185978    254975    186178    186421    186524
dram[5]:     262420    284595    266042    262315    262387    262489    262429    266130    258310    258122    185928    266154    185858    272169    254972    186281
dram[6]:     266112    193958    262391    265869    265544    262464    262351    262454    265865    265913    185901    255126    186186    255041    254937    186017
dram[7]:     262367    262425    185619    262373    265963    262332    262376    258394    262349    262337    255115    248157    256256    186188    254950    257910
dram[8]:     262404    265954    262408    185663    262490    262443    262427    262396    262331    257994    255108    186350    185816    254958    254917    185772
dram[9]:     266002    262398    262331    262361    262445    262473    262427    262441    186297    262345    186345    266010    185742    186005    254968    265815
dram[10]:     262399    262450    265804    262389    262371    262415    262359    262366    266035    262359    186396    256444    185636    186162    186095    186306
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9436095 n_nop=9396681 n_act=3471 n_pre=3455 n_req=9226 n_rd=27036 n_write=5452 bw_util=0.006886
n_activity=147249 dram_eff=0.4413
bk0: 1668a 9407299i bk1: 1636a 9407766i bk2: 1608a 9407880i bk3: 1660a 9408017i bk4: 1624a 9406400i bk5: 1816a 9406247i bk6: 1680a 9407535i bk7: 1628a 9410723i bk8: 1556a 9409671i bk9: 1720a 9406786i bk10: 1620a 9406621i bk11: 1608a 9406876i bk12: 1752a 9405978i bk13: 1856a 9403474i bk14: 1764a 9403020i bk15: 1840a 9405085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149763
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9436095 n_nop=9397425 n_act=3371 n_pre=3355 n_req=9060 n_rd=26624 n_write=5320 bw_util=0.006771
n_activity=144963 dram_eff=0.4407
bk0: 1792a 9402619i bk1: 1776a 9406233i bk2: 1620a 9410360i bk3: 1648a 9408515i bk4: 1668a 9406772i bk5: 1584a 9409464i bk6: 1580a 9409642i bk7: 1620a 9410337i bk8: 1668a 9406659i bk9: 1592a 9404554i bk10: 1572a 9408696i bk11: 1648a 9404892i bk12: 1592a 9406383i bk13: 1684a 9406037i bk14: 1796a 9404687i bk15: 1784a 9402759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.146944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9436095 n_nop=9396264 n_act=3513 n_pre=3497 n_req=9343 n_rd=27332 n_write=5489 bw_util=0.006956
n_activity=150447 dram_eff=0.4363
bk0: 1752a 9405869i bk1: 1660a 9407268i bk2: 1576a 9410457i bk3: 1732a 9408301i bk4: 1668a 9409440i bk5: 1808a 9406273i bk6: 1644a 9411125i bk7: 1700a 9407923i bk8: 1596a 9407386i bk9: 1700a 9404079i bk10: 1596a 9408541i bk11: 1788a 9404244i bk12: 1724a 9404975i bk13: 1868a 9404155i bk14: 1740a 9405850i bk15: 1780a 9405050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9436095 n_nop=9396507 n_act=3515 n_pre=3499 n_req=9246 n_rd=27144 n_write=5430 bw_util=0.006904
n_activity=151375 dram_eff=0.4304
bk0: 1800a 9406158i bk1: 1588a 9410223i bk2: 1708a 9408359i bk3: 1620a 9407131i bk4: 1836a 9405286i bk5: 1692a 9407018i bk6: 1656a 9408513i bk7: 1648a 9408957i bk8: 1696a 9405967i bk9: 1516a 9409544i bk10: 1692a 9406107i bk11: 1652a 9407869i bk12: 1780a 9405644i bk13: 1736a 9404967i bk14: 1748a 9404486i bk15: 1776a 9404979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149457
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9436095 n_nop=9397031 n_act=3438 n_pre=3422 n_req=9149 n_rd=26820 n_write=5384 bw_util=0.006826
n_activity=147939 dram_eff=0.4354
bk0: 1760a 9406548i bk1: 1684a 9408088i bk2: 1632a 9411254i bk3: 1724a 9409530i bk4: 1652a 9408766i bk5: 1708a 9408695i bk6: 1608a 9407923i bk7: 1620a 9408127i bk8: 1592a 9406741i bk9: 1568a 9408384i bk10: 1636a 9406979i bk11: 1644a 9406730i bk12: 1708a 9406900i bk13: 1672a 9405545i bk14: 1792a 9404210i bk15: 1820a 9402094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150689
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9436095 n_nop=9396722 n_act=3471 n_pre=3455 n_req=9221 n_rd=27044 n_write=5403 bw_util=0.006877
n_activity=147914 dram_eff=0.4387
bk0: 1720a 9407134i bk1: 1668a 9407275i bk2: 1656a 9411187i bk3: 1664a 9407726i bk4: 1744a 9405456i bk5: 1636a 9408853i bk6: 1624a 9409502i bk7: 1676a 9407064i bk8: 1696a 9405131i bk9: 1572a 9406736i bk10: 1576a 9406427i bk11: 1640a 9404138i bk12: 1768a 9404818i bk13: 1776a 9404125i bk14: 1748a 9403401i bk15: 1880a 9401441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148487
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9436095 n_nop=9396178 n_act=3467 n_pre=3451 n_req=9356 n_rd=27600 n_write=5399 bw_util=0.006994
n_activity=149924 dram_eff=0.4402
bk0: 1832a 9406211i bk1: 1884a 9403974i bk2: 1716a 9406642i bk3: 1656a 9403963i bk4: 1584a 9407438i bk5: 1560a 9409026i bk6: 1780a 9405220i bk7: 1788a 9408201i bk8: 1644a 9406725i bk9: 1680a 9405193i bk10: 1736a 9405706i bk11: 1684a 9406934i bk12: 1692a 9407637i bk13: 1792a 9406033i bk14: 1780a 9404141i bk15: 1792a 9403093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151368
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9436095 n_nop=9396584 n_act=3467 n_pre=3451 n_req=9247 n_rd=27188 n_write=5405 bw_util=0.006908
n_activity=148492 dram_eff=0.439
bk0: 1580a 9407384i bk1: 1688a 9406402i bk2: 1700a 9408922i bk3: 1612a 9409394i bk4: 1736a 9408814i bk5: 1832a 9404202i bk6: 1696a 9408182i bk7: 1644a 9409609i bk8: 1648a 9407337i bk9: 1688a 9407068i bk10: 1584a 9404259i bk11: 1704a 9406502i bk12: 1748a 9406198i bk13: 1728a 9406468i bk14: 1876a 9403941i bk15: 1724a 9404041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148941
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9436095 n_nop=9396910 n_act=3437 n_pre=3421 n_req=9224 n_rd=26956 n_write=5371 bw_util=0.006852
n_activity=148131 dram_eff=0.4365
bk0: 1712a 9404918i bk1: 1772a 9405265i bk2: 1688a 9409370i bk3: 1660a 9408505i bk4: 1644a 9411757i bk5: 1616a 9405902i bk6: 1604a 9409032i bk7: 1712a 9405944i bk8: 1664a 9405405i bk9: 1624a 9404369i bk10: 1684a 9404808i bk11: 1540a 9406104i bk12: 1768a 9405018i bk13: 1740a 9404650i bk14: 1796a 9403748i bk15: 1732a 9404197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147949
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9436095 n_nop=9397161 n_act=3418 n_pre=3402 n_req=9119 n_rd=26804 n_write=5310 bw_util=0.006807
n_activity=145982 dram_eff=0.44
bk0: 1696a 9408368i bk1: 1732a 9406584i bk2: 1576a 9409652i bk3: 1476a 9410315i bk4: 1724a 9410662i bk5: 1760a 9409705i bk6: 1692a 9410241i bk7: 1684a 9408509i bk8: 1508a 9410216i bk9: 1632a 9407586i bk10: 1676a 9406298i bk11: 1576a 9407822i bk12: 1796a 9404495i bk13: 1724a 9405470i bk14: 1800a 9405434i bk15: 1752a 9403765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.148156
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9436095 n_nop=9397659 n_act=3332 n_pre=3316 n_req=9036 n_rd=26608 n_write=5180 bw_util=0.006738
n_activity=144851 dram_eff=0.4389
bk0: 1720a 9405861i bk1: 1740a 9407609i bk2: 1620a 9408919i bk3: 1728a 9409690i bk4: 1620a 9409290i bk5: 1568a 9407611i bk6: 1624a 9410193i bk7: 1704a 9408857i bk8: 1592a 9408305i bk9: 1684a 9408468i bk10: 1616a 9407992i bk11: 1504a 9408187i bk12: 1612a 9405918i bk13: 1708a 9405387i bk14: 1732a 9404558i bk15: 1836a 9402652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.146254

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3318, Miss_rate = 0.058, Pending_hits = 785, Reservation_fails = 0
L2_cache_bank[1]: Access = 57563, Miss = 3441, Miss_rate = 0.060, Pending_hits = 750, Reservation_fails = 3
L2_cache_bank[2]: Access = 56961, Miss = 3322, Miss_rate = 0.058, Pending_hits = 738, Reservation_fails = 0
L2_cache_bank[3]: Access = 57114, Miss = 3334, Miss_rate = 0.058, Pending_hits = 742, Reservation_fails = 2
L2_cache_bank[4]: Access = 56785, Miss = 3324, Miss_rate = 0.059, Pending_hits = 746, Reservation_fails = 1
L2_cache_bank[5]: Access = 57687, Miss = 3509, Miss_rate = 0.061, Pending_hits = 759, Reservation_fails = 1
L2_cache_bank[6]: Access = 57935, Miss = 3479, Miss_rate = 0.060, Pending_hits = 757, Reservation_fails = 0
L2_cache_bank[7]: Access = 57130, Miss = 3307, Miss_rate = 0.058, Pending_hits = 744, Reservation_fails = 2
L2_cache_bank[8]: Access = 57418, Miss = 3345, Miss_rate = 0.058, Pending_hits = 774, Reservation_fails = 0
L2_cache_bank[9]: Access = 57604, Miss = 3360, Miss_rate = 0.058, Pending_hits = 758, Reservation_fails = 2
L2_cache_bank[10]: Access = 57578, Miss = 3383, Miss_rate = 0.059, Pending_hits = 737, Reservation_fails = 0
L2_cache_bank[11]: Access = 57727, Miss = 3378, Miss_rate = 0.059, Pending_hits = 771, Reservation_fails = 3
L2_cache_bank[12]: Access = 57590, Miss = 3441, Miss_rate = 0.060, Pending_hits = 774, Reservation_fails = 1
L2_cache_bank[13]: Access = 58054, Miss = 3459, Miss_rate = 0.060, Pending_hits = 773, Reservation_fails = 3
L2_cache_bank[14]: Access = 57323, Miss = 3392, Miss_rate = 0.059, Pending_hits = 760, Reservation_fails = 1
L2_cache_bank[15]: Access = 57214, Miss = 3405, Miss_rate = 0.060, Pending_hits = 760, Reservation_fails = 2
L2_cache_bank[16]: Access = 70240, Miss = 3390, Miss_rate = 0.048, Pending_hits = 826, Reservation_fails = 1
L2_cache_bank[17]: Access = 56879, Miss = 3349, Miss_rate = 0.059, Pending_hits = 741, Reservation_fails = 1
L2_cache_bank[18]: Access = 56869, Miss = 3367, Miss_rate = 0.059, Pending_hits = 746, Reservation_fails = 1
L2_cache_bank[19]: Access = 56598, Miss = 3334, Miss_rate = 0.059, Pending_hits = 738, Reservation_fails = 1
L2_cache_bank[20]: Access = 56661, Miss = 3284, Miss_rate = 0.058, Pending_hits = 738, Reservation_fails = 1
L2_cache_bank[21]: Access = 57158, Miss = 3368, Miss_rate = 0.059, Pending_hits = 745, Reservation_fails = 1
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 74289
L2_total_cache_miss_rate = 0.0584
L2_total_cache_pending_hits = 16662
L2_total_cache_reservation_fails = 27
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 798733
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15859
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58733
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 383325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15549
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 40.785
	minimum = 6
	maximum = 1262
Network latency average = 24.8708
	minimum = 6
	maximum = 1180
Slowest packet = 1204871
Flit latency average = 21.7088
	minimum = 6
	maximum = 1180
Slowest flit = 1903620
Fragmentation average = 0.0328913
	minimum = 0
	maximum = 455
Injected packet rate average = 0.0159351
	minimum = 0.0136407 (at node 9)
	maximum = 0.0183093 (at node 41)
Accepted packet rate average = 0.0159351
	minimum = 0.0136407 (at node 9)
	maximum = 0.0183093 (at node 41)
Injected flit rate average = 0.0268583
	minimum = 0.0179382 (at node 9)
	maximum = 0.0379956 (at node 37)
Accepted flit rate average= 0.0268583
	minimum = 0.0235822 (at node 46)
	maximum = 0.0316546 (at node 25)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.22 (13 samples)
	minimum = 6 (13 samples)
	maximum = 268.692 (13 samples)
Network latency average = 15.0839 (13 samples)
	minimum = 6 (13 samples)
	maximum = 212.385 (13 samples)
Flit latency average = 15.6406 (13 samples)
	minimum = 6 (13 samples)
	maximum = 211.692 (13 samples)
Fragmentation average = 0.00253028 (13 samples)
	minimum = 0 (13 samples)
	maximum = 35.0769 (13 samples)
Injected packet rate average = 0.0258963 (13 samples)
	minimum = 0.020913 (13 samples)
	maximum = 0.0782477 (13 samples)
Accepted packet rate average = 0.0258963 (13 samples)
	minimum = 0.020913 (13 samples)
	maximum = 0.0782477 (13 samples)
Injected flit rate average = 0.0391204 (13 samples)
	minimum = 0.0262346 (13 samples)
	maximum = 0.0995184 (13 samples)
Accepted flit rate average = 0.0391204 (13 samples)
	minimum = 0.0292655 (13 samples)
	maximum = 0.141754 (13 samples)
Injected packet size average = 1.51065 (13 samples)
Accepted packet size average = 1.51065 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 41 sec (4901 sec)
gpgpu_simulation_rate = 13602 (inst/sec)
gpgpu_simulation_rate = 1632 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15156
gpu_sim_insn = 5472444
gpu_ipc =     361.0744
gpu_tot_sim_cycle = 8240000
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =       8.7545
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 336754
gpu_stall_icnt2sh    = 1227004
partiton_reqs_in_parallel = 333291
partiton_reqs_in_parallel_total    = 111462459
partiton_level_parallism =      21.9907
partiton_level_parallism_total  =      13.5674
partiton_reqs_in_parallel_util = 333291
partiton_reqs_in_parallel_util_total    = 111462459
gpu_sim_cycle_parition_util = 15156
gpu_tot_sim_cycle_parition_util    = 5080999
partiton_level_parallism_util =      21.9907
partiton_level_parallism_util_total  =      21.9373
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     255.5028 GB/Sec
L2_BW_total  =      15.1137 GB/Sec
gpu_total_sim_rate=14570

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545922
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4344, 3445, 3723, 3520, 3337, 3688, 4327, 3191, 2958, 3556, 4063, 3187, 3765, 3815, 3816, 3756, 3141, 3970, 3608, 3415, 3642, 3140, 3670, 3674, 3777, 3429, 3269, 3226, 3249, 3319, 3011, 3332, 2889, 3259, 3597, 2859, 2481, 2735, 2599, 3318, 3075, 2758, 3068, 2942, 2809, 2983, 3490, 3277, 3237, 2584, 2960, 2295, 2678, 2759, 2636, 2611, 2617, 2572, 2845, 2854, 2640, 2878, 2278, 2486, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2306507
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2290163
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11458
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3129702	W0_Idle:147944677	W0_Scoreboard:126160896	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1704 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1854 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 8239999 
mrq_lat_table:50721 	1202 	1722 	14518 	5941 	4664 	6009 	8749 	9559 	3316 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1148031 	123111 	10703 	5740 	1472 	888 	3610 	2999 	4181 	5644 	7164 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	603692 	97607 	247928 	120780 	146856 	63494 	5900 	1069 	493 	1466 	864 	3572 	2999 	4214 	5611 	7287 	71 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	464218 	181403 	219289 	16526 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2095 	137 	18 	16 	26 	17 	38 	37 	36 	30 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        21        23        16        16        16        16        30        24        36        25        16        16        23        16 
dram[1]:        16        16        16        28        16        16        17        16        30        30        16        24        16        38        16        31 
dram[2]:        16        16        16        16        16        16        16        16        30        28        17        43        16        35        16        22 
dram[3]:        16        16        16        16        17        16        16        16        22        30        27        26        16        34        16        16 
dram[4]:        16        16        16        27        16        16        16        16        16        30        16        44        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        29        30        25        43        16        16        16        41 
dram[6]:        16        16        16        16        16        16        17        16        30        20        23        26        16        16        16        28 
dram[7]:        25        16        16        16        16        15        16        16        29        17        42        42        16        26        16        16 
dram[8]:        16        16        16        16        16        15        17        16        30        18        38        18        81        20        32        16 
dram[9]:        16        16        16        16        15        15        16        16        18        16        16        16        19        16        27        16 
dram[10]:        16        24        16        16        17        16        16        16        19        32        23        44        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    238593    478896    403510    242187    218437    468563    244427    278201    431495    332834    513748    325715    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232613    221113    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    191689    266664    299147    212460    275627    222270    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    222690    567428    269719    321837    354392    238938    361436    268952    551436    584035    447535    499050    747525    241601 
dram[4]:    204618    306908    271712    417946    239776    313649    227921    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    225319    376647    458191    358050    336072    455136    387904    402845    267494    240427    216411    347909    265856    471366    458017 
dram[6]:    202426    307636    308929    266337    268224    329934    427950    233602    254644    387833    221951    251938    421221    370351    391962    289203 
dram[7]:    477618    204273    221458    256466    231559    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293337 
dram[8]:    388439    295466    247089    268854    357969    310341    227975    240983    201523    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238893    210163    239096    255116    335491    471074    291452    202959    516484    496384    267846    503333    261308    496868    493711    239505 
dram[10]:    443420    202871    255962    222505    416755    285658    246211    289556    276797    290418    267779    281505    268757    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.827907  2.930348  2.760976  2.896039  2.603774  2.520161  2.570776  2.656566  2.788945  2.520161  2.783410  2.733032  3.097087  3.083333  2.615686  3.043478 
dram[1]:  2.769875  2.957944  2.874372  2.775120  2.551569  2.592965  2.702564  2.800000  2.702222  2.764151  3.122340  2.924171  3.005155  2.834081  2.854701  2.751020 
dram[2]:  2.683983  2.834123  2.705584  2.761468  2.616114  2.501992  2.666667  2.637209  2.792453  2.719828  2.887805  2.685039  2.732510  3.328571  2.927273  2.894737 
dram[3]:  2.688797  2.847368  2.831683  2.640553  2.478431  2.480851  2.705882  2.780000  2.808889  2.535211  2.885845  3.084577  2.855319  2.750000  2.756303  2.860262 
dram[4]:  2.742358  2.657895  2.703349  2.901408  2.585253  2.560538  2.590698  2.715686  2.725581  2.839196  2.737556  2.970732  3.310526  2.889908  2.870130  2.752033 
dram[5]:  2.752252  2.850961  2.909091  2.959184  2.485106  2.598131  2.714286  2.511013  2.873832  2.649533  2.817308  2.793860  2.863830  2.800848  2.928571  2.929461 
dram[6]:  2.867257  2.698413  3.000000  3.088542  2.431193  2.487805  2.659292  2.684932  2.690583  2.730088  2.893333  2.928230  2.812785  3.228155  2.955357  2.977478 
dram[7]:  2.862245  2.842592  2.994924  2.845361  2.470339  2.566802  2.593750  2.488372  2.551282  2.778802  2.838235  2.837004  2.976303  3.121951  2.791165  2.897778 
dram[8]:  2.742222  3.009709  2.713615  3.000000  2.540284  2.443946  2.593302  2.651163  2.898551  2.834123  2.912844  2.808824  3.551724  2.813044  2.767932  2.807692 
dram[9]:  2.936585  2.726087  2.727273  2.882022  2.560869  2.450000  2.741463  2.813131  2.786070  2.792627  2.762115  3.020942  2.817427  2.781659  2.968750  2.846154 
dram[10]:  2.995098  2.734783  2.852792  2.916256  2.704082  2.529126  2.675258  2.685990  2.628821  2.818605  3.097436  2.873096  3.014925  2.864865  2.860262  3.052402 
average row locality = 106468/38196 = 2.787412
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       431       424       412       425       406       454       420       407       399       440       421       418       454       480       457       476 
dram[1]:       462       458       416       423       417       396       395       405       427       408       409       428       414       437       465       462 
dram[2]:       451       428       399       441       417       452       411       425       409       435       415       463       447       483       451       461 
dram[3]:       463       409       435       415       459       423       414       412       434       389       439       429       461       450       453       460 
dram[4]:       455       433       416       443       413       427       402       405       408       402       425       427       443       434       464       471 
dram[5]:       445       432       424       425       436       409       406       419       434       403       410       426       458       460       453       486 
dram[6]:       474       486       437       425       396       390       445       447       421       430       450       437       439       464       461       464 
dram[7]:       409       437       434       409       434       458       424       411       422       432       412       442       453       448       485       447 
dram[8]:       442       456       432       425       411       404       401       428       426       416       437       401       459       451       465       449 
dram[9]:       440       447       401       379       431       440       423       421       388       419       435       410       465       447       466       454 
dram[10]:       442       449       411       440       405       392       406       426       409       432       420       392       419       443       449       475 
total reads: 76075
bank skew: 486/379 = 1.28
chip skew: 7066/6810 = 1.04
number of total write accesses:
dram[0]:       177       165       154       160       146       171       143       119       156       185       183       186       184       223       210       224 
dram[1]:       200       175       156       157       152       120       132       127       181       178       178       189       169       195       203       212 
dram[2]:       169       170       134       161       135       176       125       142       183       196       177       219       217       216       193       199 
dram[3]:       185       132       137       158       173       160       138       144       198       151       193       191       210       199       203       195 
dram[4]:       173       173       149       175       148       144       155       149       178       163       180       182       186       196       199       206 
dram[5]:       166       161       152       155       148       147       126       151       181       164       176       211       215       201       203       220 
dram[6]:       174       194       160       168       134       120       156       141       179       187       201       175       177       201       201       197 
dram[7]:       152       177       156       143       149       176       157       124       175       171       167       202       175       192       210       205 
dram[8]:       175       164       146       142       125       141       141       142       174       182       198       172       365       196       191       208 
dram[9]:       162       180       139       134       158       148       139       136       172       187       192       167       214       190       199       212 
dram[10]:       169       180       151       152       125       129       113       130       193       174       184       174       187       193       206       224 
total reads: 30393
bank skew: 365/113 = 3.23
chip skew: 2862/2684 = 1.07
average mf latency per bank:
dram[0]:      24794     23719     21288     21280     21251     20440     23962     25305     24700     22674     25184     22873     25546     21870     21482     21649
dram[1]:      22437     25710     20982     21276     19948     21604     24036     24877     24682     23063     23131     22304     23447     22623     20966     23206
dram[2]:      22811     22298     21237     22640     24249     22249     23935     24652     26142     22668     23199     21933     21213     21732     23772     23372
dram[3]:      22873     24074     25647     20690     20995     21994     21668     26167     19625     22206     20459     22212     20492     21957     21785     23886
dram[4]:      23964     22747     21820     20161     22509     23203     21834     21209     25572     25350     23316     24462     23577     21651     23100     22121
dram[5]:      22699     24706     22047     20735     22419     20403     25793     23604     24183     21564     21143     22191     20118     21799     23361     22030
dram[6]:      24717     22006     20401     22385     20963     22968     23738     25714     25280     23255     20650     24011     23657     24546     24837     23428
dram[7]:      21954     21825     20662     21254     23704     19078     23723     25638     22871     21762     23177     21464     22206     21888     21762     21439
dram[8]:      23600     24032     23187     21498     27816     23236     23562     27135     22837     22865     22876     22190     23537     23638     23447     19697
dram[9]:      28029     23498     21134     23719     21564     21049     23826     28091     24060     24726     24086     22428     22499     21460     23225     20624
dram[10]:      24766     22106     22920     24219     23207     24048     27773     24727     21685     26369     23551     21459     20622     21862     22783     22633
maximum mf latency per bank:
dram[0]:     262386    262448    185504    266058    262504    262412    262345    262408    262383    257940    255102    186220    265958    272225    186255    254983
dram[1]:     265988    262413    262223    262368    262389    185511    266046    266052    262369    265880    248804    255107    185964    185875    185881    186269
dram[2]:     265982    262376    262351    262393    262377    266277    257694    262347    257835    265911    186346    256122    265781    265987    254946    254805
dram[3]:     262395    262439    266019    262468    262534    262350    262413    262334    257795    258147    186077    185727    186170    208804    185731    266321
dram[4]:     262420    265872    266075    262320    265948    262465    262384    258041    258134    258005    255082    185978    254975    186178    186421    186524
dram[5]:     262420    284595    266042    262315    262387    262489    262429    266130    258310    258122    185928    266154    185858    272169    254972    186281
dram[6]:     266112    193958    262391    265869    265544    262464    262351    262454    265865    265913    185901    255126    186186    255041    254937    186017
dram[7]:     262367    262425    185619    262373    265963    262332    262376    258394    262349    262337    255115    248157    256256    186188    254950    257910
dram[8]:     262404    265954    262408    185663    262490    262443    262427    262396    262331    257994    255108    186350    185816    254958    254917    185772
dram[9]:     266002    262398    262331    262361    262445    262473    262427    262441    186297    262345    186345    266010    185742    186005    254968    265815
dram[10]:     262399    262450    265804    262389    262371    262415    262359    262366    266035    262359    186396    256444    185636    186162    186095    186306
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9464236 n_nop=9423709 n_act=3505 n_pre=3489 n_req=9710 n_rd=27696 n_write=5837 bw_util=0.007086
n_activity=153230 dram_eff=0.4377
bk0: 1724a 9434954i bk1: 1696a 9435345i bk2: 1648a 9435553i bk3: 1700a 9435664i bk4: 1624a 9434529i bk5: 1816a 9434381i bk6: 1680a 9435639i bk7: 1628a 9438864i bk8: 1596a 9437329i bk9: 1760a 9434286i bk10: 1684a 9434162i bk11: 1672a 9434539i bk12: 1816a 9433591i bk13: 1920a 9431131i bk14: 1828a 9430636i bk15: 1904a 9432728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150417
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9464236 n_nop=9424461 n_act=3400 n_pre=3384 n_req=9546 n_rd=27288 n_write=5703 bw_util=0.006972
n_activity=150805 dram_eff=0.4375
bk0: 1848a 9430317i bk1: 1832a 9433931i bk2: 1664a 9438061i bk3: 1692a 9436235i bk4: 1668a 9434908i bk5: 1584a 9437569i bk6: 1580a 9437731i bk7: 1620a 9438475i bk8: 1708a 9434300i bk9: 1632a 9432166i bk10: 1636a 9436299i bk11: 1712a 9432395i bk12: 1656a 9434074i bk13: 1748a 9433629i bk14: 1860a 9432294i bk15: 1848a 9430326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147979
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9464236 n_nop=9423365 n_act=3539 n_pre=3523 n_req=9800 n_rd=27952 n_write=5857 bw_util=0.007145
n_activity=155747 dram_eff=0.4342
bk0: 1804a 9433516i bk1: 1712a 9434922i bk2: 1596a 9438382i bk3: 1764a 9436162i bk4: 1668a 9437579i bk5: 1808a 9434408i bk6: 1644a 9439225i bk7: 1700a 9435998i bk8: 1636a 9435026i bk9: 1740a 9431669i bk10: 1660a 9436121i bk11: 1852a 9431779i bk12: 1788a 9432605i bk13: 1932a 9431677i bk14: 1804a 9433517i bk15: 1844a 9432695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149593
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9464236 n_nop=9423601 n_act=3540 n_pre=3524 n_req=9712 n_rd=27780 n_write=5791 bw_util=0.007094
n_activity=157036 dram_eff=0.4276
bk0: 1852a 9433809i bk1: 1636a 9437961i bk2: 1740a 9436304i bk3: 1660a 9434958i bk4: 1836a 9433422i bk5: 1692a 9435125i bk6: 1656a 9436644i bk7: 1648a 9437056i bk8: 1736a 9433661i bk9: 1556a 9437185i bk10: 1756a 9433690i bk11: 1716a 9435533i bk12: 1844a 9433075i bk13: 1800a 9432576i bk14: 1812a 9432133i bk15: 1840a 9432653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.150382
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9464236 n_nop=9424110 n_act=3463 n_pre=3447 n_req=9624 n_rd=27472 n_write=5744 bw_util=0.007019
n_activity=153886 dram_eff=0.4317
bk0: 1820a 9434275i bk1: 1732a 9435791i bk2: 1664a 9439071i bk3: 1772a 9437175i bk4: 1652a 9436898i bk5: 1708a 9436822i bk6: 1608a 9436053i bk7: 1620a 9436268i bk8: 1632a 9434460i bk9: 1608a 9436066i bk10: 1700a 9434560i bk11: 1708a 9434249i bk12: 1772a 9434650i bk13: 1736a 9433134i bk14: 1856a 9431889i bk15: 1884a 9429757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151404
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9464236 n_nop=9423773 n_act=3496 n_pre=3480 n_req=9703 n_rd=27704 n_write=5783 bw_util=0.007077
n_activity=153694 dram_eff=0.4358
bk0: 1780a 9434934i bk1: 1728a 9434874i bk2: 1696a 9438941i bk3: 1700a 9435565i bk4: 1744a 9433594i bk5: 1636a 9436996i bk6: 1624a 9437597i bk7: 1676a 9435163i bk8: 1736a 9432780i bk9: 1612a 9434377i bk10: 1640a 9433952i bk11: 1704a 9431657i bk12: 1832a 9432442i bk13: 1840a 9431732i bk14: 1812a 9431082i bk15: 1944a 9429080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149419
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9464236 n_nop=9423232 n_act=3491 n_pre=3475 n_req=9831 n_rd=28264 n_write=5774 bw_util=0.007193
n_activity=155572 dram_eff=0.4376
bk0: 1896a 9433800i bk1: 1944a 9431651i bk2: 1748a 9434476i bk3: 1700a 9431751i bk4: 1584a 9435552i bk5: 1560a 9437168i bk6: 1780a 9433330i bk7: 1788a 9436346i bk8: 1684a 9434346i bk9: 1720a 9432743i bk10: 1800a 9433209i bk11: 1748a 9434433i bk12: 1756a 9435329i bk13: 1856a 9433709i bk14: 1844a 9431864i bk15: 1856a 9430704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152006
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9464236 n_nop=9423687 n_act=3497 n_pre=3481 n_req=9688 n_rd=27828 n_write=5743 bw_util=0.007094
n_activity=154129 dram_eff=0.4356
bk0: 1636a 9435213i bk1: 1748a 9434052i bk2: 1736a 9436764i bk3: 1636a 9437298i bk4: 1736a 9436834i bk5: 1832a 9432303i bk6: 1696a 9436316i bk7: 1644a 9437714i bk8: 1688a 9434918i bk9: 1728a 9434741i bk10: 1648a 9431893i bk11: 1768a 9434078i bk12: 1812a 9433948i bk13: 1792a 9434116i bk14: 1940a 9431690i bk15: 1788a 9431695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149542
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9464236 n_nop=9423910 n_act=3464 n_pre=3448 n_req=9765 n_rd=27612 n_write=5802 bw_util=0.007061
n_activity=154199 dram_eff=0.4334
bk0: 1768a 9432761i bk1: 1824a 9433072i bk2: 1728a 9437260i bk3: 1700a 9436269i bk4: 1644a 9439895i bk5: 1616a 9434005i bk6: 1604a 9437174i bk7: 1712a 9434089i bk8: 1704a 9432820i bk9: 1664a 9431885i bk10: 1748a 9432565i bk11: 1604a 9433782i bk12: 1836a 9432573i bk13: 1804a 9432196i bk14: 1860a 9431497i bk15: 1796a 9431868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149228
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9464236 n_nop=9424217 n_act=3448 n_pre=3432 n_req=9595 n_rd=27464 n_write=5675 bw_util=0.007003
n_activity=151719 dram_eff=0.4368
bk0: 1760a 9436062i bk1: 1788a 9434299i bk2: 1604a 9437601i bk3: 1516a 9438112i bk4: 1724a 9438800i bk5: 1760a 9437846i bk6: 1692a 9438341i bk7: 1684a 9436651i bk8: 1552a 9437876i bk9: 1676a 9435226i bk10: 1740a 9433790i bk11: 1640a 9435386i bk12: 1860a 9431989i bk13: 1788a 9432932i bk14: 1864a 9433001i bk15: 1816a 9431451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.149295
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9464236 n_nop=9424770 n_act=3354 n_pre=3338 n_req=9494 n_rd=27240 n_write=5534 bw_util=0.006926
n_activity=150357 dram_eff=0.4359
bk0: 1768a 9433681i bk1: 1796a 9435268i bk2: 1644a 9436832i bk3: 1760a 9437509i bk4: 1620a 9437396i bk5: 1568a 9435681i bk6: 1624a 9438296i bk7: 1704a 9436997i bk8: 1636a 9435981i bk9: 1728a 9436040i bk10: 1680a 9435476i bk11: 1568a 9435716i bk12: 1676a 9433622i bk13: 1772a 9433054i bk14: 1796a 9432243i bk15: 1900a 9430304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.147159

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3400, Miss_rate = 0.058, Pending_hits = 849, Reservation_fails = 4
L2_cache_bank[1]: Access = 59051, Miss = 3524, Miss_rate = 0.060, Pending_hits = 818, Reservation_fails = 6
L2_cache_bank[2]: Access = 58449, Miss = 3405, Miss_rate = 0.058, Pending_hits = 805, Reservation_fails = 8
L2_cache_bank[3]: Access = 58602, Miss = 3417, Miss_rate = 0.058, Pending_hits = 808, Reservation_fails = 8
L2_cache_bank[4]: Access = 58273, Miss = 3400, Miss_rate = 0.058, Pending_hits = 807, Reservation_fails = 5
L2_cache_bank[5]: Access = 59175, Miss = 3588, Miss_rate = 0.061, Pending_hits = 823, Reservation_fails = 7
L2_cache_bank[6]: Access = 59423, Miss = 3558, Miss_rate = 0.060, Pending_hits = 829, Reservation_fails = 4
L2_cache_bank[7]: Access = 58618, Miss = 3387, Miss_rate = 0.058, Pending_hits = 802, Reservation_fails = 6
L2_cache_bank[8]: Access = 58906, Miss = 3426, Miss_rate = 0.058, Pending_hits = 835, Reservation_fails = 1
L2_cache_bank[9]: Access = 59092, Miss = 3442, Miss_rate = 0.058, Pending_hits = 830, Reservation_fails = 5
L2_cache_bank[10]: Access = 59066, Miss = 3466, Miss_rate = 0.059, Pending_hits = 802, Reservation_fails = 3
L2_cache_bank[11]: Access = 59215, Miss = 3460, Miss_rate = 0.058, Pending_hits = 837, Reservation_fails = 10
L2_cache_bank[12]: Access = 59078, Miss = 3523, Miss_rate = 0.060, Pending_hits = 835, Reservation_fails = 2
L2_cache_bank[13]: Access = 59542, Miss = 3543, Miss_rate = 0.060, Pending_hits = 833, Reservation_fails = 7
L2_cache_bank[14]: Access = 58810, Miss = 3473, Miss_rate = 0.059, Pending_hits = 806, Reservation_fails = 3
L2_cache_bank[15]: Access = 58698, Miss = 3484, Miss_rate = 0.059, Pending_hits = 816, Reservation_fails = 4
L2_cache_bank[16]: Access = 79893, Miss = 3473, Miss_rate = 0.043, Pending_hits = 962, Reservation_fails = 3
L2_cache_bank[17]: Access = 58355, Miss = 3430, Miss_rate = 0.059, Pending_hits = 800, Reservation_fails = 3
L2_cache_bank[18]: Access = 58348, Miss = 3449, Miss_rate = 0.059, Pending_hits = 808, Reservation_fails = 2
L2_cache_bank[19]: Access = 58074, Miss = 3417, Miss_rate = 0.059, Pending_hits = 804, Reservation_fails = 4
L2_cache_bank[20]: Access = 58145, Miss = 3361, Miss_rate = 0.058, Pending_hits = 801, Reservation_fails = 3
L2_cache_bank[21]: Access = 58642, Miss = 3449, Miss_rate = 0.059, Pending_hits = 806, Reservation_fails = 7
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 76075
L2_total_cache_miss_rate = 0.0579
L2_total_cache_pending_hits = 18116
L2_total_cache_reservation_fails = 105
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 806904
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15859
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58733
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412769
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17335
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 104
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.073
	minimum = 6
	maximum = 841
Network latency average = 44.1696
	minimum = 6
	maximum = 592
Slowest packet = 2549111
Flit latency average = 52.8407
	minimum = 6
	maximum = 591
Slowest flit = 4169166
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0539162
	minimum = 0.0422303 (at node 22)
	maximum = 0.318476 (at node 44)
Accepted packet rate average = 0.0539162
	minimum = 0.0422303 (at node 22)
	maximum = 0.318476 (at node 44)
Injected flit rate average = 0.0808743
	minimum = 0.060838 (at node 45)
	maximum = 0.330716 (at node 44)
Accepted flit rate average= 0.0808743
	minimum = 0.0506763 (at node 22)
	maximum = 0.624711 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4953 (14 samples)
	minimum = 6 (14 samples)
	maximum = 309.571 (14 samples)
Network latency average = 17.1615 (14 samples)
	minimum = 6 (14 samples)
	maximum = 239.5 (14 samples)
Flit latency average = 18.2978 (14 samples)
	minimum = 6 (14 samples)
	maximum = 238.786 (14 samples)
Fragmentation average = 0.00234954 (14 samples)
	minimum = 0 (14 samples)
	maximum = 32.5714 (14 samples)
Injected packet rate average = 0.0278978 (14 samples)
	minimum = 0.0224357 (14 samples)
	maximum = 0.0954069 (14 samples)
Accepted packet rate average = 0.0278978 (14 samples)
	minimum = 0.0224357 (14 samples)
	maximum = 0.0954069 (14 samples)
Injected flit rate average = 0.0421028 (14 samples)
	minimum = 0.0287063 (14 samples)
	maximum = 0.116032 (14 samples)
Accepted flit rate average = 0.0421028 (14 samples)
	minimum = 0.0307949 (14 samples)
	maximum = 0.176251 (14 samples)
Injected packet size average = 1.50918 (14 samples)
Accepted packet size average = 1.50918 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 31 sec (4951 sec)
gpgpu_simulation_rate = 14570 (inst/sec)
gpgpu_simulation_rate = 1664 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 1117090
gpu_sim_insn = 17757560
gpu_ipc =      15.8963
gpu_tot_sim_cycle = 9584312
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =       9.3794
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1966558
gpu_stall_icnt2sh    = 7176112
partiton_reqs_in_parallel = 22946176
partiton_reqs_in_parallel_total    = 111795750
partiton_level_parallism =      20.5410
partiton_level_parallism_total  =      14.0586
partiton_reqs_in_parallel_util = 22946176
partiton_reqs_in_parallel_util_total    = 111795750
gpu_sim_cycle_parition_util = 1114104
gpu_tot_sim_cycle_parition_util    = 5096155
partiton_level_parallism_util =      20.5961
partiton_level_parallism_util_total  =      21.6967
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     167.1899 GB/Sec
L2_BW_total  =      32.4805 GB/Sec
gpu_total_sim_rate=12845

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619479
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5667, 4822, 5230, 4907, 4808, 5115, 5676, 4603, 4456, 5023, 5592, 4575, 5222, 5326, 5291, 5313, 4487, 5367, 5054, 4832, 5076, 4689, 5009, 5079, 5363, 4853, 4619, 4657, 4687, 4777, 4371, 4835, 4377, 4577, 5119, 4349, 3900, 4216, 4134, 4734, 4496, 4259, 4469, 4373, 4220, 4402, 4838, 4775, 4171, 3467, 3764, 3180, 3492, 3631, 3491, 3467, 3445, 3379, 3690, 3709, 3485, 3763, 3034, 3363, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 8184681
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8130952
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 48843
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9722105	W0_Idle:167564239	W0_Scoreboard:160620763	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1704 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 2009 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 9584274 
mrq_lat_table:101323 	2702 	3215 	23617 	11774 	8869 	12394 	18935 	21463 	7335 	282 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2619475 	555957 	24638 	14020 	2435 	2318 	8579 	10943 	12781 	13630 	18671 	730 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	839359 	242730 	1032443 	476315 	298235 	294060 	26255 	3508 	1637 	2343 	2365 	8541 	10766 	12849 	13543 	19322 	71 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	658333 	527779 	902465 	145062 	12738 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	605417 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2582 	266 	139 	52 	61 	29 	43 	45 	46 	35 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        35        38        21        23        16        16        16        16        30        24        36        44        44        44        23        45 
dram[1]:        41        40        33        28        16        16        17        16        30        30        43        26        44        38        34        31 
dram[2]:        39        40        16        29        16        16        16        16        30        28        40        43        42        35        43        23 
dram[3]:        27        31        25        31        17        16        16        16        30        30        35        45        18        34        47        42 
dram[4]:        41        23        22        27        16        16        16        16        29        30        43        44        42        32        47        46 
dram[5]:        40        45        33        28        16        16        16        16        29        30        25        43        48        36        45        41 
dram[6]:        48        42        27        36        16        16        17        16        30        20        23        26        42        42        40        28 
dram[7]:        25        43        23        16        16        16        16        16        29        29        42        42        39        26        41        46 
dram[8]:        43        34        30        28        16        16        17        16        30        29        38        43        81        20        32        44 
dram[9]:        47        40        18        29        16        16        16        16        32        33        34        33        19        31        27        43 
dram[10]:        34        24        20        27        17        16        16        16        32        32        23        44        44        42        45        42 
maximum service time to same row:
dram[0]:    228805    238593    478896    403510    242187    218437    468563    244427    278201    431495    332834    513748    325715    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232613    221113    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    191689    266664    299147    212460    275627    222270    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    222690    567428    269719    321837    354392    238938    361436    268952    551436    584035    447535    499050    747525    241601 
dram[4]:    204618    306908    271712    417946    239776    313649    227921    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    225319    376647    458191    358050    336072    455136    387904    402845    267494    240427    216411    347909    265856    471366    458017 
dram[6]:    202426    307636    308929    266337    268224    329934    427950    233602    254644    387833    221951    251938    421221    370351    391962    289203 
dram[7]:    477618    204273    221458    256466    231559    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293337 
dram[8]:    388439    295466    247089    268854    357969    310341    227975    240983    201523    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238893    210163    239096    255116    335491    471074    291452    202959    516484    496384    267846    503333    261308    496868    493711    239505 
dram[10]:    443420    202871    255962    222505    416755    285658    246211    289556    276797    290418    267779    281505    268757    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.743875  3.015464  3.010870  3.210084  2.620536  2.581250  2.731591  2.572383  2.726343  2.612676  2.758621  2.849490  2.961712  3.015184  2.662082  2.928118 
dram[1]:  2.911422  3.034314  3.201705  3.043597  2.662132  2.694711  2.732673  2.687059  2.742718  2.791563  2.997312  2.979275  2.892523  2.877880  2.887446  2.779141 
dram[2]:  2.781250  2.863426  3.232836  3.051948  2.708134  2.530364  2.645540  2.665116  2.803571  2.648402  2.830808  2.751152  2.777302  3.028261  2.762712  2.729783 
dram[3]:  2.833708  2.798578  3.221607  3.041775  2.560000  2.597826  2.713936  2.763033  2.664399  2.685366  2.915633  2.955224  2.792961  2.810869  2.752599  2.814499 
dram[4]:  2.861827  2.791284  3.065753  3.202073  2.544492  2.571739  2.692308  2.741007  2.696970  2.803483  2.809291  2.881773  3.035461  2.792576  2.781186  2.732143 
dram[5]:  2.902913  2.777523  3.202186  3.267606  2.496855  2.516949  2.693587  2.591518  2.814634  2.629808  2.737864  2.688488  2.752066  2.711656  2.827236  2.824847 
dram[6]:  2.807095  2.929412  3.301994  3.230769  2.509978  2.520518  2.669604  2.647059  2.765000  2.641379  2.839416  2.943877  2.735729  2.945824  2.713147  2.807692 
dram[7]:  2.868812  2.899522  3.148936  3.132565  2.606195  2.642398  2.626374  2.578588  2.593967  2.878307  2.777228  2.717592  2.784783  2.890351  2.764132  2.830867 
dram[8]:  2.792873  3.019560  2.986911  3.219718  2.751790  2.444915  2.722222  2.589800  2.921260  2.880519  2.888350  2.720482  3.202198  2.853982  2.873638  2.846482 
dram[9]:  2.915254  2.781737  3.048780  3.173780  2.597849  2.622472  2.702128  2.771144  2.745547  2.749409  2.757211  3.002825  2.770186  2.749478  2.852879  2.787321 
dram[10]:  2.949519  2.826790  2.949868  3.132231  2.595982  2.597647  2.746269  2.618721  2.767901  2.765550  3.077957  2.947230  2.937063  2.815287  2.753654  2.916318 
average row locality = 211909/75474 = 2.807709
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       917       892       850       874       878       926       864       865       804       833       832       834       965       992       979      1006 
dram[1]:       929       937       858       860       884       866       838       861       840       827       828       847       911       925       980       985 
dram[2]:       937       917       847       890       875       924       861       877       812       849       835       873       936       995       962       998 
dram[3]:       947       905       895       873       913       891       849       862       848       816       868       863       971       950       969       971 
dram[4]:       932       916       865       916       891       894       854       854       832       827       851       858       946       935       986      1002 
dram[5]:       913       912       881       879       898       889       857       869       850       805       837       861       957       965       997      1005 
dram[6]:       955       950       885       881       861       878       901       893       824       841       867       861       942       961       982      1002 
dram[7]:       882       916       900       847       898       919       880       863       829       824       842       857       947       955      1022       970 
dram[8]:       930       937       876       882       882       870       859       879       839       824       871       830       953       950       983       973 
dram[9]:       914       927       852       810       899       896       871       855       799       841       851       807       966       961       980       983 
dram[10]:       921       922       861       880       879       857       853       869       815       848       841       819       918       953       962      1001 
total reads: 157584
bank skew: 1022/799 = 1.28
chip skew: 14484/14176 = 1.02
number of total write accesses:
dram[0]:       315       278       258       272       296       313       286       290       262       280       288       283       350       398       376       379 
dram[1]:       320       301       269       257       290       255       266       281       290       298       287       303       327       324       354       374 
dram[2]:       309       320       236       285       257       326       266       269       287       311       286       321       361       398       342       386 
dram[3]:       314       276       268       292       303       304       261       304       327       285       307       325       378       343       355       349 
dram[4]:       290       301       254       320       310       289       301       289       325       300       298       312       338       344       374       375 
dram[5]:       283       299       291       281       293       299       277       292       304       289       291       330       375       361       394       382 
dram[6]:       311       295       274       295       271       289       311       277       282       308       300       293       352       344       380       385 
dram[7]:       277       296       284       240       280       315       315       269       289       264       280       317       334       363       396       369 
dram[8]:       324       298       265       261       271       284       317       289       274       285       319       299       504       340       336       362 
dram[9]:       290       322       273       231       309       271       272       259       280       322       296       256       372       356       358       380 
dram[10]:       306       302       257       257       284       247       251       278       306       308       304       298       342       373       357       393 
total reads: 54325
bank skew: 504/231 = 2.18
chip skew: 5041/4796 = 1.05
average mf latency per bank:
dram[0]:      31131     31400     32976     32271     31449     31824     33807     35315     35280     33956     32587     32522     28595     26864     26087     26942
dram[1]:      29288     31508     32005     33607     32052     33760     35015     33570     34798     33218     33435     31451     28600     28734     26732     27328
dram[2]:      29713     29728     32984     32419     34950     31729     34295     35558     34985     32056     32827     30722     27422     27189     28865     26207
dram[3]:      29855     30817     34733     31672     31124     31861     34535     35196     30517     32919     30632     30669     26671     28306     27423     27834
dram[4]:      31450     30581     33291     30153     32955     32541     33782     33745     33251     32500     32394     31662     28800     28231     27626     26576
dram[5]:      30860     31122     32242     31245     30707     30850     35481     35187     33686     31731     31438     30631     26315     27482     26927     26782
dram[6]:      29730     30710     32334     32453     33325     31850     33786     36255     34921     31701     30589     32604     27573     28430     27541     26679
dram[7]:      29791     30161     31719     33260     33158     30474     33026     35290     33790     33184     32662     30692     27611     27459     26434     27545
dram[8]:      30309     30665     32921     33095     35229     33754     33500     35946     33713     34138     30453     30751     28731     28733     28727     26018
dram[9]:      33102     29483     31236     35792     31100     32139     34928     37872     34206     32620     33014     32115     26943     27214     27458     25485
dram[10]:      30243     30505     32873     33615     32734     34404     38184     35139     32544     35036     32214     31663     28042     26317     26949     26557
maximum mf latency per bank:
dram[0]:     262386    262448    262375    266058    262504    262412    262350    262408    262383    262535    262632    262534    265958    272225    262118    262363
dram[1]:     265988    262413    262310    262368    262508    262478    266046    266052    262369    265880    262618    262614    262168    262184    262189    262198
dram[2]:     265982    262376    262351    262393    262377    266277    262216    262347    262136    265911    262594    262611    265781    265987    262153    262167
dram[3]:     262395    262439    266019    262468    262534    262350    262413    262334    262046    262589    262567    263207    262188    262172    262140    266321
dram[4]:     262420    265872    266075    262320    265948    262465    262384    262137    262173    262173    263088    262524    262135    262587    262160    262489
dram[5]:     262420    284595    266042    262315    262387    262489    262429    266130    262269    262413    262714    266154    262489    272169    262063    262555
dram[6]:     266112    262228    262391    265869    265544    262464    262351    262454    265865    265913    262535    262539    262140    262586    262502    262093
dram[7]:     262367    262425    262277    262654    265963    262332    262376    262474    262501    262551    262610    262716    262133    262144    262090    262127
dram[8]:     262404    265954    262408    262248    262490    262481    262452    262489    262525    262519    262654    262674    262121    262212    262557    262189
dram[9]:     266002    262398    262331    262746    262501    262473    262427    262441    262289    262635    262730    266010    262154    262371    262154    265815
dram[10]:     262399    262450    265804    262389    262371    262415    262507    262408    266035    262362    262483    262750    262133    262227    262435    262101
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11538507 n_nop=11455951 n_act=6863 n_pre=6847 n_req=19235 n_rd=57244 n_write=11602 bw_util=0.01193
n_activity=301195 dram_eff=0.4572
bk0: 3668a 11477949i bk1: 3568a 11479356i bk2: 3400a 11479138i bk3: 3496a 11480748i bk4: 3512a 11473465i bk5: 3704a 11476088i bk6: 3456a 11480052i bk7: 3460a 11482468i bk8: 3216a 11478026i bk9: 3332a 11480086i bk10: 3328a 11479621i bk11: 3336a 11477841i bk12: 3860a 11474185i bk13: 3968a 11468751i bk14: 3916a 11472372i bk15: 4024a 11473689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272879
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11538507 n_nop=11457254 n_act=6628 n_pre=6612 n_req=18972 n_rd=56704 n_write=11309 bw_util=0.01179
n_activity=295927 dram_eff=0.4597
bk0: 3716a 11473362i bk1: 3748a 11475665i bk2: 3432a 11481788i bk3: 3440a 11481050i bk4: 3536a 11473436i bk5: 3464a 11479137i bk6: 3352a 11482635i bk7: 3444a 11479013i bk8: 3360a 11480286i bk9: 3308a 11474936i bk10: 3312a 11478382i bk11: 3388a 11475643i bk12: 3644a 11476747i bk13: 3700a 11475935i bk14: 3920a 11474792i bk15: 3940a 11468910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270438
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11538507 n_nop=11455426 n_act=6934 n_pre=6918 n_req=19348 n_rd=57552 n_write=11677 bw_util=0.012
n_activity=303324 dram_eff=0.4565
bk0: 3748a 11476336i bk1: 3668a 11473912i bk2: 3388a 11483620i bk3: 3560a 11477961i bk4: 3500a 11480148i bk5: 3696a 11472652i bk6: 3444a 11480218i bk7: 3508a 11479023i bk8: 3248a 11478624i bk9: 3396a 11473843i bk10: 3340a 11479853i bk11: 3492a 11475096i bk12: 3744a 11472859i bk13: 3980a 11471799i bk14: 3848a 11473844i bk15: 3992a 11470867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274036
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11538507 n_nop=11455330 n_act=6926 n_pre=6910 n_req=19382 n_rd=57564 n_write=11777 bw_util=0.01202
n_activity=305364 dram_eff=0.4542
bk0: 3788a 11478193i bk1: 3620a 11477559i bk2: 3580a 11479601i bk3: 3492a 11477229i bk4: 3652a 11476289i bk5: 3564a 11474668i bk6: 3396a 11480140i bk7: 3448a 11480574i bk8: 3392a 11475799i bk9: 3264a 11481459i bk10: 3472a 11477520i bk11: 3452a 11478325i bk12: 3884a 11475197i bk13: 3800a 11471422i bk14: 3876a 11472800i bk15: 3884a 11472077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271497
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11538507 n_nop=11455429 n_act=6912 n_pre=6896 n_req=19379 n_rd=57436 n_write=11834 bw_util=0.01201
n_activity=303244 dram_eff=0.4569
bk0: 3728a 11478073i bk1: 3664a 11477789i bk2: 3460a 11484539i bk3: 3664a 11479860i bk4: 3564a 11476062i bk5: 3576a 11474855i bk6: 3416a 11479724i bk7: 3416a 11477217i bk8: 3328a 11474532i bk9: 3308a 11478969i bk10: 3404a 11478855i bk11: 3432a 11476321i bk12: 3784a 11475484i bk13: 3740a 11471745i bk14: 3944a 11471012i bk15: 4008a 11469438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271241
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11538507 n_nop=11455112 n_act=7024 n_pre=7008 n_req=19416 n_rd=57500 n_write=11863 bw_util=0.01202
n_activity=305042 dram_eff=0.4548
bk0: 3652a 11478323i bk1: 3648a 11476244i bk2: 3524a 11483614i bk3: 3516a 11480123i bk4: 3592a 11475643i bk5: 3556a 11478303i bk6: 3428a 11480869i bk7: 3476a 11478926i bk8: 3400a 11474819i bk9: 3220a 11476489i bk10: 3348a 11476659i bk11: 3444a 11473073i bk12: 3828a 11470330i bk13: 3860a 11471210i bk14: 3988a 11469138i bk15: 4020a 11466974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27178
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11538507 n_nop=11454965 n_act=6951 n_pre=6935 n_req=19451 n_rd=57936 n_write=11720 bw_util=0.01207
n_activity=306498 dram_eff=0.4545
bk0: 3820a 11475613i bk1: 3800a 11475172i bk2: 3540a 11480604i bk3: 3524a 11474658i bk4: 3444a 11476834i bk5: 3512a 11475326i bk6: 3604a 11476394i bk7: 3572a 11478102i bk8: 3296a 11481030i bk9: 3364a 11475431i bk10: 3468a 11474415i bk11: 3444a 11476429i bk12: 3768a 11474325i bk13: 3844a 11476069i bk14: 3928a 11472095i bk15: 4008a 11470189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2705
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11538507 n_nop=11455740 n_act=6905 n_pre=6889 n_req=19239 n_rd=57404 n_write=11569 bw_util=0.01196
n_activity=301713 dram_eff=0.4572
bk0: 3528a 11477961i bk1: 3664a 11478783i bk2: 3600a 11478919i bk3: 3388a 11482179i bk4: 3592a 11480001i bk5: 3676a 11473593i bk6: 3520a 11477799i bk7: 3452a 11480143i bk8: 3316a 11478697i bk9: 3296a 11478934i bk10: 3368a 11474794i bk11: 3428a 11473842i bk12: 3788a 11473563i bk13: 3820a 11475503i bk14: 4088a 11470588i bk15: 3880a 11472693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269636
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11538507 n_nop=11455928 n_act=6797 n_pre=6781 n_req=19366 n_rd=57352 n_write=11649 bw_util=0.01196
n_activity=301378 dram_eff=0.4579
bk0: 3720a 11473681i bk1: 3748a 11473166i bk2: 3504a 11478208i bk3: 3528a 11478146i bk4: 3528a 11481099i bk5: 3480a 11475692i bk6: 3436a 11479353i bk7: 3516a 11477689i bk8: 3356a 11480303i bk9: 3296a 11479334i bk10: 3484a 11470732i bk11: 3320a 11475572i bk12: 3812a 11474205i bk13: 3800a 11474581i bk14: 3932a 11473020i bk15: 3892a 11473846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272029
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11538507 n_nop=11456670 n_act=6800 n_pre=6784 n_req=19059 n_rd=56848 n_write=11405 bw_util=0.01183
n_activity=296836 dram_eff=0.4599
bk0: 3656a 11480476i bk1: 3708a 11476137i bk2: 3408a 11479874i bk3: 3240a 11482105i bk4: 3596a 11479949i bk5: 3584a 11483001i bk6: 3484a 11482893i bk7: 3420a 11480395i bk8: 3196a 11480846i bk9: 3364a 11477493i bk10: 3404a 11477704i bk11: 3228a 11479960i bk12: 3864a 11472181i bk13: 3844a 11471201i bk14: 3920a 11474069i bk15: 3932a 11472648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269601
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11538507 n_nop=11456818 n_act=6735 n_pre=6719 n_req=19062 n_rd=56796 n_write=11439 bw_util=0.01183
n_activity=298372 dram_eff=0.4574
bk0: 3684a 11474287i bk1: 3688a 11479122i bk2: 3444a 11481478i bk3: 3520a 11482945i bk4: 3516a 11478938i bk5: 3428a 11478204i bk6: 3412a 11481222i bk7: 3476a 11478730i bk8: 3260a 11479258i bk9: 3392a 11478085i bk10: 3364a 11475833i bk11: 3276a 11477294i bk12: 3672a 11472382i bk13: 3812a 11470895i bk14: 3848a 11474246i bk15: 4004a 11469888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269409

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7089, Miss_rate = 0.048, Pending_hits = 1340, Reservation_fails = 5
L2_cache_bank[1]: Access = 148856, Miss = 7222, Miss_rate = 0.049, Pending_hits = 1335, Reservation_fails = 7
L2_cache_bank[2]: Access = 147823, Miss = 7068, Miss_rate = 0.048, Pending_hits = 1291, Reservation_fails = 9
L2_cache_bank[3]: Access = 148284, Miss = 7108, Miss_rate = 0.048, Pending_hits = 1298, Reservation_fails = 11
L2_cache_bank[4]: Access = 147672, Miss = 7065, Miss_rate = 0.048, Pending_hits = 1313, Reservation_fails = 6
L2_cache_bank[5]: Access = 148430, Miss = 7323, Miss_rate = 0.049, Pending_hits = 1317, Reservation_fails = 7
L2_cache_bank[6]: Access = 149351, Miss = 7260, Miss_rate = 0.049, Pending_hits = 1332, Reservation_fails = 5
L2_cache_bank[7]: Access = 148038, Miss = 7131, Miss_rate = 0.048, Pending_hits = 1297, Reservation_fails = 6
L2_cache_bank[8]: Access = 148602, Miss = 7157, Miss_rate = 0.048, Pending_hits = 1369, Reservation_fails = 1
L2_cache_bank[9]: Access = 148850, Miss = 7202, Miss_rate = 0.048, Pending_hits = 1335, Reservation_fails = 5
L2_cache_bank[10]: Access = 148576, Miss = 7190, Miss_rate = 0.048, Pending_hits = 1303, Reservation_fails = 5
L2_cache_bank[11]: Access = 148852, Miss = 7185, Miss_rate = 0.048, Pending_hits = 1353, Reservation_fails = 11
L2_cache_bank[12]: Access = 148563, Miss = 7217, Miss_rate = 0.049, Pending_hits = 1332, Reservation_fails = 3
L2_cache_bank[13]: Access = 149723, Miss = 7267, Miss_rate = 0.049, Pending_hits = 1346, Reservation_fails = 7
L2_cache_bank[14]: Access = 148753, Miss = 7200, Miss_rate = 0.048, Pending_hits = 1328, Reservation_fails = 4
L2_cache_bank[15]: Access = 148540, Miss = 7151, Miss_rate = 0.048, Pending_hits = 1316, Reservation_fails = 4
L2_cache_bank[16]: Access = 169949, Miss = 7193, Miss_rate = 0.042, Pending_hits = 1485, Reservation_fails = 3
L2_cache_bank[17]: Access = 148545, Miss = 7145, Miss_rate = 0.048, Pending_hits = 1306, Reservation_fails = 3
L2_cache_bank[18]: Access = 147151, Miss = 7132, Miss_rate = 0.048, Pending_hits = 1298, Reservation_fails = 3
L2_cache_bank[19]: Access = 147135, Miss = 7080, Miss_rate = 0.048, Pending_hits = 1291, Reservation_fails = 5
L2_cache_bank[20]: Access = 147085, Miss = 7050, Miss_rate = 0.048, Pending_hits = 1300, Reservation_fails = 3
L2_cache_bank[21]: Access = 148069, Miss = 7149, Miss_rate = 0.048, Pending_hits = 1298, Reservation_fails = 8
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 157584
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 29183
L2_total_cache_reservation_fails = 121
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2089728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1007809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27494
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.1709
	minimum = 6
	maximum = 1652
Network latency average = 35.3181
	minimum = 6
	maximum = 1251
Slowest packet = 3001922
Flit latency average = 29.4562
	minimum = 6
	maximum = 1251
Slowest flit = 4960710
Fragmentation average = 0.0674362
	minimum = 0
	maximum = 906
Injected packet rate average = 0.0352781
	minimum = 0.0303866 (at node 22)
	maximum = 0.0403683 (at node 45)
Accepted packet rate average = 0.0352781
	minimum = 0.0303866 (at node 22)
	maximum = 0.0403683 (at node 45)
Injected flit rate average = 0.0629399
	minimum = 0.039619 (at node 22)
	maximum = 0.0916212 (at node 45)
Accepted flit rate average= 0.0629399
	minimum = 0.0518607 (at node 46)
	maximum = 0.0749954 (at node 10)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.8736 (15 samples)
	minimum = 6 (15 samples)
	maximum = 399.067 (15 samples)
Network latency average = 18.3719 (15 samples)
	minimum = 6 (15 samples)
	maximum = 306.933 (15 samples)
Flit latency average = 19.0417 (15 samples)
	minimum = 6 (15 samples)
	maximum = 306.267 (15 samples)
Fragmentation average = 0.00668865 (15 samples)
	minimum = 0 (15 samples)
	maximum = 90.8 (15 samples)
Injected packet rate average = 0.0283898 (15 samples)
	minimum = 0.0229657 (15 samples)
	maximum = 0.0917376 (15 samples)
Accepted packet rate average = 0.0283898 (15 samples)
	minimum = 0.0229657 (15 samples)
	maximum = 0.0917376 (15 samples)
Injected flit rate average = 0.0434919 (15 samples)
	minimum = 0.0294338 (15 samples)
	maximum = 0.114405 (15 samples)
Accepted flit rate average = 0.0434919 (15 samples)
	minimum = 0.0321993 (15 samples)
	maximum = 0.169501 (15 samples)
Injected packet size average = 1.53196 (15 samples)
Accepted packet size average = 1.53196 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 56 min, 38 sec (6998 sec)
gpgpu_simulation_rate = 12845 (inst/sec)
gpgpu_simulation_rate = 1369 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15148
gpu_sim_insn = 5617924
gpu_ipc =     370.8690
gpu_tot_sim_cycle = 9821610
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =       9.7247
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1966703
gpu_stall_icnt2sh    = 7176297
partiton_reqs_in_parallel = 333111
partiton_reqs_in_parallel_total    = 134741926
partiton_level_parallism =      21.9904
partiton_level_parallism_total  =      13.7528
partiton_reqs_in_parallel_util = 333111
partiton_reqs_in_parallel_util_total    = 134741926
gpu_sim_cycle_parition_util = 15148
gpu_tot_sim_cycle_parition_util    = 6210259
partiton_level_parallism_util =      21.9904
partiton_level_parallism_util_total  =      21.6974
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     255.6377 GB/Sec
L2_BW_total  =      32.0900 GB/Sec
gpu_total_sim_rate=13538

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742079
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5847, 5002, 5410, 5087, 4988, 5295, 5856, 4783, 4636, 5203, 5772, 4755, 5402, 5506, 5471, 5493, 4667, 5547, 5234, 5012, 5256, 4869, 5189, 5259, 5543, 5033, 4799, 4837, 4867, 4957, 4551, 5015, 4521, 4721, 5263, 4493, 4044, 4360, 4278, 4878, 4640, 4403, 4613, 4517, 4364, 4546, 4982, 4919, 4315, 3611, 3908, 3324, 3636, 3775, 3635, 3611, 3589, 3523, 3834, 3853, 3629, 3907, 3178, 3507, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 8491403
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8437654
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 48863
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10237265	W0_Idle:167639982	W0_Scoreboard:160680410	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1704 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1987 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 9821609 
mrq_lat_table:105077 	2745 	3490 	24528 	12097 	9047 	12607 	19094 	21468 	7335 	282 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2653420 	562851 	24654 	14020 	2435 	2318 	8579 	10943 	12781 	13630 	18671 	730 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	843001 	244061 	1033787 	484292 	320665 	297982 	26464 	3508 	1637 	2343 	2365 	8541 	10766 	12849 	13543 	19322 	71 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	665827 	528454 	902467 	145062 	12738 	170 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	638101 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2612 	267 	139 	52 	61 	29 	43 	45 	46 	35 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        35        38        21        23        16        16        16        16        30        24        40        44        44        44        39        45 
dram[1]:        41        40        33        35        16        16        17        16        30        30        43        31        44        44        41        31 
dram[2]:        39        40        16        29        16        16        16        16        30        30        40        46        42        35        43        23 
dram[3]:        27        31        25        31        17        16        16        16        30        30        35        45        18        34        47        42 
dram[4]:        41        23        22        27        16        16        16        16        29        30        44        44        42        32        47        46 
dram[5]:        43        45        33        28        16        16        16        16        29        30        25        43        48        36        45        41 
dram[6]:        48        42        43        36        16        16        17        16        30        29        23        43        42        42        40        37 
dram[7]:        25        43        23        16        16        16        16        16        29        29        42        42        39        26        41        46 
dram[8]:        43        34        37        28        16        16        17        16        30        29        40        47       102        20        42        44 
dram[9]:        47        40        18        29        16        16        16        16        33        33        44        33        19        31        31        43 
dram[10]:        34        24        20        27        17        16        16        16        32        33        44        44        44        42        45        42 
maximum service time to same row:
dram[0]:    228805    238593    478896    403510    242187    218437    468563    244427    278201    431495    332834    513748    325715    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232613    221113    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    191689    266664    299147    212460    275627    222270    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    222690    567428    269719    321837    354392    238938    361436    268952    551436    584035    447535    499050    747525    241601 
dram[4]:    204618    306908    271712    417946    239776    313649    227921    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    225319    376647    458191    358050    336072    455136    387904    402845    267494    240427    216411    347909    265856    471366    458017 
dram[6]:    202426    307636    308929    266337    268224    329934    427950    233602    254644    387833    221951    251938    421221    370351    391962    289203 
dram[7]:    477618    204273    221458    256466    231559    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293337 
dram[8]:    388439    295466    247089    268854    357969    310341    227975    240983    201523    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238893    210163    239096    255116    335491    471074    291452    202959    516484    496384    267846    503333    261308    496868    493711    239505 
dram[10]:    443420    202871    255962    222505    416755    285658    246211    289556    276797    290418    267779    281505    268757    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.842222  3.117647  3.124324  3.329609  2.630290  2.590437  2.727488  2.565410  2.779747  2.676815  2.845588  2.956743  3.053933  3.096983  2.736328  3.014768 
dram[1]:  2.993056  3.121655  3.294944  3.151351  2.669683  2.694511  2.732673  2.687059  2.808717  2.844828  3.085333  3.064103  2.972158  2.967890  2.965591  2.853658 
dram[2]:  2.875278  2.940367  3.357143  3.160622  2.717340  2.541414  2.644028  2.661253  2.868020  2.702948  2.931990  2.846330  2.851064  3.123644  2.842105  2.811024 
dram[3]:  2.923937  2.891510  3.321429  3.132124  2.569328  2.598272  2.712195  2.758865  2.726244  2.734299  3.012376  3.062035  2.878099  2.904555  2.842324  2.900000 
dram[4]:  2.942130  2.885584  3.177596  3.312661  2.553911  2.581345  2.692308  2.741007  2.750000  2.870968  2.905109  2.970660  3.119718  2.872017  2.861789  2.815842 
dram[5]:  2.995181  2.867277  3.313351  3.384831  2.497908  2.520085  2.693587  2.591518  2.880779  2.693046  2.837772  2.773543  2.841237  2.793878  2.914807  2.891129 
dram[6]:  2.891593  3.021127  3.394366  3.342466  2.504405  2.514957  2.671806  2.645598  2.825871  2.694064  2.934466  3.035443  2.816456  3.036036  2.793241  2.881288 
dram[7]:  2.965517  2.995227  3.254642  3.246418  2.602649  2.645299  2.622807  2.573696  2.647465  2.939633  2.874074  2.803695  2.872017  2.973742  2.846303  2.897490 
dram[8]:  2.871681  3.119512  3.077922  3.325843  2.752381  2.456660  2.718245  2.592018  2.974026  2.943152  2.973430  2.822542  3.488017  2.942605  2.952381  2.919492 
dram[9]:  3.014493  2.875556  3.161725  3.287879  2.600858  2.625561  2.702128  2.771144  2.817722  2.820755  2.847255  3.115493  2.855372  2.841667  2.917722  2.871428 
dram[10]:  3.057554  2.921659  3.060526  3.250000  2.589800  2.591121  2.746269  2.618721  2.835381  2.833333  3.181818  3.055263  3.037209  2.906780  2.850000  2.997921 
average row locality = 217770/75784 = 2.873562
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       933       908       866       890       880       928       864       865       814       843       848       850       981      1008       995      1022 
dram[1]:       945       953       874       876       886       868       838       861       850       837       844       863       927       941       996      1001 
dram[2]:       953       933       863       906       878       927       861       877       822       859       851       889       952      1011       978      1014 
dram[3]:       963       921       911       889       915       893       849       862       858       826       884       879       987       966       985       987 
dram[4]:       948       932       881       932       893       896       854       854       842       837       867       874       962       951      1002      1018 
dram[5]:       929       928       897       895       899       890       857       869       860       815       853       877       973       981      1013      1021 
dram[6]:       971       966       901       897       862       880       901       893       834       851       883       877       958       977       998      1018 
dram[7]:       898       932       916       863       898       920       880       863       839       834       858       873       963       971      1038       986 
dram[8]:       946       953       892       898       883       872       859       879       849       834       887       846       970       966       999       989 
dram[9]:       930       943       868       826       900       897       871       855       810       852       867       823       982       977       996       999 
dram[10]:       937       938       877       896       880       858       853       869       826       859       857       835       934       969       978      1017 
total reads: 159604
bank skew: 1038/810 = 1.28
chip skew: 14667/14360 = 1.02
number of total write accesses:
dram[0]:       346       311       290       302       301       318       287       292       284       300       313       312       378       429       406       407 
dram[1]:       348       330       299       290       294       261       266       281       310       318       313       332       354       353       383       403 
dram[2]:       338       349       265       314       266       331       268       270       308       333       313       352       388       429       372       414 
dram[3]:       344       305       298       320       308       310       263       305       347       306       333       355       406       373       385       376 
dram[4]:       323       329       282       350       315       294       301       289       346       320       327       341       367       373       406       404 
dram[5]:       314       325       319       310       295       302       277       292       324       308       319       360       405       388       424       413 
dram[6]:       336       321       304       323       275       297       312       279       302       329       326       322       377       371       407       414 
dram[7]:       306       323       311       270       281       318       316       272       310       286       306       341       361       388       425       399 
dram[8]:       352       326       293       286       273       290       318       290       296       305       344       331       631       367       365       389 
dram[9]:       318       351       305       259       312       274       272       259       303       344       326       283       400       387       387       408 
dram[10]:       338       330       286       287       288       251       251       278       328       331       333       326       372       403       390       425 
total reads: 58166
bank skew: 631/251 = 2.51
chip skew: 5456/5135 = 1.06
average mf latency per bank:
dram[0]:      30011     30163     31630     31048     31290     31672     33809     35286     34296     33107     31480     31307     27699     26014     25259     26141
dram[1]:      28313     30426     30774     32220     31917     33550     35048     33602     33939     32397     32265     30308     27672     27766     25888     26480
dram[2]:      28699     28706     31694     31246     34613     31554     34267     35559     34068     31236     31657     29600     26573     26330     27911     25428
dram[3]:      28826     29709     33434     30543     30973     31677     34506     35197     29798     32061     29616     29568     25858     27364     26531     26985
dram[4]:      30260     29537     32056     29094     32792     32377     33813     33777     32424     31700     31216     30530     27855     27301     26713     25763
dram[5]:      29716     30101     31099     30102     30658     30775     35513     35219     32873     30955     30301     29532     25467     26649     26093     25932
dram[6]:      28820     29731     31123     31307     33208     31608     33788     36225     34042     30911     29569     31425     26757     27554     26726     25870
dram[7]:      28702     29152     30631     31936     33160     30403     33032     35231     32923     32280     31530     29725     26748     26662     25650     26660
dram[8]:      29309     29636     31726     31975     35172     33553     33510     35951     32825     33289     29490     29547     27355     27842     27815     25238
dram[9]:      31958     28481     29982     34368     31026     32060     34963     37909     33208     31764     31786     30914     26116     26308     26593     24716
dram[10]:      29129     29470     31627     32332     32625     34281     38220     35172     31659     34078     31040     30506     27086     25465     26014     25700
maximum mf latency per bank:
dram[0]:     262386    262448    262375    266058    262504    262412    262350    262408    262383    262535    262632    262534    265958    272225    262118    262363
dram[1]:     265988    262413    262310    262368    262508    262478    266046    266052    262369    265880    262618    262614    262168    262184    262189    262198
dram[2]:     265982    262376    262351    262393    262377    266277    262216    262347    262136    265911    262594    262611    265781    265987    262153    262167
dram[3]:     262395    262439    266019    262468    262534    262350    262413    262334    262046    262589    262567    263207    262188    262172    262140    266321
dram[4]:     262420    265872    266075    262320    265948    262465    262384    262137    262173    262173    263088    262524    262135    262587    262160    262489
dram[5]:     262420    284595    266042    262315    262387    262489    262429    266130    262269    262413    262714    266154    262489    272169    262063    262555
dram[6]:     266112    262228    262391    265869    265544    262464    262351    262454    265865    265913    262535    262539    262140    262586    262502    262093
dram[7]:     262367    262425    262277    262654    265963    262332    262376    262474    262501    262551    262610    262716    262133    262144    262090    262127
dram[8]:     262404    265954    262408    262248    262490    262481    262452    262489    262525    262519    262654    262674    262121    262212    262557    262189
dram[9]:     266002    262398    262331    262746    262501    262473    262427    262441    262289    262635    262730    266010    262154    262371    262154    265815
dram[10]:     262399    262450    265804    262389    262371    262415    262507    262408    266035    262362    262483    262750    262133    262227    262435    262101
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11566633 n_nop=11482894 n_act=6891 n_pre=6875 n_req=19771 n_rd=57980 n_write=11993 bw_util=0.0121
n_activity=307567 dram_eff=0.455
bk0: 3732a 11505615i bk1: 3632a 11506901i bk2: 3464a 11506789i bk3: 3560a 11508405i bk4: 3520a 11501499i bk5: 3712a 11504120i bk6: 3456a 11508146i bk7: 3460a 11510504i bk8: 3256a 11505608i bk9: 3372a 11507751i bk10: 3392a 11507210i bk11: 3400a 11505478i bk12: 3924a 11501777i bk13: 4032a 11496392i bk14: 3980a 11499976i bk15: 4088a 11501305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273159
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11566633 n_nop=11484179 n_act=6667 n_pre=6651 n_req=19495 n_rd=57440 n_write=11696 bw_util=0.01195
n_activity=302551 dram_eff=0.457
bk0: 3780a 11501017i bk1: 3812a 11503213i bk2: 3496a 11509387i bk3: 3504a 11508654i bk4: 3544a 11501452i bk5: 3472a 11507106i bk6: 3352a 11510755i bk7: 3444a 11507137i bk8: 3400a 11507981i bk9: 3348a 11502539i bk10: 3376a 11505965i bk11: 3452a 11503142i bk12: 3708a 11504344i bk13: 3764a 11503520i bk14: 3984a 11502446i bk15: 4004a 11496536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270829
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11566633 n_nop=11482352 n_act=6963 n_pre=6947 n_req=19884 n_rd=58296 n_write=12075 bw_util=0.01217
n_activity=309763 dram_eff=0.4544
bk0: 3812a 11504011i bk1: 3732a 11501445i bk2: 3452a 11511284i bk3: 3624a 11505600i bk4: 3512a 11508091i bk5: 3708a 11500666i bk6: 3444a 11508296i bk7: 3508a 11507111i bk8: 3288a 11506286i bk9: 3436a 11501485i bk10: 3404a 11507540i bk11: 3556a 11502747i bk12: 3808a 11500466i bk13: 4044a 11499385i bk14: 3912a 11501459i bk15: 4056a 11498477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274316
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11566633 n_nop=11482287 n_act=6953 n_pre=6937 n_req=19909 n_rd=58300 n_write=12156 bw_util=0.01218
n_activity=311593 dram_eff=0.4522
bk0: 3852a 11505789i bk1: 3684a 11505166i bk2: 3644a 11507126i bk3: 3556a 11504850i bk4: 3660a 11504334i bk5: 3572a 11502662i bk6: 3396a 11508222i bk7: 3448a 11508657i bk8: 3432a 11503467i bk9: 3304a 11509015i bk10: 3536a 11505135i bk11: 3516a 11505902i bk12: 3948a 11502836i bk13: 3864a 11499057i bk14: 3940a 11500440i bk15: 3948a 11499715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272016
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11566633 n_nop=11482378 n_act=6941 n_pre=6925 n_req=19910 n_rd=58172 n_write=12217 bw_util=0.01217
n_activity=309635 dram_eff=0.4547
bk0: 3792a 11505521i bk1: 3728a 11505424i bk2: 3524a 11512199i bk3: 3728a 11507477i bk4: 3572a 11504101i bk5: 3584a 11502894i bk6: 3416a 11507851i bk7: 3416a 11505346i bk8: 3368a 11502175i bk9: 3348a 11506656i bk10: 3468a 11506460i bk11: 3496a 11503920i bk12: 3848a 11503022i bk13: 3804a 11499305i bk14: 4008a 11498530i bk15: 4072a 11497077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271398
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11566633 n_nop=11482114 n_act=7046 n_pre=7030 n_req=19932 n_rd=58228 n_write=12215 bw_util=0.01218
n_activity=311133 dram_eff=0.4528
bk0: 3716a 11505898i bk1: 3712a 11503923i bk2: 3588a 11511250i bk3: 3580a 11507762i bk4: 3596a 11503705i bk5: 3560a 11506378i bk6: 3428a 11508992i bk7: 3476a 11507051i bk8: 3440a 11502510i bk9: 3260a 11504182i bk10: 3412a 11504262i bk11: 3508a 11500642i bk12: 3892a 11497949i bk13: 3924a 11498910i bk14: 4052a 11496777i bk15: 4084a 11494557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272167
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11566633 n_nop=11481918 n_act=6982 n_pre=6966 n_req=19962 n_rd=58668 n_write=12099 bw_util=0.01224
n_activity=312838 dram_eff=0.4524
bk0: 3884a 11503290i bk1: 3864a 11502864i bk2: 3604a 11508178i bk3: 3588a 11502295i bk4: 3448a 11504848i bk5: 3520a 11503216i bk6: 3604a 11504508i bk7: 3572a 11506186i bk8: 3336a 11508703i bk9: 3404a 11503018i bk10: 3532a 11502090i bk11: 3508a 11503978i bk12: 3832a 11501993i bk13: 3908a 11503749i bk14: 3992a 11499729i bk15: 4072a 11497808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11566633 n_nop=11482721 n_act=6932 n_pre=6916 n_req=19745 n_rd=58128 n_write=11936 bw_util=0.01211
n_activity=307933 dram_eff=0.4551
bk0: 3592a 11505636i bk1: 3728a 11506432i bk2: 3664a 11506644i bk3: 3452a 11509778i bk4: 3592a 11508092i bk5: 3680a 11501647i bk6: 3520a 11505875i bk7: 3452a 11508202i bk8: 3356a 11506305i bk9: 3336a 11506532i bk10: 3432a 11502429i bk11: 3492a 11501473i bk12: 3852a 11501277i bk13: 3884a 11503205i bk14: 4152a 11498311i bk15: 3944a 11500215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26987
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11566633 n_nop=11482781 n_act=6829 n_pre=6813 n_req=19978 n_rd=58088 n_write=12122 bw_util=0.01214
n_activity=308336 dram_eff=0.4554
bk0: 3784a 11501407i bk1: 3812a 11500853i bk2: 3568a 11505968i bk3: 3592a 11505880i bk4: 3532a 11509171i bk5: 3488a 11503729i bk6: 3436a 11507443i bk7: 3516a 11505805i bk8: 3396a 11507688i bk9: 3336a 11506811i bk10: 3548a 11498491i bk11: 3384a 11503219i bk12: 3880a 11501594i bk13: 3864a 11502242i bk14: 3996a 11500705i bk15: 3956a 11501476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.273197
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11566633 n_nop=11483646 n_act=6823 n_pre=6807 n_req=19584 n_rd=57584 n_write=11773 bw_util=0.01199
n_activity=302999 dram_eff=0.4578
bk0: 3720a 11508092i bk1: 3772a 11503775i bk2: 3472a 11507416i bk3: 3304a 11509715i bk4: 3600a 11508022i bk5: 3588a 11511075i bk6: 3484a 11511019i bk7: 3420a 11508523i bk8: 3240a 11508465i bk9: 3408a 11505102i bk10: 3468a 11505258i bk11: 3292a 11507598i bk12: 3928a 11499822i bk13: 3908a 11498853i bk14: 3984a 11501628i bk15: 3996a 11500360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.270007
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11566633 n_nop=11483784 n_act=6758 n_pre=6742 n_req=19600 n_rd=57532 n_write=11817 bw_util=0.01199
n_activity=304736 dram_eff=0.4551
bk0: 3748a 11501971i bk1: 3752a 11506766i bk2: 3508a 11509178i bk3: 3584a 11510561i bk4: 3520a 11506927i bk5: 3432a 11506199i bk6: 3412a 11509343i bk7: 3476a 11506856i bk8: 3304a 11506887i bk9: 3436a 11505649i bk10: 3428a 11503441i bk11: 3340a 11504948i bk12: 3736a 11500030i bk13: 3876a 11498588i bk14: 3912a 11501842i bk15: 4068a 11497435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269887

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7181, Miss_rate = 0.048, Pending_hits = 1414, Reservation_fails = 8
L2_cache_bank[1]: Access = 150344, Miss = 7314, Miss_rate = 0.049, Pending_hits = 1416, Reservation_fails = 8
L2_cache_bank[2]: Access = 149311, Miss = 7160, Miss_rate = 0.048, Pending_hits = 1356, Reservation_fails = 12
L2_cache_bank[3]: Access = 149772, Miss = 7200, Miss_rate = 0.048, Pending_hits = 1372, Reservation_fails = 12
L2_cache_bank[4]: Access = 149160, Miss = 7158, Miss_rate = 0.048, Pending_hits = 1386, Reservation_fails = 8
L2_cache_bank[5]: Access = 149918, Miss = 7416, Miss_rate = 0.049, Pending_hits = 1392, Reservation_fails = 8
L2_cache_bank[6]: Access = 150839, Miss = 7352, Miss_rate = 0.049, Pending_hits = 1406, Reservation_fails = 6
L2_cache_bank[7]: Access = 149526, Miss = 7223, Miss_rate = 0.048, Pending_hits = 1370, Reservation_fails = 8
L2_cache_bank[8]: Access = 150090, Miss = 7249, Miss_rate = 0.048, Pending_hits = 1446, Reservation_fails = 4
L2_cache_bank[9]: Access = 150338, Miss = 7294, Miss_rate = 0.049, Pending_hits = 1409, Reservation_fails = 5
L2_cache_bank[10]: Access = 150064, Miss = 7281, Miss_rate = 0.049, Pending_hits = 1379, Reservation_fails = 6
L2_cache_bank[11]: Access = 150340, Miss = 7276, Miss_rate = 0.048, Pending_hits = 1423, Reservation_fails = 11
L2_cache_bank[12]: Access = 150051, Miss = 7308, Miss_rate = 0.049, Pending_hits = 1393, Reservation_fails = 3
L2_cache_bank[13]: Access = 151211, Miss = 7359, Miss_rate = 0.049, Pending_hits = 1413, Reservation_fails = 10
L2_cache_bank[14]: Access = 150240, Miss = 7290, Miss_rate = 0.049, Pending_hits = 1395, Reservation_fails = 7
L2_cache_bank[15]: Access = 150024, Miss = 7242, Miss_rate = 0.048, Pending_hits = 1379, Reservation_fails = 6
L2_cache_bank[16]: Access = 179602, Miss = 7285, Miss_rate = 0.041, Pending_hits = 1646, Reservation_fails = 6
L2_cache_bank[17]: Access = 150021, Miss = 7237, Miss_rate = 0.048, Pending_hits = 1374, Reservation_fails = 4
L2_cache_bank[18]: Access = 148630, Miss = 7224, Miss_rate = 0.049, Pending_hits = 1372, Reservation_fails = 5
L2_cache_bank[19]: Access = 148611, Miss = 7172, Miss_rate = 0.048, Pending_hits = 1365, Reservation_fails = 6
L2_cache_bank[20]: Access = 148569, Miss = 7142, Miss_rate = 0.048, Pending_hits = 1383, Reservation_fails = 4
L2_cache_bank[21]: Access = 149553, Miss = 7241, Miss_rate = 0.048, Pending_hits = 1377, Reservation_fails = 8
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 159604
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 30866
L2_total_cache_reservation_fails = 155
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2097899
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1036790
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29514
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 154
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.7607
	minimum = 6
	maximum = 849
Network latency average = 44.0627
	minimum = 6
	maximum = 599
Slowest packet = 6571718
Flit latency average = 52.6605
	minimum = 6
	maximum = 598
Slowest flit = 11323974
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0539447
	minimum = 0.0422526 (at node 25)
	maximum = 0.318644 (at node 44)
Accepted packet rate average = 0.0539447
	minimum = 0.0422526 (at node 25)
	maximum = 0.318644 (at node 44)
Injected flit rate average = 0.080917
	minimum = 0.0608701 (at node 45)
	maximum = 0.330891 (at node 44)
Accepted flit rate average= 0.080917
	minimum = 0.0507031 (at node 25)
	maximum = 0.625041 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.1791 (16 samples)
	minimum = 6 (16 samples)
	maximum = 427.188 (16 samples)
Network latency average = 19.9776 (16 samples)
	minimum = 6 (16 samples)
	maximum = 325.188 (16 samples)
Flit latency average = 21.1428 (16 samples)
	minimum = 6 (16 samples)
	maximum = 324.5 (16 samples)
Fragmentation average = 0.00627061 (16 samples)
	minimum = 0 (16 samples)
	maximum = 85.125 (16 samples)
Injected packet rate average = 0.029987 (16 samples)
	minimum = 0.0241711 (16 samples)
	maximum = 0.105919 (16 samples)
Accepted packet rate average = 0.029987 (16 samples)
	minimum = 0.0241711 (16 samples)
	maximum = 0.105919 (16 samples)
Injected flit rate average = 0.045831 (16 samples)
	minimum = 0.0313986 (16 samples)
	maximum = 0.127935 (16 samples)
Accepted flit rate average = 0.045831 (16 samples)
	minimum = 0.0333558 (16 samples)
	maximum = 0.197972 (16 samples)
Injected packet size average = 1.52836 (16 samples)
Accepted packet size average = 1.52836 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 57 min, 35 sec (7055 sec)
gpgpu_simulation_rate = 13538 (inst/sec)
gpgpu_simulation_rate = 1392 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 1100787
gpu_sim_insn = 15785486
gpu_ipc =      14.3402
gpu_tot_sim_cycle = 11149619
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =       9.9822
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3265992
gpu_stall_icnt2sh    = 11392500
partiton_reqs_in_parallel = 22918025
partiton_reqs_in_parallel_total    = 135075037
partiton_level_parallism =      20.8197
partiton_level_parallism_total  =      14.1703
partiton_reqs_in_parallel_util = 22918025
partiton_reqs_in_parallel_util_total    = 135075037
gpu_sim_cycle_parition_util = 1095635
gpu_tot_sim_cycle_parition_util    = 6225407
partiton_level_parallism_util =      20.9176
partiton_level_parallism_util_total  =      21.5807
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     103.2167 GB/Sec
L2_BW_total  =      38.4583 GB/Sec
gpu_total_sim_rate=12880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588040
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7232, 6314, 6798, 6348, 6241, 6581, 7209, 6165, 5887, 6593, 7078, 6075, 6702, 6752, 6700, 6799, 5598, 6448, 6070, 5773, 6107, 5703, 5929, 6136, 6394, 5880, 5596, 5628, 5717, 5921, 5389, 5825, 5410, 5656, 6102, 5378, 4859, 5366, 5142, 5791, 5551, 5195, 5486, 5493, 5287, 5331, 5788, 5736, 5257, 4442, 4730, 4100, 4485, 4618, 4501, 4516, 4474, 4480, 4803, 4662, 4503, 4825, 4116, 4332, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 11685518
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11591056
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 89576
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12850994	W0_Idle:191217989	W0_Scoreboard:194658577	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 2431 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 2337 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 11149250 
mrq_lat_table:147977 	4106 	5054 	35036 	18664 	14100 	21236 	32546 	36043 	12933 	549 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3397590 	947053 	41421 	25104 	4388 	3485 	13802 	14253 	19970 	23981 	31976 	730 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	1116656 	284127 	1374577 	699253 	421320 	438471 	66914 	7306 	3619 	3742 	3614 	13769 	13918 	20040 	23913 	32606 	71 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	820043 	803016 	1455800 	268850 	31658 	589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	711584 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2959 	381 	201 	76 	84 	52 	54 	51 	61 	42 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        38        47        46        16        16        16        16        30        30        40        45        44        44        39        45 
dram[1]:        41        40        33        35        16        16        17        16        30        30        43        31        44        44        41        42 
dram[2]:        45        40        45        45        16        16        16        16        30        30        43        46        42        47        43        44 
dram[3]:        45        44        38        31        17        16        16        16        30        30        42        46        44        46        47        43 
dram[4]:        41        44        44        46        16        16        16        16        29        30        44        44        42        32        47        46 
dram[5]:        43        45        44        45        16        16        16        16        30        30        44        43        48        43        46        41 
dram[6]:        48        42        43        44        16        16        17        16        30        29        42        43        42        43        43        37 
dram[7]:        44        43        43        45        16        16        16        16        29        29        42        42        43        41        45        46 
dram[8]:        43        44        37        41        16        16        17        16        30        29        40        47       102        43        42        44 
dram[9]:        47        45        47        43        16        16        16        16        33        33        44        43        44        47        31        44 
dram[10]:        48        44        45        46        17        16        16        16        32        33        44        44        46        46        49        42 
maximum service time to same row:
dram[0]:    228805    238593    478896    403510    242187    218437    468563    244427    278201    431495    332834    513748    325715    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232613    221113    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    196951    191689    266664    299147    212460    275627    222270    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    222690    567428    269719    321837    354392    238938    361436    268952    551436    584035    447535    499050    747525    241601 
dram[4]:    204618    306908    271712    417946    239776    313649    227921    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    225319    376647    458191    358050    336072    455136    387904    402845    267494    240427    216411    347909    265856    471366    458017 
dram[6]:    202426    307636    308929    266337    268224    329934    427950    233602    254644    387833    221951    251938    421221    370351    391962    289203 
dram[7]:    477618    204273    221458    256466    231559    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293337 
dram[8]:    388439    295466    247089    268854    357969    310341    227975    240983    201523    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238893    210163    239096    255116    335491    471074    291452    202959    516484    496384    267846    503333    261308    496868    493711    239505 
dram[10]:    443420    202871    255962    222505    416755    285658    246211    289556    276797    290418    267779    281505    268757    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.870624  3.152098  3.228037  3.449505  2.652111  2.623748  2.731066  2.653555  2.798680  2.686275  2.941275  2.897394  2.956897  3.017118  2.714653  2.854447 
dram[1]:  3.003110  3.065916  3.419103  3.215356  2.782748  2.675227  2.743590  2.679331  2.844884  2.815113  3.005155  2.946945  2.903846  2.966967  2.807588  2.794906 
dram[2]:  2.939347  2.929339  3.376754  3.186833  2.656626  2.596073  2.684049  2.686099  2.836570  2.833333  2.873802  2.827372  2.858790  2.960274  2.752022  2.779085 
dram[3]:  3.030498  2.918400  3.375238  3.216696  2.681752  2.644092  2.831405  2.782071  2.670659  2.774510  2.843653  2.913522  2.843407  2.885175  2.779292  2.850622 
dram[4]:  2.979100  2.980861  3.211896  3.435337  2.562932  2.696970  2.706422  2.794953  2.787832  2.847291  2.846635  2.864567  3.043807  2.884892  2.839674  2.780519 
dram[5]:  2.917460  2.954041  3.361111  3.445525  2.626292  2.593343  2.700920  2.615721  2.782209  2.657975  2.801563  2.771723  2.846047  2.780585  2.891034  2.810847 
dram[6]:  2.906907  3.004785  3.402622  3.358456  2.580981  2.610044  2.664306  2.637681  2.759375  2.715373  2.874224  2.967320  2.880282  3.017910  2.687109  2.797900 
dram[7]:  2.925278  2.965300  3.223592  3.305927  2.620640  2.688235  2.735160  2.639761  2.663609  2.839081  2.818898  2.813636  2.888071  2.971768  2.733164  2.774236 
dram[8]:  2.932619  3.093489  3.248619  3.332097  2.734139  2.614009  2.726859  2.595442  2.877250  2.878247  2.930599  2.808112  3.266667  2.939528  2.837017  2.812416 
dram[9]:  3.059603  2.935937  3.340425  3.425000  2.600279  2.708783  2.715596  2.741486  2.798400  2.822981  2.790199  3.027826  2.844538  2.922747  2.782895  2.818059 
dram[10]:  3.025437  2.982622  3.110517  3.323970  2.673653  2.712903  2.756714  2.750784  2.903974  2.848967  3.033956  2.940692  2.998480  2.913287  2.812669  2.901798 
average row locality = 328257/114367 = 2.870207
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1406      1369      1319      1328      1350      1377      1331      1322      1252      1303      1282      1294      1486      1505      1506      1523 
dram[1]:      1435      1434      1327      1314      1328      1336      1300      1321      1272      1273      1278      1319      1420      1442      1502      1506 
dram[2]:      1423      1409      1302      1349      1339      1376      1325      1349      1268      1284      1305      1321      1436      1523      1480      1525 
dram[3]:      1422      1387      1349      1348      1373      1354      1307      1332      1284      1258      1334      1324      1480      1443      1481      1487 
dram[4]:      1411      1401      1317      1395      1364      1348      1317      1326      1285      1272      1319      1315      1468      1445      1504      1530 
dram[5]:      1393      1399      1355      1337      1343      1344      1324      1345      1309      1258      1301      1330      1463      1491      1500      1527 
dram[6]:      1452      1426      1368      1362      1313      1329      1377      1367      1286      1299      1338      1326      1462      1473      1523      1522 
dram[7]:      1382      1414      1376      1322      1361      1371      1334      1337      1276      1278      1305      1332      1443      1452      1541      1494 
dram[8]:      1424      1412      1345      1356      1359      1320      1323      1353      1298      1286      1339      1293      1479      1457      1505      1499 
dram[9]:      1397      1401      1307      1268      1374      1344      1344      1336      1268      1302      1315      1278      1464      1473      1518      1500 
dram[10]:      1418      1409      1328      1351      1341      1303      1326      1333      1273      1299      1300      1284      1425      1481      1493      1511 
total reads: 241826
bank skew: 1541/1252 = 1.23
chip skew: 22223/21807 = 1.02
number of total write accesses:
dram[0]:       480       434       408       414       472       457       436       432       444       478       471       485       572       610       606       595 
dram[1]:       496       473       427       403       414       435       412       442       452       478       471       514       543       534       570       579 
dram[2]:       467       498       383       442       425       475       425       448       485       450       494       497       548       638       562       601 
dram[3]:       466       437       423       463       464       481       406       468       500       440       503       529       590       542       559       574 
dram[4]:       442       468       411       491       489       432       453       446       502       462       500       504       547       560       586       611 
dram[5]:       445       465       460       434       435       448       437       452       505       475       492       552       589       600       596       598 
dram[6]:       484       458       449       465       424       438       504       453       480       485       513       490       583       549       624       610 
dram[7]:       458       466       455       407       442       457       463       429       466       451       485       525       518       548       610       595 
dram[8]:       491       441       419       440       451       434       474       469       460       487       519       507       824       536       549       585 
dram[9]:       451       478       420       376       493       414       432       435       481       516       507       463       567       570       597       591 
dram[10]:       485       479       417       424       445       379       419       422       481       493       487       501       548       602       594       587 
total reads: 86431
bank skew: 824/376 = 2.19
chip skew: 8086/7643 = 1.06
average mf latency per bank:
dram[0]:      33541     34539     35591     34398     32262     33645     34262     35480     34031     32824     32934     31993     29022     28449     27496     28547
dram[1]:      32470     33614     34496     35600     34266     34301     34987     34073     35088     32894     32858     31196     29427     29793     28555     28700
dram[2]:      33003     33216     34497     34726     35385     33988     34410     34257     33716     33686     32135     31981     29272     27549     28993     28344
dram[3]:      33415     34081     35716     33184     32895     33051     34864     34676     31244     33512     31227     30947     28442     29856     28725     28696
dram[4]:      34426     33941     35024     32737     33662     33669     33911     34027     33447     33264     32124     31716     29610     29203     29447     27945
dram[5]:      34324     34080     33763     33977     32929     32842     34988     33992     32686     31844     31541     30665     28001     28252     28903     28749
dram[6]:      33267     33058     34493     33900     34045     33480     33081     35252     33739     31642     30573     32365     28539     29196     28014     28158
dram[7]:      33290     33498     33747     35631     33826     32891     33582     34171     33531     32843     32467     31336     29562     29255     28104     28713
dram[8]:      33447     34208     34645     34460     34751     34862     33616     34971     33448     32958     30867     31687     29092     30000     29167     27847
dram[9]:      35494     33719     34061     37701     32050     34145     34556     35641     33060     32138     32057     32005     28199     29044     28540     27745
dram[10]:      32902     32733     34911     35458     33677     35863     36525     34953     32277     33876     32487     31882     29079     27491     28410     28494
maximum mf latency per bank:
dram[0]:     262386    262448    262375    266058    262504    262412    262350    262408    262383    262535    262632    262534    265958    272225    262118    262363
dram[1]:     265988    262413    262310    262368    262508    262478    266046    266052    262369    265880    262618    262614    262168    262184    262189    262198
dram[2]:     265982    262376    262351    262393    262377    266277    262216    262347    262136    265911    262594    262611    265781    265987    262153    262167
dram[3]:     262395    262439    266019    262468    262534    262350    262413    262334    262046    262589    262567    263207    262188    262172    262140    266321
dram[4]:     262420    265872    266075    262320    265948    262465    262384    262137    262173    262173    263088    262524    262135    262587    262160    262489
dram[5]:     262420    284595    266042    262315    262387    262489    262429    266130    262269    262413    262714    266154    262489    272169    262063    262555
dram[6]:     266112    262228    262391    265869    265544    262464    262351    262454    265865    265913    262535    262539    262140    262586    262502    262093
dram[7]:     262367    262425    262277    262654    265963    262332    262376    262474    262501    262551    262610    262716    262133    262144    262090    262127
dram[8]:     262404    265954    262408    262248    262490    262481    262452    262489    262525    262519    262654    262674    262121    262212    262557    262189
dram[9]:     266002    262398    262331    262746    262501    262473    262427    262441    262289    262635    262730    266010    262154    262371    262154    265815
dram[10]:     262399    262450    265804    262389    262371    262415    262507    262408    266035    262362    262483    262750    262133    262227    262435    262101
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13610632 n_nop=13483000 n_act=10360 n_pre=10344 n_req=29747 n_rd=87812 n_write=19116 bw_util=0.01571
n_activity=448266 dram_eff=0.4771
bk0: 5624a 13510421i bk1: 5476a 13510190i bk2: 5276a 13516989i bk3: 5312a 13519212i bk4: 5400a 13503693i bk5: 5508a 13511941i bk6: 5324a 13516123i bk7: 5288a 13515051i bk8: 5008a 13510534i bk9: 5212a 13509630i bk10: 5128a 13516761i bk11: 5176a 13507924i bk12: 5944a 13503659i bk13: 6020a 13500085i bk14: 6024a 13502066i bk15: 6092a 13499930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.395803
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13610632 n_nop=13484310 n_act=10140 n_pre=10124 n_req=29450 n_rd=87228 n_write=18830 bw_util=0.01558
n_activity=443321 dram_eff=0.4785
bk0: 5740a 13506185i bk1: 5736a 13508777i bk2: 5308a 13518088i bk3: 5256a 13518994i bk4: 5312a 13508983i bk5: 5344a 13509027i bk6: 5200a 13516402i bk7: 5284a 13512567i bk8: 5088a 13514749i bk9: 5092a 13509540i bk10: 5112a 13509830i bk11: 5276a 13505396i bk12: 5680a 13507847i bk13: 5768a 13508896i bk14: 6008a 13504637i bk15: 6024a 13501696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390481
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13610632 n_nop=13482358 n_act=10483 n_pre=10467 n_req=29852 n_rd=88056 n_write=19268 bw_util=0.01577
n_activity=450429 dram_eff=0.4765
bk0: 5692a 13509615i bk1: 5636a 13505041i bk2: 5208a 13521842i bk3: 5396a 13512627i bk4: 5356a 13509757i bk5: 5504a 13505929i bk6: 5300a 13512823i bk7: 5396a 13513172i bk8: 5072a 13509350i bk9: 5136a 13512853i bk10: 5220a 13510321i bk11: 5284a 13507574i bk12: 5744a 13504265i bk13: 6092a 13499022i bk14: 5920a 13503979i bk15: 6100a 13500623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396557
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13610632 n_nop=13482708 n_act=10402 n_pre=10386 n_req=29808 n_rd=87852 n_write=19284 bw_util=0.01574
n_activity=450683 dram_eff=0.4754
bk0: 5688a 13510389i bk1: 5548a 13512565i bk2: 5396a 13515277i bk3: 5392a 13513749i bk4: 5492a 13509782i bk5: 5416a 13505489i bk6: 5228a 13515148i bk7: 5328a 13513835i bk8: 5136a 13507592i bk9: 5032a 13516701i bk10: 5336a 13507531i bk11: 5296a 13507777i bk12: 5920a 13505857i bk13: 5772a 13501832i bk14: 5924a 13503709i bk15: 5948a 13499456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391354
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13610632 n_nop=13482409 n_act=10394 n_pre=10378 n_req=29921 n_rd=88068 n_write=19383 bw_util=0.01579
n_activity=449909 dram_eff=0.4777
bk0: 5644a 13514859i bk1: 5604a 13511347i bk2: 5268a 13521598i bk3: 5580a 13516998i bk4: 5456a 13508232i bk5: 5392a 13509833i bk6: 5268a 13511951i bk7: 5304a 13509898i bk8: 5140a 13508304i bk9: 5088a 13513321i bk10: 5276a 13507860i bk11: 5260a 13509388i bk12: 5872a 13502998i bk13: 5780a 13500937i bk14: 6016a 13501151i bk15: 6120a 13499856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394323
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13610632 n_nop=13481775 n_act=10599 n_pre=10583 n_req=30002 n_rd=88076 n_write=19599 bw_util=0.01582
n_activity=451740 dram_eff=0.4767
bk0: 5572a 13509716i bk1: 5596a 13508673i bk2: 5420a 13519269i bk3: 5348a 13515165i bk4: 5372a 13511511i bk5: 5376a 13510936i bk6: 5296a 13513667i bk7: 5380a 13510398i bk8: 5236a 13504363i bk9: 5032a 13508722i bk10: 5204a 13508838i bk11: 5320a 13501146i bk12: 5852a 13499511i bk13: 5964a 13497810i bk14: 6000a 13497809i bk15: 6108a 13495480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.395327
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13610632 n_nop=13480888 n_act=10611 n_pre=10595 n_req=30232 n_rd=88892 n_write=19646 bw_util=0.01595
n_activity=457533 dram_eff=0.4744
bk0: 5808a 13504993i bk1: 5704a 13505897i bk2: 5472a 13517644i bk3: 5448a 13509497i bk4: 5252a 13510442i bk5: 5316a 13508797i bk6: 5508a 13506602i bk7: 5468a 13509866i bk8: 5144a 13512277i bk9: 5196a 13509243i bk10: 5352a 13505390i bk11: 5304a 13509842i bk12: 5848a 13503275i bk13: 5892a 13505357i bk14: 6092a 13498688i bk15: 6088a 13498258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3977
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13610632 n_nop=13482432 n_act=10498 n_pre=10482 n_req=29793 n_rd=88072 n_write=19148 bw_util=0.01576
n_activity=447929 dram_eff=0.4787
bk0: 5528a 13509356i bk1: 5656a 13509161i bk2: 5504a 13513748i bk3: 5288a 13517134i bk4: 5444a 13512289i bk5: 5484a 13508837i bk6: 5336a 13510269i bk7: 5348a 13512226i bk8: 5104a 13509920i bk9: 5112a 13508715i bk10: 5220a 13504810i bk11: 5328a 13505995i bk12: 5772a 13502459i bk13: 5808a 13505142i bk14: 6164a 13500249i bk15: 5976a 13500090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.393769
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13610632 n_nop=13482208 n_act=10378 n_pre=10362 n_req=30134 n_rd=88192 n_write=19492 bw_util=0.01582
n_activity=452914 dram_eff=0.4755
bk0: 5696a 13507338i bk1: 5648a 13507330i bk2: 5380a 13518373i bk3: 5424a 13511804i bk4: 5436a 13515464i bk5: 5280a 13511055i bk6: 5292a 13513948i bk7: 5412a 13510312i bk8: 5192a 13515697i bk9: 5144a 13511294i bk10: 5356a 13501976i bk11: 5172a 13507651i bk12: 5916a 13504106i bk13: 5828a 13504823i bk14: 6020a 13504569i bk15: 5996a 13502744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390606
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13610632 n_nop=13483363 n_act=10320 n_pre=10304 n_req=29680 n_rd=87556 n_write=19089 bw_util=0.01567
n_activity=444406 dram_eff=0.4799
bk0: 5588a 13513770i bk1: 5604a 13509645i bk2: 5228a 13519248i bk3: 5072a 13520214i bk4: 5496a 13509594i bk5: 5376a 13516851i bk6: 5376a 13518278i bk7: 5344a 13513825i bk8: 5072a 13511826i bk9: 5208a 13510659i bk10: 5260a 13506839i bk11: 5112a 13508892i bk12: 5856a 13503423i bk13: 5892a 13502293i bk14: 6072a 13503509i bk15: 6000a 13501957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390103
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13610632 n_nop=13483766 n_act=10183 n_pre=10167 n_req=29638 n_rd=87500 n_write=19016 bw_util=0.01565
n_activity=446922 dram_eff=0.4767
bk0: 5672a 13504269i bk1: 5636a 13511766i bk2: 5312a 13518523i bk3: 5404a 13517720i bk4: 5364a 13513493i bk5: 5212a 13510646i bk6: 5304a 13512946i bk7: 5332a 13513149i bk8: 5092a 13512592i bk9: 5196a 13509569i bk10: 5200a 13507932i bk11: 5136a 13508901i bk12: 5700a 13503907i bk13: 5924a 13501223i bk14: 5972a 13502150i bk15: 6044a 13500922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.392916

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10932, Miss_rate = 0.054, Pending_hits = 1718, Reservation_fails = 9
L2_cache_bank[1]: Access = 204825, Miss = 11021, Miss_rate = 0.054, Pending_hits = 1689, Reservation_fails = 9
L2_cache_bank[2]: Access = 203921, Miss = 10862, Miss_rate = 0.053, Pending_hits = 1668, Reservation_fails = 13
L2_cache_bank[3]: Access = 204543, Miss = 10945, Miss_rate = 0.054, Pending_hits = 1675, Reservation_fails = 13
L2_cache_bank[4]: Access = 203926, Miss = 10878, Miss_rate = 0.053, Pending_hits = 1682, Reservation_fails = 9
L2_cache_bank[5]: Access = 205028, Miss = 11136, Miss_rate = 0.054, Pending_hits = 1709, Reservation_fails = 8
L2_cache_bank[6]: Access = 205141, Miss = 11030, Miss_rate = 0.054, Pending_hits = 1676, Reservation_fails = 7
L2_cache_bank[7]: Access = 204015, Miss = 10933, Miss_rate = 0.054, Pending_hits = 1654, Reservation_fails = 9
L2_cache_bank[8]: Access = 204756, Miss = 10985, Miss_rate = 0.054, Pending_hits = 1739, Reservation_fails = 5
L2_cache_bank[9]: Access = 204618, Miss = 11032, Miss_rate = 0.054, Pending_hits = 1690, Reservation_fails = 7
L2_cache_bank[10]: Access = 204736, Miss = 10988, Miss_rate = 0.054, Pending_hits = 1664, Reservation_fails = 6
L2_cache_bank[11]: Access = 204819, Miss = 11031, Miss_rate = 0.054, Pending_hits = 1716, Reservation_fails = 12
L2_cache_bank[12]: Access = 204923, Miss = 11119, Miss_rate = 0.054, Pending_hits = 1709, Reservation_fails = 5
L2_cache_bank[13]: Access = 205297, Miss = 11104, Miss_rate = 0.054, Pending_hits = 1693, Reservation_fails = 10
L2_cache_bank[14]: Access = 204654, Miss = 11018, Miss_rate = 0.054, Pending_hits = 1691, Reservation_fails = 8
L2_cache_bank[15]: Access = 205078, Miss = 11000, Miss_rate = 0.054, Pending_hits = 1671, Reservation_fails = 7
L2_cache_bank[16]: Access = 233916, Miss = 11072, Miss_rate = 0.047, Pending_hits = 1940, Reservation_fails = 6
L2_cache_bank[17]: Access = 204248, Miss = 10976, Miss_rate = 0.054, Pending_hits = 1668, Reservation_fails = 6
L2_cache_bank[18]: Access = 203028, Miss = 10987, Miss_rate = 0.054, Pending_hits = 1668, Reservation_fails = 7
L2_cache_bank[19]: Access = 202820, Miss = 10902, Miss_rate = 0.054, Pending_hits = 1655, Reservation_fails = 8
L2_cache_bank[20]: Access = 202456, Miss = 10904, Miss_rate = 0.054, Pending_hits = 1697, Reservation_fails = 4
L2_cache_bank[21]: Access = 203679, Miss = 10971, Miss_rate = 0.054, Pending_hits = 1664, Reservation_fails = 10
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 241826
L2_total_cache_miss_rate = 0.0535
L2_total_cache_pending_hits = 37336
L2_total_cache_reservation_fails = 178
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3145542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 201290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1099176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4092
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40529
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 177
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 66.6535
	minimum = 6
	maximum = 2100
Network latency average = 37.67
	minimum = 6
	maximum = 1389
Slowest packet = 6659747
Flit latency average = 30.2884
	minimum = 6
	maximum = 1389
Slowest flit = 11854910
Fragmentation average = 0.0224956
	minimum = 0
	maximum = 920
Injected packet rate average = 0.0217794
	minimum = 0.0188397 (at node 12)
	maximum = 0.0250321 (at node 33)
Accepted packet rate average = 0.0217794
	minimum = 0.0188397 (at node 12)
	maximum = 0.0250321 (at node 33)
Injected flit rate average = 0.0380274
	minimum = 0.0199971 (at node 12)
	maximum = 0.0609051 (at node 33)
Accepted flit rate average= 0.0380274
	minimum = 0.0258951 (at node 48)
	maximum = 0.0498298 (at node 17)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.207 (17 samples)
	minimum = 6 (17 samples)
	maximum = 525.588 (17 samples)
Network latency average = 21.0183 (17 samples)
	minimum = 6 (17 samples)
	maximum = 387.765 (17 samples)
Flit latency average = 21.6808 (17 samples)
	minimum = 6 (17 samples)
	maximum = 387.118 (17 samples)
Fragmentation average = 0.00722503 (17 samples)
	minimum = 0 (17 samples)
	maximum = 134.235 (17 samples)
Injected packet rate average = 0.0295042 (17 samples)
	minimum = 0.0238575 (17 samples)
	maximum = 0.101161 (17 samples)
Accepted packet rate average = 0.0295042 (17 samples)
	minimum = 0.0238575 (17 samples)
	maximum = 0.101161 (17 samples)
Injected flit rate average = 0.045372 (17 samples)
	minimum = 0.0307279 (17 samples)
	maximum = 0.123992 (17 samples)
Accepted flit rate average = 0.045372 (17 samples)
	minimum = 0.0329169 (17 samples)
	maximum = 0.189258 (17 samples)
Injected packet size average = 1.53782 (17 samples)
Accepted packet size average = 1.53782 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 24 min, 1 sec (8641 sec)
gpgpu_simulation_rate = 12880 (inst/sec)
gpgpu_simulation_rate = 1290 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10350
gpu_sim_insn = 4532584
gpu_ipc =     437.9308
gpu_tot_sim_cycle = 11382119
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      10.1765
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3266135
gpu_stall_icnt2sh    = 11392688
partiton_reqs_in_parallel = 227557
partiton_reqs_in_parallel_total    = 157993062
partiton_level_parallism =      21.9862
partiton_level_parallism_total  =      13.9008
partiton_reqs_in_parallel_util = 227557
partiton_reqs_in_parallel_util_total    = 157993062
gpu_sim_cycle_parition_util = 10350
gpu_tot_sim_cycle_parition_util    = 7321042
partiton_level_parallism_util =      21.9862
partiton_level_parallism_util_total  =      21.5813
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     270.0016 GB/Sec
L2_BW_total  =      37.9182 GB/Sec
gpu_total_sim_rate=13341

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696425
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7397, 6464, 6963, 6513, 6376, 6731, 7374, 6315, 6052, 6743, 7228, 6210, 6852, 6887, 6850, 6949, 5718, 6598, 6250, 5938, 6257, 5838, 6079, 6301, 6544, 6015, 5761, 5778, 5867, 6056, 5569, 5945, 5560, 5776, 6267, 5543, 4994, 5501, 5277, 5971, 5716, 5360, 5621, 5643, 5422, 5496, 5923, 5916, 5437, 4577, 4880, 4250, 4650, 4783, 4666, 4666, 4624, 4615, 4923, 4827, 4653, 4975, 4281, 4482, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 11869681
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11775212
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 89583
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13159340	W0_Idle:191263088	W0_Scoreboard:194706351	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 2431 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 2323 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 11382118 
mrq_lat_table:151417 	4184 	5259 	35665 	19003 	14263 	21407 	32603 	36043 	12933 	549 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3422189 	951933 	41425 	25104 	4388 	3485 	13802 	14253 	19970 	23981 	31976 	730 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	1120649 	285157 	1375828 	705350 	436051 	440721 	67042 	7308 	3619 	3742 	3614 	13769 	13918 	20040 	23913 	32606 	71 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	827297 	803911 	1455822 	268850 	31658 	589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	732896 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2979 	382 	201 	76 	84 	52 	54 	51 	61 	42 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        38        47        46        16        16        16        16        30        30        40        45        44        44        39        45 
dram[1]:        41        40        33        35        16        16        17        16        30        30        43        38        44        44        41        42 
dram[2]:        45        40        45        45        16        16        16        16        30        30        43        46        42        47        43        44 
dram[3]:        45        44        38        31        17        16        16        16        30        30        42        46        44        46        47        43 
dram[4]:        41        44        44        46        16        16        16        16        29        30        44        44        42        38        47        46 
dram[5]:        43        45        44        45        16        16        16        16        30        30        44        43        48        43        46        41 
dram[6]:        48        42        43        44        16        16        17        16        30        29        42        43        42        43        43        41 
dram[7]:        44        43        43        45        16        16        16        16        29        29        42        42        43        41        45        46 
dram[8]:        43        44        37        41        16        16        17        16        30        29        40        47       102        43        42        44 
dram[9]:        47        45        47        43        16        16        16        16        33        33        44        43        44        47        36        44 
dram[10]:        48        44        45        46        17        16        16        16        32        33        44        44        46        46        49        42 
maximum service time to same row:
dram[0]:    228805    238593    478896    403510    242187    218437    468563    244427    278201    431495    332834    513748    325715    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232613    221113    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    196951    191689    266664    299147    212460    275627    222270    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    222690    567428    269719    321837    354392    238938    361436    268952    551436    584035    447535    499050    747525    241601 
dram[4]:    204618    306908    271712    417946    239776    313649    227921    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    225319    376647    458191    358050    336072    455136    387904    402845    267494    240427    216411    347909    265856    471366    458017 
dram[6]:    202426    307636    308929    266337    268224    329934    427950    233602    254644    387833    221951    251938    421221    370351    391962    289203 
dram[7]:    477618    204273    221458    256466    231559    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293337 
dram[8]:    388439    295466    247089    268854    357969    310341    227975    240983    201523    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238893    210163    239096    255116    335491    471074    291452    202959    516484    496384    267846    503333    261308    496868    493711    239505 
dram[10]:    443420    202871    255962    222505    416755    285658    246211    289556    276797    290418    267779    281505    268757    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.912254  3.211169  3.279330  3.500000  2.655022  2.619116  2.729938  2.648567  2.830592  2.714715  3.001675  2.949594  3.005723  3.050919  2.753530  2.892761 
dram[1]:  3.052632  3.118590  3.468992  3.282243  2.777070  2.666667  2.744000  2.683891  2.883031  2.840255  3.063356  3.000000  2.954210  3.017964  2.851552  2.834667 
dram[2]:  2.990683  2.975535  3.413519  3.243339  2.655639  2.590782  2.683486  2.686099  2.858748  2.858766  2.914422  2.871716  2.896848  2.997268  2.794355  2.829205 
dram[3]:  3.083333  2.971292  3.424242  3.266314  2.676856  2.640805  2.830033  2.782408  2.694941  2.803252  2.884793  2.953125  2.882514  2.931884  2.827446  2.892710 
dram[4]:  3.032051  3.035032  3.267161  3.492727  2.560773  2.694402  2.702744  2.795276  2.823987  2.869494  2.889922  2.912088  3.101056  2.935438  2.886179  2.826200 
dram[5]:  2.979398  2.992163  3.415896  3.504854  2.625369  2.591040  2.697248  2.611594  2.800912  2.693130  2.861155  2.797101  2.888276  2.811346  2.933975  2.861478 
dram[6]:  2.955023  3.058824  3.445065  3.376812  2.578635  2.605302  2.663366  2.634393  2.794712  2.746586  2.927245  3.019480  2.921348  3.072917  2.725686  2.846859 
dram[7]:  2.980952  3.010989  3.252613  3.353612  2.617391  2.688235  2.729894  2.637313  2.688923  2.864821  2.861155  2.862538  2.941263  3.017751  2.776650  2.813738 
dram[8]:  2.978658  3.137645  3.281022  3.388889  2.735650  2.610698  2.723147  2.593172  2.908646  2.911147  2.987401  2.848062  3.439265  2.997055  2.886897  2.857335 
dram[9]:  3.122314  2.985981  3.395753  3.482402  2.600835  2.705069  2.710366  2.736111  2.823810  2.846154  2.845566  3.093588  2.880223  2.971550  2.826772  2.868279 
dram[10]:  3.080952  3.039432  3.159575  3.352505  2.673653  2.711755  2.757098  2.745312  2.940789  2.882911  3.093220  3.001642  3.043873  2.962343  2.858871  2.946207 
average row locality = 333339/114800 = 2.903650
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1421      1385      1334      1342      1350      1378      1333      1323      1263      1316      1297      1310      1502      1521      1520      1539 
dram[1]:      1451      1450      1342      1329      1329      1338      1302      1324      1282      1285      1297      1335      1436      1461      1520      1523 
dram[2]:      1438      1425      1315      1363      1341      1378      1329      1349      1280      1295      1323      1339      1453      1538      1498      1545 
dram[3]:      1438      1403      1362      1362      1374      1355      1309      1335      1294      1271      1351      1341      1500      1460      1501      1506 
dram[4]:      1427      1417      1331      1408      1365      1349      1318      1328      1295      1283      1338      1331      1484      1464      1521      1546 
dram[5]:      1409      1415      1369      1351      1345      1345      1325      1348      1321      1269      1316      1350      1482      1508      1517      1547 
dram[6]:      1467      1442      1381      1376      1314      1329      1379      1369      1299      1310      1355      1344      1478      1492      1539      1540 
dram[7]:      1398      1430      1390      1336      1363      1371      1335      1337      1288      1290      1322      1348      1462      1468      1557      1511 
dram[8]:      1440      1428      1359      1370      1359      1322      1325      1353      1308      1299      1355      1310      1497      1473      1521      1516 
dram[9]:      1413      1417      1321      1282      1377      1346      1345      1337      1280      1315      1331      1298      1480      1492      1536      1517 
dram[10]:      1434      1425      1342      1364      1341      1303      1329      1334      1286      1311      1316      1301      1441      1499      1510      1528 
total reads: 243937
bank skew: 1557/1263 = 1.23
chip skew: 22414/22004 = 1.02
number of total write accesses:
dram[0]:       504       455       427       436       474       458       436       433       458       492       495       504       599       636       625       619 
dram[1]:       521       496       448       427       415       438       413       442       468       493       492       537       564       555       593       603 
dram[2]:       488       521       402       463       425       477       426       448       501       466       516       519       569       656       581       625 
dram[3]:       486       460       446       490       465       483       406       468       517       453       527       549       610       563       580       597 
dram[4]:       465       489       430       513       489       432       455       447       518       476       526       524       572       582       609       633 
dram[5]:       471       494       479       454       435       448       439       454       522       495       518       580       612       623       616       622 
dram[6]:       504       482       469       488       424       440       504       454       498       500       536       516       602       573       647       635 
dram[7]:       480       488       477       428       443       457       464       430       484       469       512       547       541       572       631       619 
dram[8]:       514       464       439       460       452       435       475       470       475       503       542       527       938       562       572       607 
dram[9]:       476       500       438       400       493       415       433       436       499       535       530       487       588       597       618       617 
dram[10]:       507       502       440       443       445       381       419       423       502       511       509       527       571       625       617       608 
total reads: 89402
bank skew: 938/381 = 2.46
chip skew: 8435/7905 = 1.07
average mf latency per bank:
dram[0]:      32871     33854     34913     33712     32240     33622     34239     35456     33559     32352     32239     31395     28443     27910     27086     28032
dram[1]:      31805     32950     33813     34819     34241     34217     34942     34032     34587     32414     32143     30566     28897     29217     28015     28160
dram[2]:      32396     32559     33865     34070     35358     33928     34327     34273     33205     33189     31456     31313     28738     27148     28492     27783
dram[3]:      32799     33377     35016     32460     32872     33010     34839     34634     30798     33027     30565     30359     27918     29310     28173     28136
dram[4]:      33727     33290     34378     32149     33656     33664     33869     33984     32986     32810     31369     31120     29035     28633     28909     27472
dram[5]:      33568     33287     33170     33347     32906     32836     34944     33913     32191     31305     30858     29922     27453     27736     28416     28180
dram[6]:      32686     32380     33888     33237     34040     33458     33060     35209     33177     31206     29946     31620     28074     28604     27528     27616
dram[7]:      32628     32846     33106     34935     33784     32904     33560     34166     32985     32304     31710     30728     28958     28696     27643     28175
dram[8]:      32791     33514     34000     33830     34747     34818     33578     34969     33003     32450     30257     31072     28022     29399     28641     27351
dram[9]:      34733     33061     33452     36862     32011     34101     34534     35617     32524     31603     31407     31238     27710     28420     28038     27200
dram[10]:      32269     32081     34197     34840     33691     35836     36479     34931     31684     33339     31831     31153     28531     26975     27889     28000
maximum mf latency per bank:
dram[0]:     262386    262448    262375    266058    262504    262412    262350    262408    262383    262535    262632    262534    265958    272225    262118    262363
dram[1]:     265988    262413    262310    262368    262508    262478    266046    266052    262369    265880    262618    262614    262168    262184    262189    262198
dram[2]:     265982    262376    262351    262393    262377    266277    262216    262347    262136    265911    262594    262611    265781    265987    262153    262167
dram[3]:     262395    262439    266019    262468    262534    262350    262413    262334    262046    262589    262567    263207    262188    262172    262140    266321
dram[4]:     262420    265872    266075    262320    265948    262465    262384    262137    262173    262173    263088    262524    262135    262587    262160    262489
dram[5]:     262420    284595    266042    262315    262387    262489    262429    266130    262269    262413    262714    266154    262489    272169    262063    262555
dram[6]:     266112    262228    262391    265869    265544    262464    262351    262454    265865    265913    262535    262539    262140    262586    262502    262093
dram[7]:     262367    262425    262277    262654    265963    262332    262376    262474    262501    262551    262610    262716    262133    262144    262090    262127
dram[8]:     262404    265954    262408    262248    262490    262481    262452    262489    262525    262519    262654    262674    262121    262212    262557    262189
dram[9]:     266002    262398    262331    262746    262501    262473    262427    262441    262289    262635    262730    266010    262154    262371    262154    265815
dram[10]:     262399    262450    265804    262389    262371    262415    262507    262408    266035    262362    262483    262750    262133    262227    262435    262101
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629849 n_nop=13501119 n_act=10396 n_pre=10380 n_req=30185 n_rd=88536 n_write=19418 bw_util=0.01584
n_activity=453888 dram_eff=0.4757
bk0: 5684a 13529073i bk1: 5540a 13528927i bk2: 5336a 13535816i bk3: 5368a 13537981i bk4: 5400a 13522892i bk5: 5512a 13531088i bk6: 5332a 13535297i bk7: 5292a 13534199i bk8: 5052a 13529343i bk9: 5264a 13528388i bk10: 5188a 13535472i bk11: 5240a 13526650i bk12: 6008a 13522363i bk13: 6084a 13518686i bk14: 6080a 13520913i bk15: 6156a 13518637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.395858
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629849 n_nop=13502356 n_act=10175 n_pre=10159 n_req=29909 n_rd=88016 n_write=19143 bw_util=0.01572
n_activity=449212 dram_eff=0.4771
bk0: 5804a 13524902i bk1: 5800a 13527468i bk2: 5368a 13536841i bk3: 5316a 13537719i bk4: 5316a 13528140i bk5: 5352a 13528101i bk6: 5208a 13535570i bk7: 5296a 13531761i bk8: 5128a 13533612i bk9: 5140a 13528317i bk10: 5188a 13528513i bk11: 5340a 13524054i bk12: 5744a 13526593i bk13: 5844a 13527563i bk14: 6080a 13523373i bk15: 6092a 13520333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390417
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629849 n_nop=13500413 n_act=10526 n_pre=10510 n_req=30292 n_rd=88836 n_write=19564 bw_util=0.01591
n_activity=456296 dram_eff=0.4751
bk0: 5752a 13528462i bk1: 5700a 13523807i bk2: 5260a 13540678i bk3: 5452a 13531447i bk4: 5364a 13528932i bk5: 5512a 13525004i bk6: 5316a 13531952i bk7: 5396a 13532394i bk8: 5120a 13528030i bk9: 5180a 13531587i bk10: 5292a 13528938i bk11: 5356a 13526275i bk12: 5812a 13522962i bk13: 6152a 13517840i bk14: 5992a 13522718i bk15: 6180a 13519293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396481
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629849 n_nop=13500738 n_act=10446 n_pre=10430 n_req=30262 n_rd=88648 n_write=19587 bw_util=0.01588
n_activity=456783 dram_eff=0.4739
bk0: 5752a 13529220i bk1: 5612a 13531326i bk2: 5448a 13534078i bk3: 5448a 13532490i bk4: 5496a 13528922i bk5: 5420a 13524609i bk6: 5236a 13534323i bk7: 5340a 13533000i bk8: 5176a 13526315i bk9: 5084a 13535437i bk10: 5404a 13526150i bk11: 5364a 13526485i bk12: 6000a 13524540i bk13: 5840a 13520579i bk14: 6004a 13522391i bk15: 6024a 13518099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391396
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629849 n_nop=13500533 n_act=10423 n_pre=10407 n_req=30365 n_rd=88820 n_write=19666 bw_util=0.01592
n_activity=455681 dram_eff=0.4761
bk0: 5708a 13533583i bk1: 5668a 13530078i bk2: 5324a 13540440i bk3: 5632a 13535862i bk4: 5460a 13527417i bk5: 5396a 13529020i bk6: 5272a 13531096i bk7: 5312a 13529062i bk8: 5180a 13527127i bk9: 5132a 13532083i bk10: 5352a 13526515i bk11: 5324a 13528154i bk12: 5936a 13521770i bk13: 5856a 13519723i bk14: 6084a 13519927i bk15: 6184a 13518651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394141
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629849 n_nop=13499751 n_act=10651 n_pre=10635 n_req=30479 n_rd=88868 n_write=19944 bw_util=0.01597
n_activity=458253 dram_eff=0.4749
bk0: 5636a 13528458i bk1: 5660a 13527230i bk2: 5476a 13538105i bk3: 5404a 13533891i bk4: 5380a 13530689i bk5: 5380a 13530126i bk6: 5300a 13532804i bk7: 5392a 13529514i bk8: 5284a 13523025i bk9: 5076a 13527434i bk10: 5264a 13527641i bk11: 5400a 13519637i bk12: 5928a 13518217i bk13: 6032a 13516439i bk14: 6068a 13516525i bk15: 6188a 13514037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.395381
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629849 n_nop=13498959 n_act=10651 n_pre=10635 n_req=30686 n_rd=89656 n_write=19948 bw_util=0.01608
n_activity=463632 dram_eff=0.4728
bk0: 5868a 13523842i bk1: 5768a 13524616i bk2: 5524a 13536502i bk3: 5504a 13528183i bk4: 5256a 13529617i bk5: 5316a 13527938i bk6: 5516a 13525770i bk7: 5476a 13529014i bk8: 5196a 13530987i bk9: 5240a 13528038i bk10: 5420a 13524115i bk11: 5376a 13528426i bk12: 5912a 13522055i bk13: 5968a 13524078i bk14: 6156a 13517339i bk15: 6160a 13516928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.397588
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629849 n_nop=13500484 n_act=10544 n_pre=10528 n_req=30248 n_rd=88824 n_write=19469 bw_util=0.01589
n_activity=454150 dram_eff=0.4769
bk0: 5592a 13528175i bk1: 5720a 13527941i bk2: 5560a 13532525i bk3: 5344a 13535895i bk4: 5452a 13531435i bk5: 5484a 13528051i bk6: 5340a 13529411i bk7: 5348a 13531410i bk8: 5152a 13528621i bk9: 5160a 13527415i bk10: 5288a 13523455i bk11: 5392a 13524701i bk12: 5848a 13521156i bk13: 5872a 13523781i bk14: 6228a 13519002i bk15: 6044a 13518757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.393811
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629849 n_nop=13500216 n_act=10413 n_pre=10397 n_req=30670 n_rd=88940 n_write=19883 bw_util=0.01597
n_activity=459060 dram_eff=0.4741
bk0: 5760a 13526041i bk1: 5712a 13526057i bk2: 5436a 13537115i bk3: 5480a 13530647i bk4: 5436a 13534666i bk5: 5288a 13530197i bk6: 5300a 13533096i bk7: 5412a 13529496i bk8: 5232a 13534331i bk9: 5196a 13529834i bk10: 5420a 13520829i bk11: 5240a 13526388i bk12: 5988a 13522637i bk13: 5892a 13523551i bk14: 6084a 13523398i bk15: 6064a 13521508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390798
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629849 n_nop=13501389 n_act=10360 n_pre=10344 n_req=30149 n_rd=88348 n_write=19408 bw_util=0.01581
n_activity=450563 dram_eff=0.4783
bk0: 5652a 13532509i bk1: 5668a 13528392i bk2: 5284a 13538069i bk3: 5128a 13538919i bk4: 5508a 13528757i bk5: 5384a 13535990i bk6: 5380a 13537435i bk7: 5348a 13532980i bk8: 5120a 13530483i bk9: 5260a 13529302i bk10: 5324a 13525590i bk11: 5192a 13527561i bk12: 5920a 13522135i bk13: 5968a 13520858i bk14: 6144a 13522307i bk15: 6068a 13520686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390281
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13629849 n_nop=13501855 n_act=10216 n_pre=10200 n_req=30094 n_rd=88256 n_write=19322 bw_util=0.01579
n_activity=452889 dram_eff=0.4751
bk0: 5736a 13523034i bk1: 5700a 13530519i bk2: 5368a 13537360i bk3: 5456a 13536519i bk4: 5364a 13532698i bk5: 5212a 13529816i bk6: 5316a 13532116i bk7: 5336a 13532301i bk8: 5144a 13531254i bk9: 5244a 13528306i bk10: 5264a 13526717i bk11: 5204a 13527629i bk12: 5764a 13522633i bk13: 5996a 13519985i bk14: 6040a 13520886i bk15: 6112a 13519615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.393105

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11020, Miss_rate = 0.054, Pending_hits = 1760, Reservation_fails = 10
L2_cache_bank[1]: Access = 205937, Miss = 11114, Miss_rate = 0.054, Pending_hits = 1732, Reservation_fails = 9
L2_cache_bank[2]: Access = 205029, Miss = 10959, Miss_rate = 0.053, Pending_hits = 1715, Reservation_fails = 16
L2_cache_bank[3]: Access = 205636, Miss = 11045, Miss_rate = 0.054, Pending_hits = 1720, Reservation_fails = 13
L2_cache_bank[4]: Access = 205010, Miss = 10977, Miss_rate = 0.054, Pending_hits = 1719, Reservation_fails = 9
L2_cache_bank[5]: Access = 206107, Miss = 11232, Miss_rate = 0.054, Pending_hits = 1755, Reservation_fails = 8
L2_cache_bank[6]: Access = 206240, Miss = 11129, Miss_rate = 0.054, Pending_hits = 1727, Reservation_fails = 7
L2_cache_bank[7]: Access = 205089, Miss = 11033, Miss_rate = 0.054, Pending_hits = 1700, Reservation_fails = 9
L2_cache_bank[8]: Access = 205876, Miss = 11079, Miss_rate = 0.054, Pending_hits = 1783, Reservation_fails = 8
L2_cache_bank[9]: Access = 205691, Miss = 11126, Miss_rate = 0.054, Pending_hits = 1731, Reservation_fails = 7
L2_cache_bank[10]: Access = 205863, Miss = 11084, Miss_rate = 0.054, Pending_hits = 1717, Reservation_fails = 6
L2_cache_bank[11]: Access = 205901, Miss = 11133, Miss_rate = 0.054, Pending_hits = 1774, Reservation_fails = 18
L2_cache_bank[12]: Access = 206031, Miss = 11212, Miss_rate = 0.054, Pending_hits = 1750, Reservation_fails = 5
L2_cache_bank[13]: Access = 206398, Miss = 11202, Miss_rate = 0.054, Pending_hits = 1748, Reservation_fails = 13
L2_cache_bank[14]: Access = 205748, Miss = 11115, Miss_rate = 0.054, Pending_hits = 1741, Reservation_fails = 9
L2_cache_bank[15]: Access = 206195, Miss = 11091, Miss_rate = 0.054, Pending_hits = 1714, Reservation_fails = 8
L2_cache_bank[16]: Access = 240327, Miss = 11164, Miss_rate = 0.046, Pending_hits = 2068, Reservation_fails = 9
L2_cache_bank[17]: Access = 205364, Miss = 11071, Miss_rate = 0.054, Pending_hits = 1713, Reservation_fails = 7
L2_cache_bank[18]: Access = 204106, Miss = 11083, Miss_rate = 0.054, Pending_hits = 1715, Reservation_fails = 7
L2_cache_bank[19]: Access = 203935, Miss = 11004, Miss_rate = 0.054, Pending_hits = 1712, Reservation_fails = 8
L2_cache_bank[20]: Access = 203542, Miss = 10999, Miss_rate = 0.054, Pending_hits = 1742, Reservation_fails = 7
L2_cache_bank[21]: Access = 204790, Miss = 11065, Miss_rate = 0.054, Pending_hits = 1709, Reservation_fails = 11
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 243937
L2_total_cache_miss_rate = 0.0536
L2_total_cache_pending_hits = 38445
L2_total_cache_reservation_fails = 204
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3153294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 201483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117687
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42447
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.7004
	minimum = 6
	maximum = 764
Network latency average = 40.4685
	minimum = 6
	maximum = 594
Slowest packet = 9051630
Flit latency average = 47.1431
	minimum = 6
	maximum = 593
Slowest flit = 15631754
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0569747
	minimum = 0.047925 (at node 2)
	maximum = 0.309725 (at node 44)
Accepted packet rate average = 0.0569747
	minimum = 0.047925 (at node 2)
	maximum = 0.309725 (at node 44)
Injected flit rate average = 0.0854621
	minimum = 0.0698101 (at node 37)
	maximum = 0.327649 (at node 44)
Accepted flit rate average= 0.0854621
	minimum = 0.0602928 (at node 2)
	maximum = 0.601527 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.4011 (18 samples)
	minimum = 6 (18 samples)
	maximum = 538.833 (18 samples)
Network latency average = 22.0989 (18 samples)
	minimum = 6 (18 samples)
	maximum = 399.222 (18 samples)
Flit latency average = 23.0954 (18 samples)
	minimum = 6 (18 samples)
	maximum = 398.556 (18 samples)
Fragmentation average = 0.00682364 (18 samples)
	minimum = 0 (18 samples)
	maximum = 126.778 (18 samples)
Injected packet rate average = 0.0310303 (18 samples)
	minimum = 0.0251946 (18 samples)
	maximum = 0.112748 (18 samples)
Accepted packet rate average = 0.0310303 (18 samples)
	minimum = 0.0251946 (18 samples)
	maximum = 0.112748 (18 samples)
Injected flit rate average = 0.0475992 (18 samples)
	minimum = 0.0328991 (18 samples)
	maximum = 0.135307 (18 samples)
Accepted flit rate average = 0.0475992 (18 samples)
	minimum = 0.0344378 (18 samples)
	maximum = 0.212162 (18 samples)
Injected packet size average = 1.53396 (18 samples)
Accepted packet size average = 1.53396 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 24 min, 42 sec (8682 sec)
gpgpu_simulation_rate = 13341 (inst/sec)
gpgpu_simulation_rate = 1311 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 1043776
gpu_sim_insn = 5569050
gpu_ipc =       5.3355
gpu_tot_sim_cycle = 12653117
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =       9.5945
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3267039
gpu_stall_icnt2sh    = 11395906
partiton_reqs_in_parallel = 22962168
partiton_reqs_in_parallel_total    = 158220619
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =      14.3192
partiton_reqs_in_parallel_util = 22962168
partiton_reqs_in_parallel_util_total    = 158220619
gpu_sim_cycle_parition_util = 1043776
gpu_tot_sim_cycle_parition_util    = 7331392
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.6333
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =       8.7120 GB/Sec
L2_BW_total  =      34.8280 GB/Sec
gpu_total_sim_rate=12516

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023126
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7875, 6856, 7456, 7264, 7069, 7467, 7962, 6707, 6765, 7176, 7721, 6618, 7175, 7465, 7243, 7342, 5935, 7075, 6697, 6230, 6489, 5930, 6411, 6693, 6891, 6207, 6153, 6055, 6159, 6303, 6091, 6267, 5797, 5938, 6574, 5964, 5441, 5832, 5569, 6463, 5993, 5637, 6053, 5905, 5584, 5828, 6070, 6177, 5729, 4969, 5157, 4442, 4997, 5090, 5233, 4943, 5101, 4892, 5170, 5204, 5000, 5137, 4543, 4774, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 11893097
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11798404
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 89807
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13186636	W0_Idle:214980388	W0_Scoreboard:228893752	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 2431 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 2400 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 12651394 
mrq_lat_table:157501 	4447 	5570 	36511 	20513 	16195 	23867 	35056 	37843 	13055 	549 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3503842 	958646 	43232 	25111 	4388 	3780 	13918 	14651 	21100 	26111 	33665 	730 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	1204370 	286305 	1375869 	705369 	441302 	440721 	67042 	7308 	3619 	3742 	3909 	13885 	14316 	21170 	26066 	34272 	71 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	909174 	811318 	1457105 	268867 	31658 	589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	738250 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3207 	387 	202 	77 	90 	60 	64 	64 	69 	46 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        38        47        46        16        16        16        16        30        30        40        45        44        44        39        45 
dram[1]:        41        40        33        37        16        16        17        16        30        30        43        38        44        44        41        42 
dram[2]:        45        40        45        45        16        16        16        16        30        30        43        46        42        47        43        44 
dram[3]:        45        44        38        31        17        16        16        16        30        30        42        46        44        46        47        43 
dram[4]:        41        44        44        46        16        16        16        16        29        30        44        44        42        38        47        46 
dram[5]:        43        45        44        45        16        16        16        16        30        30        44        43        48        43        46        41 
dram[6]:        48        42        43        44        16        16        17        16        30        29        42        43        42        43        43        41 
dram[7]:        44        43        43        45        16        16        16        16        29        29        42        42        43        41        45        46 
dram[8]:        43        44        37        41        16        16        17        16        30        29        40        47       102        43        42        44 
dram[9]:        47        45        47        43        16        16        16        16        33        33        44        43        44        47        36        44 
dram[10]:        48        44        45        46        17        16        16        16        32        33        44        44        46        46        49        42 
maximum service time to same row:
dram[0]:    228805    238593    478896    403510    242187    218510    468563    244427    278201    431495    332834    513748    325715    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232613    221113    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    196951    224209    266664    299147    212460    275627    222270    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    222690    567428    269719    321837    354392    238938    361436    268952    551436    584035    447535    499050    747525    241601 
dram[4]:    204618    306908    271712    417946    239776    313649    227921    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    225319    376647    458191    358050    336072    455136    387904    402845    267494    240427    216411    347909    265856    471366    458017 
dram[6]:    202426    307636    308929    266337    268224    329934    427950    233602    254644    387833    221951    251938    421221    370351    391962    289203 
dram[7]:    477618    204273    221458    256466    231559    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293337 
dram[8]:    388439    295466    247089    268854    357969    310341    227975    240983    201523    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238893    210163    239096    255116    335491    471074    291452    202959    516484    496384    267846    503333    261308    496868    493711    239505 
dram[10]:    443420    202871    255962    224297    416755    285658    246211    289556    276797    290418    267779    281505    268757    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.902857  3.199670  3.200000  3.452029  2.646575  2.606426  2.712209  2.621660  2.787786  2.671368  2.949922  2.915152  3.002717  3.013351  2.743873  2.876904 
dram[1]:  3.069322  3.082956  3.405406  3.235501  2.747041  2.665248  2.729730  2.664296  2.842025  2.813534  2.993691  2.968374  2.948034  3.010000  2.835687  2.830165 
dram[2]:  2.980966  2.989766  3.366171  3.196995  2.617852  2.576565  2.674286  2.666197  2.843703  2.796970  2.854815  2.812321  2.907859  2.979248  2.783102  2.818976 
dram[3]:  3.075643  2.960666  3.388592  3.230132  2.652949  2.622463  2.802773  2.741703  2.666667  2.785276  2.869376  2.900147  2.874026  2.914246  2.806905  2.883660 
dram[4]:  3.021148  3.019667  3.218371  3.447863  2.563732  2.679487  2.676096  2.747415  2.746418  2.834094  2.825714  2.833575  3.057746  2.904313  2.860614  2.808642 
dram[5]:  2.967016  2.977578  3.330465  3.474074  2.625869  2.588315  2.690647  2.618457  2.774286  2.684593  2.839416  2.775034  2.849227  2.801250  2.902850  2.855709 
dram[6]:  2.946099  3.064564  3.404514  3.345238  2.582402  2.601116  2.638778  2.638095  2.793003  2.709270  2.885387  2.974281  2.870079  3.039216  2.705536  2.828358 
dram[7]:  2.949329  2.997024  3.196694  3.319149  2.592896  2.690278  2.697575  2.648383  2.661473  2.827795  2.843658  2.831683  2.924581  2.991525  2.775883  2.804511 
dram[8]:  2.981077  3.107812  3.229706  3.339130  2.729226  2.607345  2.712660  2.571809  2.883970  2.880121  2.949178  2.808696  3.415989  2.969529  2.855832  2.843511 
dram[9]:  3.107310  2.952802  3.298401  3.474510  2.591623  2.683453  2.692308  2.721739  2.798220  2.808908  2.804843  3.043689  2.875166  2.962416  2.817164  2.849490 
dram[10]:  3.020833  3.029630  3.131667  3.308772  2.667614  2.712977  2.732456  2.701909  2.927692  2.814056  3.031397  2.959877  3.015559  2.946809  2.851145  2.913838 
average row locality = 351120/121956 = 2.879071
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1518      1475      1413      1427      1438      1473      1417      1414      1343      1382      1375      1393      1595      1608      1605      1631 
dram[1]:      1551      1533      1433      1402      1421      1423      1385      1412      1359      1358      1383      1416      1523      1542      1601      1619 
dram[2]:      1537      1519      1402      1440      1426      1446      1426      1431      1353      1361      1391      1423      1561      1628      1602      1622 
dram[3]:      1535      1485      1450      1450      1452      1441      1395      1412      1386      1347      1432      1409      1588      1534      1598      1597 
dram[4]:      1526      1496      1415      1495      1448      1434      1417      1396      1372      1365      1423      1407      1577      1557      1610      1631 
dram[5]:      1498      1488      1443      1418      1435      1437      1412      1430      1403      1337      1407      1429      1580      1602      1606      1640 
dram[6]:      1559      1551      1479      1467      1406      1412      1465      1470      1391      1402      1445      1429      1563      1581      1627      1626 
dram[7]:      1482      1518      1450      1433      1440      1462      1406      1432      1375      1375      1402      1427      1542      1538      1638      1602 
dram[8]:      1527      1516      1425      1450      1441      1400      1419      1438      1393      1374      1419      1391      1575      1564      1592      1614 
dram[9]:      1511      1494      1406      1365      1465      1431      1437      1424      1368      1398      1415      1377      1563      1591      1631      1603 
dram[10]:      1510      1530      1430      1440      1419      1383      1427      1402      1379      1388      1401      1369      1540      1580      1605      1610 
total reads: 258906
bank skew: 1640/1337 = 1.23
chip skew: 23873/23361 = 1.02
number of total write accesses:
dram[0]:       514       464       443       444       494       474       449       450       483       512       510       531       615       649       634       636 
dram[1]:       530       511       457       439       436       456       433       461       494       513       515       555       576       565       608       614 
dram[2]:       499       526       409       475       451       489       446       462       521       485       536       540       585       669       605       636 
dram[3]:       498       472       451       501       482       497       424       488       542       469       545       566       625       573       597       609 
dram[4]:       474       500       442       522       503       447       475       464       545       497       555       551       594       598       627       644 
dram[5]:       481       504       492       458       453       468       458       471       539       510       538       594       631       639       635       636 
dram[6]:       518       490       482       500       443       453       522       469       525       527       569       537       624       589       670       648 
dram[7]:       497       496       484       439       458       475       485       451       504       497       526       575       552       580       641       636 
dram[8]:       521       473       445       470       464       446       488       496       496       524       554       547       946       580       587       621 
dram[9]:       487       508       451       407       515       434       453       454       518       557       554       504       602       616       634       631 
dram[10]:       520       515       449       446       459       394       442       438       524       534       530       549       592       636       636       622 
total reads: 92214
bank skew: 946/394 = 2.40
chip skew: 8658/8163 = 1.06
average mf latency per bank:
dram[0]:      33110     34438     34521     34456     31831     33391     34379     34960     33388     32527     32048     31429     28280     28419     27655     28327
dram[1]:      32226     32921     33649     35387     33973     33700     34799     34115     33762     32554     32378     30970     29011     29030     28679     28811
dram[2]:      32976     33477     33689     33710     34481     33871     34258     33502     32546     32904     31611     31190     28971     27735     29343     28273
dram[3]:      33468     33494     35379     32495     32799     32929     34123     34522     30311     32697     30381     30125     27952     29674     28665     28560
dram[4]:      33916     33394     34230     32749     33704     33354     33428     33666     32539     32878     31429     30790     29172     28687     29111     28128
dram[5]:      34095     33338     33333     33379     32543     32639     34694     33675     32226     30975     30633     29989     27353     28148     28918     28655
dram[6]:      32564     32299     34605     33109     34196     33418     33355     34464     32849     31112     30244     32304     27756     28864     27918     28120
dram[7]:      32566     33336     33006     34620     33301     32207     33486     34123     33074     32100     32060     30950     29346     29072     27539     28157
dram[8]:      33502     33922     34392     33543     34349     34722     33534     34293     32776     32477     30280     31580     28187     29888     28775     27713
dram[9]:      34618     33294     33726     35949     31832     33277     34331     34855     32777     31733     31184     31162     27908     28810     28228     27576
dram[10]:      32101     32527     33927     34800     33220     35695     35578     34704     31734     33059     31339     30903     28940     27093     28560     28870
maximum mf latency per bank:
dram[0]:     262386    262448    262375    266058    262504    262412    262350    262408    262383    262535    262632    262534    265958    272225    262118    262363
dram[1]:     265988    262413    262310    262368    262508    262478    266046    266052    262369    265880    262618    262614    262168    262184    262189    262198
dram[2]:     265982    262376    262351    262393    262377    266277    262216    262347    262136    265911    262594    262611    265781    265987    262153    262167
dram[3]:     262395    262439    266019    262468    262534    262350    262413    262334    262046    262589    262567    263207    262188    262172    262140    266321
dram[4]:     262420    265872    266075    262320    265948    262465    262384    262137    262173    262173    263088    262524    262135    262587    262160    262489
dram[5]:     262420    284595    266042    262315    262387    262489    262429    266130    262269    262413    262714    266154    262489    272169    262063    262555
dram[6]:     266112    262228    262391    265869    265544    262464    262351    262454    265865    265913    262535    262539    262140    262586    262502    262093
dram[7]:     262367    262425    262277    262654    265963    262332    262376    262474    262501    262551    262610    262716    262133    262144    262090    262127
dram[8]:     262404    265954    262408    262248    262490    262481    262452    262489    262525    262519    262654    262674    262121    262212    262557    262189
dram[9]:     266002    262398    262331    262746    262501    262473    262427    262441    262289    262635    262730    266010    262154    262371    262154    265815
dram[10]:     262399    262450    265804    262389    262371    262415    262507    262408    266035    262362    262483    262750    262133    262227    262435    262101
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15567987 n_nop=15431439 n_act=11057 n_pre=11041 n_req=31809 n_rd=94028 n_write=20422 bw_util=0.0147
n_activity=472313 dram_eff=0.4846
bk0: 6072a 15461460i bk1: 5900a 15461120i bk2: 5652a 15467638i bk3: 5708a 15469995i bk4: 5752a 15452981i bk5: 5892a 15461701i bk6: 5668a 15467562i bk7: 5656a 15464541i bk8: 5372a 15459637i bk9: 5528a 15457928i bk10: 5500a 15467516i bk11: 5572a 15455819i bk12: 6380a 15453341i bk13: 6432a 15449378i bk14: 6420a 15452445i bk15: 6524a 15449454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360836
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15567987 n_nop=15432764 n_act=10810 n_pre=10794 n_req=31524 n_rd=93444 n_write=20175 bw_util=0.0146
n_activity=466264 dram_eff=0.4874
bk0: 6204a 15457136i bk1: 6132a 15457843i bk2: 5732a 15468066i bk3: 5608a 15468996i bk4: 5684a 15459163i bk5: 5692a 15459493i bk6: 5540a 15465706i bk7: 5648a 15461397i bk8: 5436a 15463446i bk9: 5432a 15458747i bk10: 5532a 15458816i bk11: 5664a 15455445i bk12: 6092a 15458842i bk13: 6168a 15458283i bk14: 6404a 15454499i bk15: 6476a 15451415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359415
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15567987 n_nop=15430812 n_act=11177 n_pre=11161 n_req=31902 n_rd=94272 n_write=20565 bw_util=0.01475
n_activity=473906 dram_eff=0.4846
bk0: 6148a 15460154i bk1: 6076a 15456038i bk2: 5608a 15472866i bk3: 5760a 15463737i bk4: 5704a 15459183i bk5: 5784a 15455499i bk6: 5704a 15462173i bk7: 5724a 15464618i bk8: 5412a 15459264i bk9: 5444a 15462610i bk10: 5564a 15460149i bk11: 5692a 15456743i bk12: 6244a 15454460i bk13: 6512a 15449556i bk14: 6408a 15452133i bk15: 6488a 15451107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361327
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15567987 n_nop=15431252 n_act=11082 n_pre=11066 n_req=31850 n_rd=94044 n_write=20543 bw_util=0.01472
n_activity=474516 dram_eff=0.483
bk0: 6140a 15460792i bk1: 5940a 15462928i bk2: 5800a 15466370i bk3: 5800a 15464214i bk4: 5808a 15460679i bk5: 5764a 15456488i bk6: 5580a 15465605i bk7: 5648a 15462913i bk8: 5544a 15455440i bk9: 5388a 15466428i bk10: 5728a 15456674i bk11: 5636a 15456725i bk12: 6352a 15455917i bk13: 6136a 15453400i bk14: 6392a 15453265i bk15: 6388a 15449419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15567987 n_nop=15430705 n_act=11122 n_pre=11106 n_req=32007 n_rd=94276 n_write=20778 bw_util=0.01478
n_activity=474020 dram_eff=0.4854
bk0: 6104a 15465572i bk1: 5984a 15462438i bk2: 5660a 15472622i bk3: 5980a 15468323i bk4: 5792a 15459423i bk5: 5736a 15460142i bk6: 5668a 15461904i bk7: 5584a 15460248i bk8: 5488a 15457068i bk9: 5460a 15462485i bk10: 5692a 15456258i bk11: 5628a 15457759i bk12: 6308a 15451540i bk13: 6228a 15450361i bk14: 6440a 15450427i bk15: 6524a 15449344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360508
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15567987 n_nop=15430259 n_act=11280 n_pre=11264 n_req=32072 n_rd=94260 n_write=20924 bw_util=0.0148
n_activity=475905 dram_eff=0.4841
bk0: 5992a 15460333i bk1: 5952a 15459412i bk2: 5772a 15470092i bk3: 5672a 15467479i bk4: 5740a 15462806i bk5: 5748a 15460919i bk6: 5648a 15462957i bk7: 5720a 15460471i bk8: 5612a 15453423i bk9: 5348a 15460608i bk10: 5628a 15458688i bk11: 5716a 15451080i bk12: 6320a 15448964i bk13: 6408a 15446976i bk14: 6424a 15446817i bk15: 6560a 15445220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361907
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15567987 n_nop=15428703 n_act=11342 n_pre=11326 n_req=32439 n_rd=95492 n_write=21124 bw_util=0.01498
n_activity=482822 dram_eff=0.4831
bk0: 6236a 15454318i bk1: 6204a 15455540i bk2: 5916a 15467960i bk3: 5868a 15458531i bk4: 5624a 15459794i bk5: 5648a 15458033i bk6: 5860a 15456289i bk7: 5880a 15458690i bk8: 5564a 15459926i bk9: 5608a 15457579i bk10: 5780a 15452122i bk11: 5716a 15458753i bk12: 6252a 15453017i bk13: 6324a 15454369i bk14: 6508a 15446347i bk15: 6504a 15447531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.367238
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15567987 n_nop=15431086 n_act=11172 n_pre=11156 n_req=31818 n_rd=94088 n_write=20485 bw_util=0.01472
n_activity=471521 dram_eff=0.486
bk0: 5928a 15458692i bk1: 6072a 15459249i bk2: 5800a 15464501i bk3: 5732a 15467170i bk4: 5760a 15462209i bk5: 5848a 15458750i bk6: 5624a 15459694i bk7: 5728a 15460699i bk8: 5500a 15458639i bk9: 5500a 15456728i bk10: 5608a 15453909i bk11: 5708a 15454940i bk12: 6168a 15453989i bk13: 6152a 15456743i bk14: 6552a 15450959i bk15: 6408a 15448765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362666
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15567987 n_nop=15431028 n_act=11024 n_pre=11008 n_req=32196 n_rd=94152 n_write=20775 bw_util=0.01476
n_activity=475615 dram_eff=0.4833
bk0: 6108a 15459271i bk1: 6064a 15458320i bk2: 5700a 15471104i bk3: 5800a 15462765i bk4: 5764a 15467059i bk5: 5600a 15462893i bk6: 5676a 15464310i bk7: 5752a 15458340i bk8: 5572a 15464501i bk9: 5496a 15460554i bk10: 5676a 15453430i bk11: 5564a 15456882i bk12: 6300a 15455299i bk13: 6256a 15454563i bk14: 6368a 15455391i bk15: 6456a 15452408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355057
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15567987 n_nop=15431588 n_act=11021 n_pre=11005 n_req=31804 n_rd=93916 n_write=20457 bw_util=0.01469
n_activity=468876 dram_eff=0.4879
bk0: 6044a 15463206i bk1: 5976a 15460524i bk2: 5624a 15468856i bk3: 5460a 15471954i bk4: 5860a 15459897i bk5: 5724a 15465932i bk6: 5748a 15467767i bk7: 5696a 15463627i bk8: 5472a 15461682i bk9: 5592a 15459588i bk10: 5660a 15455003i bk11: 5508a 15459460i bk12: 6252a 15452432i bk13: 6364a 15450882i bk14: 6524a 15452573i bk15: 6412a 15451769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360284
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15567987 n_nop=15432268 n_act=10870 n_pre=10854 n_req=31699 n_rd=93652 n_write=20343 bw_util=0.01464
n_activity=470539 dram_eff=0.4845
bk0: 6040a 15452612i bk1: 6120a 15461906i bk2: 5720a 15468708i bk3: 5760a 15468786i bk4: 5676a 15463381i bk5: 5532a 15462031i bk6: 5708a 15462046i bk7: 5608a 15463564i bk8: 5516a 15461945i bk9: 5552a 15457913i bk10: 5604a 15456078i bk11: 5476a 15458713i bk12: 6160a 15452520i bk13: 6320a 15451652i bk14: 6420a 15451427i bk15: 6440a 15450689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36187

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11704, Miss_rate = 0.056, Pending_hits = 1767, Reservation_fails = 10
L2_cache_bank[1]: Access = 210322, Miss = 11803, Miss_rate = 0.056, Pending_hits = 1746, Reservation_fails = 9
L2_cache_bank[2]: Access = 209466, Miss = 11656, Miss_rate = 0.056, Pending_hits = 1720, Reservation_fails = 16
L2_cache_bank[3]: Access = 209934, Miss = 11705, Miss_rate = 0.056, Pending_hits = 1727, Reservation_fails = 13
L2_cache_bank[4]: Access = 209540, Miss = 11698, Miss_rate = 0.056, Pending_hits = 1725, Reservation_fails = 9
L2_cache_bank[5]: Access = 210392, Miss = 11870, Miss_rate = 0.056, Pending_hits = 1759, Reservation_fails = 8
L2_cache_bank[6]: Access = 210689, Miss = 11836, Miss_rate = 0.056, Pending_hits = 1730, Reservation_fails = 7
L2_cache_bank[7]: Access = 209302, Miss = 11675, Miss_rate = 0.056, Pending_hits = 1702, Reservation_fails = 9
L2_cache_bank[8]: Access = 210327, Miss = 11788, Miss_rate = 0.056, Pending_hits = 1787, Reservation_fails = 8
L2_cache_bank[9]: Access = 209957, Miss = 11781, Miss_rate = 0.056, Pending_hits = 1738, Reservation_fails = 7
L2_cache_bank[10]: Access = 210261, Miss = 11784, Miss_rate = 0.056, Pending_hits = 1722, Reservation_fails = 6
L2_cache_bank[11]: Access = 210055, Miss = 11781, Miss_rate = 0.056, Pending_hits = 1775, Reservation_fails = 18
L2_cache_bank[12]: Access = 210465, Miss = 11935, Miss_rate = 0.057, Pending_hits = 1759, Reservation_fails = 5
L2_cache_bank[13]: Access = 210869, Miss = 11938, Miss_rate = 0.057, Pending_hits = 1753, Reservation_fails = 13
L2_cache_bank[14]: Access = 209940, Miss = 11735, Miss_rate = 0.056, Pending_hits = 1742, Reservation_fails = 9
L2_cache_bank[15]: Access = 210618, Miss = 11787, Miss_rate = 0.056, Pending_hits = 1720, Reservation_fails = 8
L2_cache_bank[16]: Access = 244634, Miss = 11791, Miss_rate = 0.048, Pending_hits = 2069, Reservation_fails = 9
L2_cache_bank[17]: Access = 209736, Miss = 11747, Miss_rate = 0.056, Pending_hits = 1717, Reservation_fails = 7
L2_cache_bank[18]: Access = 208560, Miss = 11796, Miss_rate = 0.057, Pending_hits = 1729, Reservation_fails = 7
L2_cache_bank[19]: Access = 208272, Miss = 11683, Miss_rate = 0.056, Pending_hits = 1715, Reservation_fails = 8
L2_cache_bank[20]: Access = 208064, Miss = 11711, Miss_rate = 0.056, Pending_hits = 1751, Reservation_fails = 7
L2_cache_bank[21]: Access = 209003, Miss = 11702, Miss_rate = 0.056, Pending_hits = 1712, Reservation_fails = 11
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 258906
L2_total_cache_miss_rate = 0.0557
L2_total_cache_pending_hits = 38565
L2_total_cache_reservation_fails = 204
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3228792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33442
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216449
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1123038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.40773
	minimum = 6
	maximum = 78
Network latency average = 8.12463
	minimum = 6
	maximum = 62
Slowest packet = 9155710
Flit latency average = 7.69653
	minimum = 6
	maximum = 61
Slowest flit = 15892959
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00183829
	minimum = 0.00150176 (at node 10)
	maximum = 0.00217001 (at node 32)
Accepted packet rate average = 0.00183829
	minimum = 0.00150176 (at node 10)
	maximum = 0.00217001 (at node 32)
Injected flit rate average = 0.00285328
	minimum = 0.00158607 (at node 10)
	maximum = 0.00444492 (at node 32)
Accepted flit rate average= 0.00285328
	minimum = 0.0021039 (at node 39)
	maximum = 0.00386673 (at node 24)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.9277 (19 samples)
	minimum = 6 (19 samples)
	maximum = 514.579 (19 samples)
Network latency average = 21.3634 (19 samples)
	minimum = 6 (19 samples)
	maximum = 381.474 (19 samples)
Flit latency average = 22.2849 (19 samples)
	minimum = 6 (19 samples)
	maximum = 380.789 (19 samples)
Fragmentation average = 0.0064645 (19 samples)
	minimum = 0 (19 samples)
	maximum = 120.105 (19 samples)
Injected packet rate average = 0.0294939 (19 samples)
	minimum = 0.0239476 (19 samples)
	maximum = 0.106928 (19 samples)
Accepted packet rate average = 0.0294939 (19 samples)
	minimum = 0.0239476 (19 samples)
	maximum = 0.106928 (19 samples)
Injected flit rate average = 0.0452441 (19 samples)
	minimum = 0.0312511 (19 samples)
	maximum = 0.128419 (19 samples)
Accepted flit rate average = 0.0452441 (19 samples)
	minimum = 0.032736 (19 samples)
	maximum = 0.201199 (19 samples)
Injected packet size average = 1.53402 (19 samples)
Accepted packet size average = 1.53402 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 41 min, 39 sec (9699 sec)
gpgpu_simulation_rate = 12516 (inst/sec)
gpgpu_simulation_rate = 1304 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3340
gpu_sim_insn = 4446854
gpu_ipc =    1331.3934
gpu_tot_sim_cycle = 12878607
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =       9.7718
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3267039
gpu_stall_icnt2sh    = 11396060
partiton_reqs_in_parallel = 73480
partiton_reqs_in_parallel_total    = 181182787
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.0742
partiton_reqs_in_parallel_util = 73480
partiton_reqs_in_parallel_util_total    = 181182787
gpu_sim_cycle_parition_util = 3340
gpu_tot_sim_cycle_parition_util    = 8375168
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6335
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     232.4478 GB/Sec
L2_BW_total  =      34.2785 GB/Sec
gpu_total_sim_rate=12955

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104896
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7980, 6961, 7561, 7369, 7174, 7572, 8067, 6812, 6870, 7281, 7826, 6723, 7280, 7570, 7348, 7447, 6040, 7180, 6802, 6335, 6594, 6035, 6516, 6798, 6996, 6312, 6258, 6160, 6264, 6408, 6196, 6372, 5881, 6022, 6658, 6048, 5525, 5916, 5653, 6547, 6077, 5721, 6137, 5989, 5668, 5912, 6154, 6261, 5813, 5053, 5241, 4526, 5081, 5174, 5317, 5027, 5185, 4976, 5254, 5288, 5084, 5221, 4627, 4858, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 11893097
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11798404
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 89807
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13202873	W0_Idle:214981827	W0_Scoreboard:228927006	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 2431 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 2396 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 12878606 
mrq_lat_table:158149 	4499 	5588 	36545 	20549 	16203 	23867 	35056 	37843 	13055 	549 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3511642 	959037 	43232 	25111 	4388 	3780 	13918 	14651 	21100 	26111 	33665 	730 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	1212451 	286414 	1375869 	705369 	441303 	440721 	67042 	7308 	3619 	3742 	3909 	13885 	14316 	21170 	26066 	34272 	71 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	915684 	812699 	1457384 	268868 	31658 	589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	738270 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3214 	387 	202 	77 	90 	60 	64 	64 	69 	46 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        38        47        46        16        16        16        16        30        30        40        45        44        44        39        45 
dram[1]:        41        40        33        37        16        16        17        16        30        30        43        38        44        44        41        42 
dram[2]:        45        40        45        45        16        16        16        16        30        30        43        46        42        47        43        44 
dram[3]:        45        44        38        31        17        16        16        16        30        30        42        46        44        46        47        43 
dram[4]:        41        44        44        46        16        16        16        16        29        30        44        44        42        38        47        46 
dram[5]:        43        45        44        45        16        16        16        16        30        30        44        43        48        43        46        41 
dram[6]:        48        42        43        44        16        16        17        16        30        29        42        43        42        43        43        41 
dram[7]:        44        43        43        45        16        16        16        16        29        29        42        42        43        41        45        46 
dram[8]:        43        44        37        41        16        16        17        16        30        29        40        47       102        43        42        44 
dram[9]:        47        45        47        43        16        16        16        16        33        33        44        43        44        47        36        44 
dram[10]:        48        44        45        46        17        16        16        16        32        33        44        44        46        46        49        42 
maximum service time to same row:
dram[0]:    228805    238593    478896    403510    242187    218510    468563    244427    278201    431495    332834    513748    325715    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232613    221113    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    196951    224209    266664    299147    212460    275627    222270    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    222690    567428    269719    321837    354392    238938    361436    268952    551436    584035    447535    499050    747525    241601 
dram[4]:    204618    306908    271712    417946    239776    313649    227921    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    225319    376647    458191    358050    336072    455136    387904    402845    267494    240427    216411    347909    265856    471366    458017 
dram[6]:    202426    307636    308929    266337    268224    329934    427950    233602    254644    387833    221951    251938    421221    370351    391962    289203 
dram[7]:    477618    204273    221458    256466    231559    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293337 
dram[8]:    388439    295466    247089    268854    357969    310341    227975    240983    201523    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238893    210163    239096    255116    335491    471074    291452    202959    516484    496384    267846    503333    261308    496868    493711    239505 
dram[10]:    443420    202871    255962    224297    416755    285658    246211    289556    276797    290418    267779    281505    268757    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.902857  3.199670  3.200000  3.452029  2.651163  2.609626  2.712627  2.628692  2.789954  2.669480  2.948518  2.906767  3.001353  3.021333  2.745410  2.883397 
dram[1]:  3.069322  3.082956  3.405406  3.235501  2.750369  2.664306  2.731634  2.671408  2.839695  2.813814  2.979719  2.955157  2.956522  3.009986  2.842105  2.835443 
dram[2]:  2.980966  2.989766  3.366171  3.196995  2.628134  2.577128  2.680456  2.669480  2.835596  2.790977  2.856509  2.812589  2.917679  2.981865  2.788413  2.828964 
dram[3]:  3.075643  2.960666  3.388592  3.230132  2.655693  2.622973  2.807692  2.742075  2.662088  2.782875  2.872464  2.893275  2.876783  2.910468  2.817136  2.886423 
dram[4]:  3.021148  3.019667  3.218371  3.447863  2.566929  2.681365  2.684583  2.751846  2.744651  2.833333  2.817021  2.834055  3.060393  2.909825  2.865900  2.810111 
dram[5]:  2.967016  2.977578  3.330465  3.474074  2.631944  2.599185  2.697842  2.621733  2.772404  2.682148  2.834543  2.772603  2.856226  2.809227  2.909444  2.863237 
dram[6]:  2.946099  3.064564  3.404514  3.345238  2.587169  2.606694  2.646746  2.641304  2.802038  2.709497  2.894135  2.966917  2.876963  3.044755  2.713781  2.825279 
dram[7]:  2.949329  2.997024  3.196694  3.319149  2.596995  2.693481  2.703281  2.655899  2.654008  2.829819  2.840943  2.836158  2.927476  2.997179  2.779805  2.816020 
dram[8]:  2.981077  3.107812  3.229706  3.339130  2.731044  2.607898  2.714489  2.579017  2.882979  2.874622  2.946269  2.803752  3.418919  2.975069  2.859948  2.852605 
dram[9]:  3.107310  2.952802  3.298401  3.474510  2.593464  2.689209  2.695590  2.720695  2.796160  2.806867  2.809388  3.042003  2.879310  2.971850  2.819876  2.848408 
dram[10]:  3.020833  3.029630  3.131667  3.308772  2.672340  2.709285  2.737226  2.702346  2.924962  2.813411  3.020249  2.953917  3.005610  2.945551  2.855146  2.913950 
average row locality = 351916/122168 = 2.880591
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1518      1475      1413      1427      1444      1478      1420      1419      1349      1385      1379      1400      1601      1614      1608      1636 
dram[1]:      1551      1533      1433      1402      1426      1425      1389      1417      1365      1361      1392      1420      1529      1544      1605      1624 
dram[2]:      1537      1519      1402      1440      1436      1449      1433      1436      1357      1368      1395      1426      1571      1632      1609      1627 
dram[3]:      1535      1485      1450      1450      1454      1444      1401      1415      1394      1350      1437      1412      1592      1537      1604      1600 
dram[4]:      1526      1496      1415      1495      1453      1438      1423      1399      1378      1371      1429      1412      1584      1562      1616      1634 
dram[5]:      1498      1488      1443      1418      1442      1445      1417      1435      1409      1338      1413      1430      1588      1610      1611      1645 
dram[6]:      1559      1551      1479      1467      1412      1416      1471      1475      1399      1411      1454      1434      1571      1586      1633      1631 
dram[7]:      1482      1518      1450      1433      1443      1467      1410      1440      1381      1381      1403      1433      1545      1543      1642      1610 
dram[8]:      1527      1516      1425      1450      1445      1403      1423      1446      1400      1378      1420      1395      1580      1568      1596      1622 
dram[9]:      1511      1494      1406      1365      1469      1435      1442      1426      1374      1403      1421      1379      1568      1598      1636      1605 
dram[10]:      1510      1530      1430      1440      1425      1385      1433      1405      1385      1395      1407      1373      1546      1582      1610      1613 
total reads: 259565
bank skew: 1645/1338 = 1.23
chip skew: 23949/23416 = 1.02
number of total write accesses:
dram[0]:       514       464       443       444       494       474       449       450       484       513       511       533       617       652       635       639 
dram[1]:       530       511       457       439       436       456       433       461       495       513       518       557       579       566       609       616 
dram[2]:       499       526       409       475       451       489       446       462       523       488       536       540       591       670       605       639 
dram[3]:       498       472       451       501       482       497       424       488       544       470       545       567       626       576       599       611 
dram[4]:       474       500       442       522       503       447       475       464       546       499       557       552       595       600       628       645 
dram[5]:       481       504       492       458       453       468       458       471       540       510       540       594       637       643       638       637 
dram[6]:       518       490       482       500       443       453       522       469       526       529       569       539       627       591       671       649 
dram[7]:       497       496       484       439       458       475       485       451       506       498       526       575       554       582       643       640 
dram[8]:       521       473       445       470       464       446       488       496       497       525       554       548       950       580       589       623 
dram[9]:       487       508       451       407       515       434       453       454       519       559       554       504       603       619       634       631 
dram[10]:       520       515       449       446       459       395       442       438       525       535       532       550       597       636       637       622 
total reads: 92351
bank skew: 950/395 = 2.41
chip skew: 8669/8176 = 1.06
average mf latency per bank:
dram[0]:      33110     34438     34521     34456     31737     33310     34329     34872     33266     32464     31969     31288     28183     28311     27610     28232
dram[1]:      32226     32921     33649     35387     33886     33668     34728     34030     33641     32507     32181     30881     28892     28993     28619     28725
dram[2]:      32976     33477     33689     33710     34303     33822     34136     33419     32447     32733     31551     31148     28762     27679     29255     28178
dram[3]:      33468     33494     35379     32495     32769     32882     34016     34473     30161     32631     30309     30069     27893     29594     28566     28499
dram[4]:      33916     33394     34230     32749     33622     33288     33327     33617     32426     32743     31308     30701     29070     28599     29025     28082
dram[5]:      34095     33338     33333     33379     32428     32507     34606     33592     32116     30963     30513     29979     27186     28003     28820     28584
dram[6]:      32564     32299     34605     33109     34091     33351     33259     34380     32702     30942     30115     32195     27622     28776     27837     28051
dram[7]:      32566     33336     33006     34620     33252     32128     33421     33985     32939     31986     32048     30863     29280     28981     27471     28012
dram[8]:      33502     33922     34392     33543     34281     34670     33469     34158     32644     32397     30270     31504     28091     29837     28700     27594
dram[9]:      34618     33294     33726     35949     31772     33210     34245     34823     32662     31625     31095     31134     27835     28685     28170     27555
dram[10]:      32101     32527     33927     34800     33119     35639     35469     34653     31624     32927     31215     30828     28797     27072     28488     28835
maximum mf latency per bank:
dram[0]:     262386    262448    262375    266058    262504    262412    262350    262408    262383    262535    262632    262534    265958    272225    262118    262363
dram[1]:     265988    262413    262310    262368    262508    262478    266046    266052    262369    265880    262618    262614    262168    262184    262189    262198
dram[2]:     265982    262376    262351    262393    262377    266277    262216    262347    262136    265911    262594    262611    265781    265987    262153    262167
dram[3]:     262395    262439    266019    262468    262534    262350    262413    262334    262046    262589    262567    263207    262188    262172    262140    266321
dram[4]:     262420    265872    266075    262320    265948    262465    262384    262137    262173    262173    263088    262524    262135    262587    262160    262489
dram[5]:     262420    284595    266042    262315    262387    262489    262429    266130    262269    262413    262714    266154    262489    272169    262063    262555
dram[6]:     266112    262228    262391    265869    265544    262464    262351    262454    265865    265913    262535    262539    262140    262586    262502    262093
dram[7]:     262367    262425    262277    262654    265963    262332    262376    262474    262501    262551    262610    262716    262133    262144    262090    262127
dram[8]:     262404    265954    262408    262248    262490    262481    262452    262489    262525    262519    262654    262674    262121    262212    262557    262189
dram[9]:     266002    262398    262331    262746    262501    262473    262427    262441    262289    262635    262730    266010    262154    262371    262154    265815
dram[10]:     262399    262450    265804    262389    262371    262415    262507    262408    266035    262362    262483    262750    262133    262227    262435    262101
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15574188 n_nop=15437308 n_act=11077 n_pre=11061 n_req=31882 n_rd=94264 n_write=20478 bw_util=0.01473
n_activity=473669 dram_eff=0.4845
bk0: 6072a 15467658i bk1: 5900a 15467318i bk2: 5652a 15473837i bk3: 5708a 15476194i bk4: 5776a 15459105i bk5: 5912a 15467750i bk6: 5680a 15473692i bk7: 5676a 15470707i bk8: 5396a 15465746i bk9: 5540a 15464059i bk10: 5516a 15473639i bk11: 5600a 15461827i bk12: 6404a 15459339i bk13: 6456a 15455394i bk14: 6432a 15458590i bk15: 6544a 15455532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360723
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15574188 n_nop=15438649 n_act=10832 n_pre=10816 n_req=31592 n_rd=93664 n_write=20227 bw_util=0.01463
n_activity=467645 dram_eff=0.4871
bk0: 6204a 15463335i bk1: 6132a 15464043i bk2: 5732a 15474266i bk3: 5608a 15475197i bk4: 5704a 15465270i bk5: 5700a 15465648i bk6: 5556a 15471853i bk7: 5668a 15467561i bk8: 5460a 15469513i bk9: 5444a 15464909i bk10: 5568a 15464744i bk11: 5680a 15461465i bk12: 6116a 15464908i bk13: 6176a 15464437i bk14: 6420a 15460638i bk15: 6496a 15457530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359288
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15574188 n_nop=15436637 n_act=11197 n_pre=11181 n_req=31986 n_rd=94548 n_write=20625 bw_util=0.01479
n_activity=475444 dram_eff=0.4845
bk0: 6148a 15466353i bk1: 6076a 15462240i bk2: 5608a 15479068i bk3: 5760a 15469942i bk4: 5744a 15465286i bk5: 5796a 15461593i bk6: 5732a 15468302i bk7: 5744a 15470749i bk8: 5428a 15465334i bk9: 5472a 15468574i bk10: 5580a 15466291i bk11: 5704a 15462889i bk12: 6284a 15460340i bk13: 6528a 15455583i bk14: 6436a 15458254i bk15: 6508a 15457173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15574188 n_nop=15437171 n_act=11101 n_pre=11085 n_req=31911 n_rd=94240 n_write=20591 bw_util=0.01475
n_activity=475752 dram_eff=0.4827
bk0: 6140a 15466989i bk1: 5940a 15469130i bk2: 5800a 15472573i bk3: 5800a 15470417i bk4: 5816a 15466870i bk5: 5776a 15462638i bk6: 5604a 15471723i bk7: 5660a 15469039i bk8: 5576a 15461456i bk9: 5400a 15472540i bk10: 5748a 15462807i bk11: 5648a 15462803i bk12: 6368a 15462040i bk13: 6148a 15459446i bk14: 6416a 15459388i bk15: 6400a 15455530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358103
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15574188 n_nop=15436574 n_act=11142 n_pre=11126 n_req=32080 n_rd=94524 n_write=20822 bw_util=0.01481
n_activity=475476 dram_eff=0.4852
bk0: 6104a 15471771i bk1: 5984a 15468637i bk2: 5660a 15478823i bk3: 5980a 15474525i bk4: 5812a 15465554i bk5: 5752a 15466273i bk6: 5692a 15468060i bk7: 5596a 15466417i bk8: 5512a 15463155i bk9: 5484a 15468555i bk10: 5716a 15462267i bk11: 5648a 15463858i bk12: 6336a 15457618i bk13: 6248a 15456416i bk14: 6464a 15456555i bk15: 6536a 15455496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360371
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15574188 n_nop=15436098 n_act=11297 n_pre=11281 n_req=32154 n_rd=94520 n_write=20992 bw_util=0.01483
n_activity=477337 dram_eff=0.484
bk0: 5992a 15466530i bk1: 5952a 15465609i bk2: 5772a 15476289i bk3: 5672a 15473678i bk4: 5768a 15468886i bk5: 5780a 15466985i bk6: 5668a 15469125i bk7: 5740a 15466617i bk8: 5636a 15459505i bk9: 5352a 15466780i bk10: 5652a 15464733i bk11: 5720a 15457250i bk12: 6352a 15454880i bk13: 6440a 15452910i bk14: 6444a 15452896i bk15: 6580a 15451336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361789
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15574188 n_nop=15434516 n_act=11360 n_pre=11344 n_req=32527 n_rd=95796 n_write=21172 bw_util=0.01502
n_activity=484514 dram_eff=0.4828
bk0: 6236a 15460515i bk1: 6204a 15461739i bk2: 5916a 15474161i bk3: 5868a 15464733i bk4: 5648a 15465925i bk5: 5664a 15464173i bk6: 5884a 15462431i bk7: 5900a 15464819i bk8: 5596a 15466024i bk9: 5644a 15463583i bk10: 5816a 15458234i bk11: 5736a 15464811i bk12: 6284a 15459001i bk13: 6344a 15460424i bk14: 6532a 15452474i bk15: 6524a 15453617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.367099
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15574188 n_nop=15436969 n_act=11187 n_pre=11171 n_req=31890 n_rd=94324 n_write=20537 bw_util=0.01475
n_activity=472750 dram_eff=0.4859
bk0: 5928a 15464890i bk1: 6072a 15465449i bk2: 5800a 15470704i bk3: 5732a 15473374i bk4: 5772a 15468390i bk5: 5868a 15464885i bk6: 5640a 15465844i bk7: 5760a 15466785i bk8: 5524a 15464617i bk9: 5524a 15462777i bk10: 5612a 15460071i bk11: 5732a 15461070i bk12: 6180a 15460091i bk13: 6172a 15462831i bk14: 6568a 15457070i bk15: 6440a 15454821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362535
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15574188 n_nop=15436928 n_act=11042 n_pre=11026 n_req=32263 n_rd=94376 n_write=20816 bw_util=0.01479
n_activity=476921 dram_eff=0.4831
bk0: 6108a 15465472i bk1: 6064a 15464522i bk2: 5700a 15477306i bk3: 5800a 15468967i bk4: 5780a 15473210i bk5: 5612a 15469040i bk6: 5692a 15470460i bk7: 5784a 15464456i bk8: 5600a 15470547i bk9: 5512a 15466630i bk10: 5680a 15459595i bk11: 5580a 15462978i bk12: 6320a 15461313i bk13: 6272a 15460730i bk14: 6384a 15461467i bk15: 6488a 15458464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15574188 n_nop=15437519 n_act=11036 n_pre=11020 n_req=31864 n_rd=94128 n_write=20485 bw_util=0.01472
n_activity=470009 dram_eff=0.4877
bk0: 6044a 15469405i bk1: 5976a 15466725i bk2: 5624a 15475058i bk3: 5460a 15478156i bk4: 5876a 15466045i bk5: 5740a 15472105i bk6: 5768a 15473913i bk7: 5704a 15469793i bk8: 5496a 15467764i bk9: 5612a 15465625i bk10: 5684a 15461132i bk11: 5516a 15465619i bk12: 6272a 15458560i bk13: 6392a 15456941i bk14: 6544a 15458711i bk15: 6420a 15457929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360148
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15574188 n_nop=15438141 n_act=10898 n_pre=10882 n_req=31767 n_rd=93876 n_write=20391 bw_util=0.01467
n_activity=471988 dram_eff=0.4842
bk0: 6040a 15458812i bk1: 6120a 15468109i bk2: 5720a 15474912i bk3: 5760a 15474991i bk4: 5700a 15469511i bk5: 5540a 15468112i bk6: 5732a 15468180i bk7: 5620a 15469707i bk8: 5540a 15468002i bk9: 5580a 15463969i bk10: 5628a 15462065i bk11: 5492a 15464797i bk12: 6184a 15458427i bk13: 6328a 15457804i bk14: 6440a 15457556i bk15: 6452a 15456842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361747

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11732, Miss_rate = 0.056, Pending_hits = 1835, Reservation_fails = 10
L2_cache_bank[1]: Access = 210694, Miss = 11834, Miss_rate = 0.056, Pending_hits = 1823, Reservation_fails = 9
L2_cache_bank[2]: Access = 209838, Miss = 11690, Miss_rate = 0.056, Pending_hits = 1814, Reservation_fails = 16
L2_cache_bank[3]: Access = 210306, Miss = 11726, Miss_rate = 0.056, Pending_hits = 1784, Reservation_fails = 13
L2_cache_bank[4]: Access = 209912, Miss = 11740, Miss_rate = 0.056, Pending_hits = 1825, Reservation_fails = 9
L2_cache_bank[5]: Access = 210764, Miss = 11897, Miss_rate = 0.056, Pending_hits = 1824, Reservation_fails = 8
L2_cache_bank[6]: Access = 211062, Miss = 11867, Miss_rate = 0.056, Pending_hits = 1813, Reservation_fails = 7
L2_cache_bank[7]: Access = 209674, Miss = 11693, Miss_rate = 0.056, Pending_hits = 1744, Reservation_fails = 9
L2_cache_bank[8]: Access = 210700, Miss = 11824, Miss_rate = 0.056, Pending_hits = 1885, Reservation_fails = 8
L2_cache_bank[9]: Access = 210329, Miss = 11807, Miss_rate = 0.056, Pending_hits = 1797, Reservation_fails = 7
L2_cache_bank[10]: Access = 210637, Miss = 11821, Miss_rate = 0.056, Pending_hits = 1822, Reservation_fails = 6
L2_cache_bank[11]: Access = 210428, Miss = 11809, Miss_rate = 0.056, Pending_hits = 1839, Reservation_fails = 18
L2_cache_bank[12]: Access = 210840, Miss = 11978, Miss_rate = 0.057, Pending_hits = 1870, Reservation_fails = 5
L2_cache_bank[13]: Access = 211242, Miss = 11971, Miss_rate = 0.057, Pending_hits = 1838, Reservation_fails = 13
L2_cache_bank[14]: Access = 210315, Miss = 11756, Miss_rate = 0.056, Pending_hits = 1795, Reservation_fails = 9
L2_cache_bank[15]: Access = 210991, Miss = 11825, Miss_rate = 0.056, Pending_hits = 1818, Reservation_fails = 8
L2_cache_bank[16]: Access = 245010, Miss = 11816, Miss_rate = 0.048, Pending_hits = 2129, Reservation_fails = 9
L2_cache_bank[17]: Access = 210104, Miss = 11778, Miss_rate = 0.056, Pending_hits = 1791, Reservation_fails = 7
L2_cache_bank[18]: Access = 208928, Miss = 11827, Miss_rate = 0.057, Pending_hits = 1808, Reservation_fails = 7
L2_cache_bank[19]: Access = 208640, Miss = 11705, Miss_rate = 0.056, Pending_hits = 1761, Reservation_fails = 8
L2_cache_bank[20]: Access = 208436, Miss = 11746, Miss_rate = 0.056, Pending_hits = 1845, Reservation_fails = 7
L2_cache_bank[21]: Access = 209375, Miss = 11723, Miss_rate = 0.056, Pending_hits = 1765, Reservation_fails = 11
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 259565
L2_total_cache_miss_rate = 0.0557
L2_total_cache_pending_hits = 40225
L2_total_cache_reservation_fails = 204
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3234645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1123057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42451
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.924
	minimum = 6
	maximum = 62
Network latency average = 8.60402
	minimum = 6
	maximum = 57
Slowest packet = 9300837
Flit latency average = 8.588
	minimum = 6
	maximum = 56
Slowest flit = 16035395
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0490626
	minimum = 0.0431267 (at node 0)
	maximum = 0.0563043 (at node 38)
Accepted packet rate average = 0.0490626
	minimum = 0.0431267 (at node 0)
	maximum = 0.0563043 (at node 38)
Injected flit rate average = 0.0735939
	minimum = 0.0431267 (at node 0)
	maximum = 0.11201 (at node 38)
Accepted flit rate average= 0.0735939
	minimum = 0.0551063 (at node 45)
	maximum = 0.0922432 (at node 8)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.6275 (20 samples)
	minimum = 6 (20 samples)
	maximum = 491.95 (20 samples)
Network latency average = 20.7254 (20 samples)
	minimum = 6 (20 samples)
	maximum = 365.25 (20 samples)
Flit latency average = 21.6001 (20 samples)
	minimum = 6 (20 samples)
	maximum = 364.55 (20 samples)
Fragmentation average = 0.00614127 (20 samples)
	minimum = 0 (20 samples)
	maximum = 114.1 (20 samples)
Injected packet rate average = 0.0304723 (20 samples)
	minimum = 0.0249066 (20 samples)
	maximum = 0.104397 (20 samples)
Accepted packet rate average = 0.0304723 (20 samples)
	minimum = 0.0249066 (20 samples)
	maximum = 0.104397 (20 samples)
Injected flit rate average = 0.0466616 (20 samples)
	minimum = 0.0318449 (20 samples)
	maximum = 0.127599 (20 samples)
Accepted flit rate average = 0.0466616 (20 samples)
	minimum = 0.0338545 (20 samples)
	maximum = 0.195751 (20 samples)
Injected packet size average = 1.53128 (20 samples)
Accepted packet size average = 1.53128 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 41 min, 54 sec (9714 sec)
gpgpu_simulation_rate = 12955 (inst/sec)
gpgpu_simulation_rate = 1325 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 26508
gpu_sim_insn = 4970317
gpu_ipc =     187.5025
gpu_tot_sim_cycle = 13132337
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =       9.9614
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3267039
gpu_stall_icnt2sh    = 11396114
partiton_reqs_in_parallel = 583176
partiton_reqs_in_parallel_total    = 181256267
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.8467
partiton_reqs_in_parallel_util = 583176
partiton_reqs_in_parallel_util_total    = 181256267
gpu_sim_cycle_parition_util = 26508
gpu_tot_sim_cycle_parition_util    = 8378508
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6346
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =      29.3634 GB/Sec
L2_BW_total  =      33.6755 GB/Sec
gpu_total_sim_rate=13424

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194961
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
8118, 7099, 7699, 7507, 7312, 7710, 8205, 6950, 7008, 7419, 7964, 6861, 7418, 7708, 7486, 7585, 6155, 7295, 6917, 6450, 6709, 6150, 6631, 6913, 7111, 6427, 6373, 6275, 6379, 6523, 6311, 6487, 5973, 6114, 6750, 6140, 5617, 6008, 5745, 6639, 6169, 5813, 6229, 6081, 5760, 6004, 6246, 6353, 5905, 5145, 5333, 4618, 5173, 5266, 5409, 5119, 5277, 5068, 5346, 5380, 5176, 5313, 4719, 4950, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 11893097
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11798404
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 89807
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13224981	W0_Idle:216166683	W0_Scoreboard:228977207	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 2431 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 2392 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 13130692 
mrq_lat_table:158297 	4515 	5592 	36559 	20557 	16203 	23867 	35056 	37843 	13055 	549 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3519719 	959170 	43232 	25111 	4389 	3780 	13919 	14651 	21100 	26111 	33665 	730 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	1220579 	286490 	1375869 	705369 	441309 	440721 	67042 	7308 	3619 	3743 	3909 	13886 	14316 	21170 	26066 	34272 	71 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	923509 	813074 	1457391 	268868 	31658 	589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	738275 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3228 	387 	202 	78 	90 	61 	64 	64 	69 	46 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        38        47        46        16        16        16        16        30        30        40        45        44        44        39        45 
dram[1]:        41        40        33        37        16        16        17        16        30        30        43        38        44        44        41        42 
dram[2]:        45        40        45        45        16        16        16        16        30        30        43        46        42        47        43        44 
dram[3]:        45        44        38        31        17        16        16        16        30        30        42        46        44        46        47        43 
dram[4]:        41        44        44        46        16        16        16        16        29        30        44        44        42        38        47        46 
dram[5]:        43        45        44        45        16        16        16        16        30        30        44        43        48        43        46        41 
dram[6]:        48        42        43        44        16        16        17        16        30        29        42        43        42        43        43        41 
dram[7]:        44        43        43        45        16        16        16        16        29        29        42        42        43        41        45        46 
dram[8]:        43        44        37        41        16        16        17        16        30        29        40        47       102        43        42        44 
dram[9]:        47        45        47        43        16        16        16        16        33        33        44        43        44        47        36        44 
dram[10]:        48        44        45        46        17        16        16        16        32        33        44        44        46        46        49        42 
maximum service time to same row:
dram[0]:    228805    238593    478896    403510    242187    218510    468563    244427    278201    431495    332834    513748    325715    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232613    221113    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    196951    224209    266664    299147    212460    275627    222270    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    222690    567428    269719    321837    354392    238938    361436    268952    551436    584035    447535    499050    747525    241601 
dram[4]:    204618    306908    271712    417946    239776    313649    227921    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    225319    376647    458191    358050    336072    455136    387904    402845    267494    240427    216411    347909    265856    471366    458017 
dram[6]:    202426    307636    308929    266337    268224    329934    427950    233602    254644    387833    221951    251938    421221    370351    391962    289203 
dram[7]:    477618    204273    221458    256466    231559    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293337 
dram[8]:    388439    295466    247089    268854    357969    310341    227975    240983    201523    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238893    210163    239096    255116    335491    471074    291452    202959    516484    496384    267846    503333    261308    496868    493711    239505 
dram[10]:    443420    202871    255962    224297    416755    285658    246211    289556    276797    290418    267779    281505    268757    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.902857  3.199670  3.200000  3.452029  2.651163  2.609626  2.712627  2.628692  2.791793  2.672292  2.954758  2.908408  2.998649  3.018642  2.745410  2.883397 
dram[1]:  3.069322  3.082956  3.405406  3.235501  2.750369  2.664306  2.731634  2.671408  2.842988  2.814093  2.987539  2.955224  2.956522  3.009986  2.842105  2.835443 
dram[2]:  2.980966  2.989766  3.366171  3.196995  2.628134  2.577128  2.678063  2.669480  2.834586  2.794294  2.855244  2.811429  2.915094  2.979301  2.788413  2.828964 
dram[3]:  3.075643  2.960666  3.388592  3.230132  2.655693  2.622973  2.804915  2.742075  2.666667  2.784404  2.874095  2.890511  2.876783  2.907840  2.814815  2.886423 
dram[4]:  3.021148  3.019667  3.218371  3.447863  2.566929  2.681365  2.684583  2.751846  2.745014  2.839394  2.820113  2.837176  3.057503  2.909825  2.865900  2.810111 
dram[5]:  2.967016  2.977578  3.330465  3.474074  2.631944  2.597015  2.697842  2.621733  2.774148  2.682148  2.841800  2.770178  2.853846  2.806974  2.909444  2.863237 
dram[6]:  2.946099  3.064564  3.404514  3.345238  2.587169  2.606694  2.646746  2.641304  2.810771  2.717877  2.898571  2.974436  2.875817  3.044755  2.713781  2.820766 
dram[7]:  2.949329  2.997024  3.196694  3.319149  2.596995  2.693481  2.703281  2.655899  2.655899  2.834586  2.838235  2.839210  2.927476  2.997179  2.779805  2.816020 
dram[8]:  2.981077  3.107812  3.229706  3.339130  2.731044  2.607898  2.714489  2.579017  2.884674  2.874811  2.943368  2.805475  3.418919  2.975069  2.859948  2.852605 
dram[9]:  3.107310  2.952802  3.298401  3.474510  2.593464  2.689209  2.695590  2.720695  2.797935  2.808571  2.812500  3.040323  2.879310  2.971850  2.819876  2.848408 
dram[10]:  3.017831  3.029630  3.131667  3.308772  2.672340  2.709285  2.737226  2.702346  2.928134  2.813953  3.021773  2.952454  3.007003  2.945551  2.855146  2.913950 
average row locality = 352106/122222 = 2.880872
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1518      1475      1413      1427      1444      1478      1420      1419      1353      1387      1383      1404      1602      1615      1608      1636 
dram[1]:      1551      1533      1433      1402      1426      1425      1389      1417      1370      1364      1400      1423      1529      1544      1605      1624 
dram[2]:      1537      1519      1402      1440      1436      1449      1434      1436      1362      1373      1397      1428      1572      1633      1609      1627 
dram[3]:      1535      1485      1450      1450      1454      1444      1402      1415      1400      1351      1441      1413      1592      1538      1605      1600 
dram[4]:      1526      1496      1415      1495      1453      1438      1423      1399      1381      1375      1434      1417      1585      1562      1616      1634 
dram[5]:      1498      1488      1443      1418      1442      1446      1417      1435      1413      1338      1418      1431      1589      1611      1611      1645 
dram[6]:      1559      1551      1479      1467      1412      1416      1471      1475      1405      1417      1460      1439      1573      1586      1633      1633 
dram[7]:      1482      1518      1450      1433      1443      1467      1410      1440      1385      1387      1404      1438      1545      1543      1642      1610 
dram[8]:      1527      1516      1425      1450      1445      1403      1423      1446      1404      1381      1421      1399      1580      1568      1596      1622 
dram[9]:      1511      1494      1406      1365      1469      1435      1442      1426      1378      1407      1426      1381      1568      1598      1636      1605 
dram[10]:      1511      1530      1430      1440      1425      1385      1433      1405      1390      1401      1411      1375      1550      1582      1610      1613 
total reads: 259755
bank skew: 1645/1338 = 1.23
chip skew: 23976/23435 = 1.02
number of total write accesses:
dram[0]:       514       464       443       444       494       474       449       450       484       513       511       533       617       652       635       639 
dram[1]:       530       511       457       439       436       456       433       461       495       513       518       557       579       566       609       616 
dram[2]:       499       526       409       475       451       489       446       462       523       488       536       540       591       670       605       639 
dram[3]:       498       472       451       501       482       497       424       488       544       470       545       567       626       576       599       611 
dram[4]:       474       500       442       522       503       447       475       464       546       499       557       552       595       600       628       645 
dram[5]:       481       504       492       458       453       468       458       471       540       510       540       594       637       643       638       637 
dram[6]:       518       490       482       500       443       453       522       469       526       529       569       539       627       591       671       649 
dram[7]:       497       496       484       439       458       475       485       451       506       498       526       575       554       582       643       640 
dram[8]:       521       473       445       470       464       446       488       496       497       525       554       548       950       580       589       623 
dram[9]:       487       508       451       407       515       434       453       454       519       559       554       504       603       619       634       631 
dram[10]:       520       515       449       446       459       395       442       438       525       535       532       550       597       636       637       622 
total reads: 92351
bank skew: 950/395 = 2.41
chip skew: 8669/8176 = 1.06
average mf latency per bank:
dram[0]:      33114     34442     34526     34460     31737     33311     34329     34872     33197     32433     31906     31228     28174     28302     27613     28235
dram[1]:      32230     32925     33654     35392     33887     33669     34728     34030     33554     32458     32052     30839     28896     28997     28623     28729
dram[2]:      32980     33481     33693     33714     34304     33823     34118     33419     32366     32649     31523     31120     28752     27671     29259     28181
dram[3]:      33472     33498     35384     32499     32769     32883     33998     34473     30072     32616     30253     30058     27897     29584     28557     28503
dram[4]:      33920     33398     34234     32753     33623     33288     33327     33617     32379     32676     31234     30628     29061     28602     29029     28086
dram[5]:      34099     33343     33338     33384     32429     32491     34606     33592     32053     30966     30440     29968     27178     27994     28824     28588
dram[6]:      32568     32303     34609     33113     34092     33352     33259     34380     32604     30850     30031     32118     27601     28780     27841     28036
dram[7]:      32570     33340     33011     34625     33253     32129     33421     33985     32873     31888     32035     30791     29284     28985     27475     28016
dram[8]:      33506     33927     34396     33548     34281     34671     33469     34158     32579     32349     30259     31444     28095     29841     28704     27598
dram[9]:      34622     33299     33730     35954     31773     33210     34245     34823     32597     31564     31021     31105     27839     28688     28174     27559
dram[10]:      32090     32531     33931     34805     33119     35640     35469     34653     31545     32829     31156     30801     28748     27076     28492     28839
maximum mf latency per bank:
dram[0]:     262386    262448    262375    266058    262504    262412    262350    262408    262383    262535    262632    262534    265958    272225    262118    262363
dram[1]:     265988    262413    262310    262368    262508    262478    266046    266052    262369    265880    262618    262614    262168    262184    262189    262198
dram[2]:     265982    262376    262351    262393    262377    266277    262216    262347    262136    265911    262594    262611    265781    265987    262153    262167
dram[3]:     262395    262439    266019    262468    262534    262350    262413    262334    262046    262589    262567    263207    262188    262172    262140    266321
dram[4]:     262420    265872    266075    262320    265948    262465    262384    262137    262173    262173    263088    262524    262135    262587    262160    262489
dram[5]:     262420    284595    266042    262315    262387    262489    262429    266130    262269    262413    262714    266154    262489    272169    262063    262555
dram[6]:     266112    262228    262391    265869    265544    262464    262351    262454    265865    265913    262535    262539    262140    262586    262502    262093
dram[7]:     262367    262425    262277    262654    265963    262332    262376    262474    262501    262551    262610    262716    262133    262144    262090    262127
dram[8]:     262404    265954    262408    262248    262490    262481    262452    262489    262525    262519    262654    262674    262121    262212    262557    262189
dram[9]:     266002    262398    262331    262746    262501    262473    262427    262441    262289    262635    262730    266010    262154    262371    262154    265815
dram[10]:     262399    262450    265804    262389    262371    262415    262507    262408    266035    262362    262483    262750    262133    262227    262435    262101
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15623408 n_nop=15486456 n_act=11081 n_pre=11065 n_req=31898 n_rd=94328 n_write=20478 bw_util=0.0147
n_activity=474009 dram_eff=0.4844
bk0: 6072a 15516877i bk1: 5900a 15516537i bk2: 5652a 15523056i bk3: 5708a 15525413i bk4: 5776a 15508325i bk5: 5912a 15516970i bk6: 5680a 15522914i bk7: 5676a 15519929i bk8: 5412a 15514912i bk9: 5548a 15513264i bk10: 5532a 15522832i bk11: 5616a 15510994i bk12: 6408a 15508527i bk13: 6460a 15504581i bk14: 6432a 15507809i bk15: 6544a 15504751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359589
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15623408 n_nop=15487785 n_act=10836 n_pre=10820 n_req=31611 n_rd=93740 n_write=20227 bw_util=0.01459
n_activity=468010 dram_eff=0.487
bk0: 6204a 15512555i bk1: 6132a 15513263i bk2: 5732a 15523486i bk3: 5608a 15524418i bk4: 5704a 15514491i bk5: 5700a 15514869i bk6: 5556a 15521075i bk7: 5668a 15516783i bk8: 5480a 15518672i bk9: 5456a 15514082i bk10: 5600a 15513881i bk11: 5692a 15510637i bk12: 6116a 15514125i bk13: 6176a 15513655i bk14: 6420a 15509856i bk15: 6496a 15506749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35816
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15623408 n_nop=15485773 n_act=11205 n_pre=11189 n_req=32003 n_rd=94616 n_write=20625 bw_util=0.01475
n_activity=475851 dram_eff=0.4844
bk0: 6148a 15515572i bk1: 6076a 15511459i bk2: 5608a 15528288i bk3: 5760a 15519162i bk4: 5744a 15514509i bk5: 5796a 15510816i bk6: 5736a 15517493i bk7: 5744a 15519970i bk8: 5448a 15514469i bk9: 5492a 15517721i bk10: 5588a 15515470i bk11: 5712a 15512069i bk12: 6288a 15509526i bk13: 6532a 15504770i bk14: 6436a 15507471i bk15: 6508a 15506392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360094
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15623408 n_nop=15486319 n_act=11107 n_pre=11091 n_req=31926 n_rd=94300 n_write=20591 bw_util=0.01471
n_activity=476177 dram_eff=0.4826
bk0: 6140a 15516208i bk1: 5940a 15518350i bk2: 5800a 15521793i bk3: 5800a 15519637i bk4: 5816a 15516091i bk5: 5776a 15511859i bk6: 5608a 15520913i bk7: 5660a 15518260i bk8: 5600a 15510608i bk9: 5404a 15521754i bk10: 5764a 15511975i bk11: 5652a 15511991i bk12: 6368a 15511258i bk13: 6152a 15508633i bk14: 6420a 15508574i bk15: 6400a 15504748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356977
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15623408 n_nop=15485714 n_act=11146 n_pre=11130 n_req=32098 n_rd=94596 n_write=20822 bw_util=0.01478
n_activity=475865 dram_eff=0.4851
bk0: 6104a 15520990i bk1: 5984a 15517856i bk2: 5660a 15528043i bk3: 5980a 15523745i bk4: 5812a 15514775i bk5: 5752a 15515494i bk6: 5692a 15517282i bk7: 5596a 15515640i bk8: 5524a 15512332i bk9: 5500a 15517747i bk10: 5736a 15511428i bk11: 5668a 15513010i bk12: 6340a 15506804i bk13: 6248a 15505633i bk14: 6464a 15505772i bk15: 6536a 15504714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359236
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15623408 n_nop=15485256 n_act=11302 n_pre=11286 n_req=32167 n_rd=94572 n_write=20992 bw_util=0.01479
n_activity=477689 dram_eff=0.4838
bk0: 5992a 15515750i bk1: 5952a 15514829i bk2: 5772a 15525509i bk3: 5672a 15522898i bk4: 5768a 15518107i bk5: 5784a 15516175i bk6: 5668a 15518345i bk7: 5740a 15515837i bk8: 5652a 15508673i bk9: 5352a 15516000i bk10: 5672a 15513918i bk11: 5724a 15506439i bk12: 6356a 15504067i bk13: 6444a 15502096i bk14: 6444a 15502114i bk15: 6580a 15500555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36065
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15623408 n_nop=15483620 n_act=11364 n_pre=11348 n_req=32554 n_rd=95904 n_write=21172 bw_util=0.01499
n_activity=485038 dram_eff=0.4827
bk0: 6236a 15509732i bk1: 6204a 15510958i bk2: 5916a 15523380i bk3: 5868a 15513952i bk4: 5648a 15515145i bk5: 5664a 15513393i bk6: 5884a 15511652i bk7: 5900a 15514040i bk8: 5620a 15515200i bk9: 5668a 15512740i bk10: 5840a 15507388i bk11: 5756a 15513992i bk12: 6292a 15508182i bk13: 6344a 15509643i bk14: 6532a 15501693i bk15: 6532a 15502774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.365948
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15623408 n_nop=15486117 n_act=11191 n_pre=11175 n_req=31906 n_rd=94388 n_write=20537 bw_util=0.01471
n_activity=473082 dram_eff=0.4859
bk0: 5928a 15514108i bk1: 6072a 15514668i bk2: 5800a 15519924i bk3: 5732a 15522595i bk4: 5772a 15517611i bk5: 5868a 15514108i bk6: 5640a 15515067i bk7: 5760a 15516008i bk8: 5540a 15513786i bk9: 5548a 15511921i bk10: 5616a 15509259i bk11: 5752a 15510229i bk12: 6180a 15509308i bk13: 6172a 15512048i bk14: 6568a 15506287i bk15: 6440a 15504038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361396
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15623408 n_nop=15486092 n_act=11046 n_pre=11030 n_req=32275 n_rd=94424 n_write=20816 bw_util=0.01475
n_activity=477190 dram_eff=0.483
bk0: 6108a 15514692i bk1: 6064a 15513742i bk2: 5700a 15526527i bk3: 5800a 15518188i bk4: 5780a 15522431i bk5: 5612a 15518261i bk6: 5692a 15519682i bk7: 5784a 15513678i bk8: 5616a 15519715i bk9: 5524a 15515803i bk10: 5684a 15508782i bk11: 5596a 15512143i bk12: 6320a 15510531i bk13: 6272a 15509948i bk14: 6384a 15510685i bk15: 6488a 15507682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353816
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15623408 n_nop=15486671 n_act=11040 n_pre=11024 n_req=31879 n_rd=94188 n_write=20485 bw_util=0.01468
n_activity=470291 dram_eff=0.4877
bk0: 6044a 15518624i bk1: 5976a 15515945i bk2: 5624a 15524278i bk3: 5460a 15527376i bk4: 5876a 15515266i bk5: 5740a 15521327i bk6: 5768a 15523135i bk7: 5704a 15519015i bk8: 5512a 15516932i bk9: 5628a 15514778i bk10: 5704a 15510290i bk11: 5524a 15514788i bk12: 6272a 15507777i bk13: 6392a 15506158i bk14: 6544a 15507930i bk15: 6420a 15507148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359023
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15623408 n_nop=15487259 n_act=10905 n_pre=10889 n_req=31789 n_rd=93964 n_write=20391 bw_util=0.01464
n_activity=472500 dram_eff=0.484
bk0: 6044a 15507998i bk1: 6120a 15517327i bk2: 5720a 15524130i bk3: 5760a 15524212i bk4: 5700a 15518732i bk5: 5540a 15517333i bk6: 5732a 15517401i bk7: 5620a 15518930i bk8: 5560a 15517163i bk9: 5604a 15513089i bk10: 5644a 15511231i bk11: 5500a 15513978i bk12: 6200a 15507593i bk13: 6328a 15507022i bk14: 6440a 15506774i bk15: 6452a 15506060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360615

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11741, Miss_rate = 0.056, Pending_hits = 1847, Reservation_fails = 10
L2_cache_bank[1]: Access = 211067, Miss = 11841, Miss_rate = 0.056, Pending_hits = 1834, Reservation_fails = 9
L2_cache_bank[2]: Access = 210211, Miss = 11703, Miss_rate = 0.056, Pending_hits = 1831, Reservation_fails = 16
L2_cache_bank[3]: Access = 210680, Miss = 11732, Miss_rate = 0.056, Pending_hits = 1791, Reservation_fails = 13
L2_cache_bank[4]: Access = 210288, Miss = 11749, Miss_rate = 0.056, Pending_hits = 1835, Reservation_fails = 9
L2_cache_bank[5]: Access = 211136, Miss = 11905, Miss_rate = 0.056, Pending_hits = 1838, Reservation_fails = 8
L2_cache_bank[6]: Access = 211440, Miss = 11879, Miss_rate = 0.056, Pending_hits = 1828, Reservation_fails = 7
L2_cache_bank[7]: Access = 210047, Miss = 11696, Miss_rate = 0.056, Pending_hits = 1747, Reservation_fails = 9
L2_cache_bank[8]: Access = 211072, Miss = 11833, Miss_rate = 0.056, Pending_hits = 1896, Reservation_fails = 8
L2_cache_bank[9]: Access = 210701, Miss = 11816, Miss_rate = 0.056, Pending_hits = 1806, Reservation_fails = 7
L2_cache_bank[10]: Access = 211012, Miss = 11831, Miss_rate = 0.056, Pending_hits = 1835, Reservation_fails = 6
L2_cache_bank[11]: Access = 210803, Miss = 11812, Miss_rate = 0.056, Pending_hits = 1841, Reservation_fails = 18
L2_cache_bank[12]: Access = 211213, Miss = 11992, Miss_rate = 0.057, Pending_hits = 1888, Reservation_fails = 5
L2_cache_bank[13]: Access = 211616, Miss = 11984, Miss_rate = 0.057, Pending_hits = 1855, Reservation_fails = 13
L2_cache_bank[14]: Access = 210687, Miss = 11761, Miss_rate = 0.056, Pending_hits = 1804, Reservation_fails = 9
L2_cache_bank[15]: Access = 211362, Miss = 11836, Miss_rate = 0.056, Pending_hits = 1831, Reservation_fails = 8
L2_cache_bank[16]: Access = 245379, Miss = 11821, Miss_rate = 0.048, Pending_hits = 2136, Reservation_fails = 9
L2_cache_bank[17]: Access = 210474, Miss = 11785, Miss_rate = 0.056, Pending_hits = 1801, Reservation_fails = 7
L2_cache_bank[18]: Access = 209302, Miss = 11836, Miss_rate = 0.057, Pending_hits = 1820, Reservation_fails = 7
L2_cache_bank[19]: Access = 209012, Miss = 11711, Miss_rate = 0.056, Pending_hits = 1773, Reservation_fails = 8
L2_cache_bank[20]: Access = 208811, Miss = 11760, Miss_rate = 0.056, Pending_hits = 1861, Reservation_fails = 7
L2_cache_bank[21]: Access = 209749, Miss = 11731, Miss_rate = 0.056, Pending_hits = 1776, Reservation_fails = 11
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 259755
L2_total_cache_miss_rate = 0.0557
L2_total_cache_pending_hits = 40474
L2_total_cache_reservation_fails = 204
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3242413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1123062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42451
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.53751
	minimum = 6
	maximum = 33
Network latency average = 7.47711
	minimum = 6
	maximum = 23
Slowest packet = 9315146
Flit latency average = 7.10777
	minimum = 6
	maximum = 22
Slowest flit = 16038467
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0061961
	minimum = 0.00526276 (at node 1)
	maximum = 0.00713019 (at node 34)
Accepted packet rate average = 0.0061961
	minimum = 0.00526276 (at node 1)
	maximum = 0.00713019 (at node 34)
Injected flit rate average = 0.00929415
	minimum = 0.00528162 (at node 1)
	maximum = 0.0142415 (at node 34)
Accepted flit rate average= 0.00929415
	minimum = 0.00696043 (at node 44)
	maximum = 0.0117893 (at node 6)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.3852 (21 samples)
	minimum = 6 (21 samples)
	maximum = 470.095 (21 samples)
Network latency average = 20.0946 (21 samples)
	minimum = 6 (21 samples)
	maximum = 348.952 (21 samples)
Flit latency average = 20.91 (21 samples)
	minimum = 6 (21 samples)
	maximum = 348.238 (21 samples)
Fragmentation average = 0.00584883 (21 samples)
	minimum = 0 (21 samples)
	maximum = 108.667 (21 samples)
Injected packet rate average = 0.0293163 (21 samples)
	minimum = 0.0239712 (21 samples)
	maximum = 0.0997653 (21 samples)
Accepted packet rate average = 0.0293163 (21 samples)
	minimum = 0.0239712 (21 samples)
	maximum = 0.0997653 (21 samples)
Injected flit rate average = 0.0448822 (21 samples)
	minimum = 0.0305799 (21 samples)
	maximum = 0.122201 (21 samples)
Accepted flit rate average = 0.0448822 (21 samples)
	minimum = 0.0325738 (21 samples)
	maximum = 0.186991 (21 samples)
Injected packet size average = 1.53096 (21 samples)
Accepted packet size average = 1.53096 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 42 min, 25 sec (9745 sec)
gpgpu_simulation_rate = 13424 (inst/sec)
gpgpu_simulation_rate = 1347 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3172
gpu_sim_insn = 4446804
gpu_ipc =    1401.8928
gpu_tot_sim_cycle = 13357659
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      10.1263
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3267039
gpu_stall_icnt2sh    = 11396118
partiton_reqs_in_parallel = 69784
partiton_reqs_in_parallel_total    = 181839443
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.6183
partiton_reqs_in_parallel_util = 69784
partiton_reqs_in_parallel_util_total    = 181839443
gpu_sim_cycle_parition_util = 3172
gpu_tot_sim_cycle_parition_util    = 8405016
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6348
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     244.1614 GB/Sec
L2_BW_total  =      33.1654 GB/Sec
gpu_total_sim_rate=13863

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276706
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
8223, 7204, 7804, 7612, 7417, 7815, 8310, 7055, 7113, 7524, 8069, 6966, 7523, 7813, 7591, 7690, 6260, 7400, 7022, 6555, 6814, 6255, 6736, 7018, 7216, 6532, 6478, 6380, 6484, 6628, 6416, 6592, 6078, 6219, 6855, 6245, 5722, 6113, 5850, 6744, 6274, 5918, 6334, 6186, 5865, 6109, 6351, 6458, 5989, 5229, 5417, 4702, 5257, 5350, 5493, 5203, 5361, 5152, 5430, 5464, 5260, 5397, 4803, 5034, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 11893097
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11798404
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 89807
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13240963	W0_Idle:216168959	W0_Scoreboard:229007470	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 2431 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 2388 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 13130692 
mrq_lat_table:158297 	4515 	5592 	36559 	20557 	16203 	23867 	35056 	37843 	13055 	549 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3527890 	959170 	43232 	25111 	4389 	3780 	13919 	14651 	21100 	26111 	33665 	730 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	1228565 	286675 	1375869 	705369 	441309 	440721 	67042 	7308 	3619 	3743 	3909 	13886 	14316 	21170 	26066 	34272 	71 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	930399 	814316 	1457430 	268868 	31658 	589 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	738275 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3234 	387 	202 	78 	90 	61 	64 	64 	69 	46 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        38        47        46        16        16        16        16        30        30        40        45        44        44        39        45 
dram[1]:        41        40        33        37        16        16        17        16        30        30        43        38        44        44        41        42 
dram[2]:        45        40        45        45        16        16        16        16        30        30        43        46        42        47        43        44 
dram[3]:        45        44        38        31        17        16        16        16        30        30        42        46        44        46        47        43 
dram[4]:        41        44        44        46        16        16        16        16        29        30        44        44        42        38        47        46 
dram[5]:        43        45        44        45        16        16        16        16        30        30        44        43        48        43        46        41 
dram[6]:        48        42        43        44        16        16        17        16        30        29        42        43        42        43        43        41 
dram[7]:        44        43        43        45        16        16        16        16        29        29        42        42        43        41        45        46 
dram[8]:        43        44        37        41        16        16        17        16        30        29        40        47       102        43        42        44 
dram[9]:        47        45        47        43        16        16        16        16        33        33        44        43        44        47        36        44 
dram[10]:        48        44        45        46        17        16        16        16        32        33        44        44        46        46        49        42 
maximum service time to same row:
dram[0]:    228805    238593    478896    403510    242187    218510    468563    244427    278201    431495    332834    513748    325715    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    232613    221113    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    196951    224209    266664    299147    212460    275627    222270    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    222690    567428    269719    321837    354392    238938    361436    268952    551436    584035    447535    499050    747525    241601 
dram[4]:    204618    306908    271712    417946    239776    313649    227921    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    225319    376647    458191    358050    336072    455136    387904    402845    267494    240427    216411    347909    265856    471366    458017 
dram[6]:    202426    307636    308929    266337    268224    329934    427950    233602    254644    387833    221951    251938    421221    370351    391962    289203 
dram[7]:    477618    204273    221458    256466    231559    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293337 
dram[8]:    388439    295466    247089    268854    357969    310341    227975    240983    201523    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238893    210163    239096    255116    335491    471074    291452    202959    516484    496384    267846    503333    261308    496868    493711    239505 
dram[10]:    443420    202871    255962    224297    416755    285658    246211    289556    276797    290418    267779    281505    268757    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.902857  3.199670  3.200000  3.452029  2.651163  2.609626  2.712627  2.628692  2.791793  2.672292  2.954758  2.908408  2.998649  3.018642  2.745410  2.883397 
dram[1]:  3.069322  3.082956  3.405406  3.235501  2.750369  2.664306  2.731634  2.671408  2.842988  2.814093  2.987539  2.955224  2.956522  3.009986  2.842105  2.835443 
dram[2]:  2.980966  2.989766  3.366171  3.196995  2.628134  2.577128  2.678063  2.669480  2.834586  2.794294  2.855244  2.811429  2.915094  2.979301  2.788413  2.828964 
dram[3]:  3.075643  2.960666  3.388592  3.230132  2.655693  2.622973  2.804915  2.742075  2.666667  2.784404  2.874095  2.890511  2.876783  2.907840  2.814815  2.886423 
dram[4]:  3.021148  3.019667  3.218371  3.447863  2.566929  2.681365  2.684583  2.751846  2.745014  2.839394  2.820113  2.837176  3.057503  2.909825  2.865900  2.810111 
dram[5]:  2.967016  2.977578  3.330465  3.474074  2.631944  2.597015  2.697842  2.621733  2.774148  2.682148  2.841800  2.770178  2.853846  2.806974  2.909444  2.863237 
dram[6]:  2.946099  3.064564  3.404514  3.345238  2.587169  2.606694  2.646746  2.641304  2.810771  2.717877  2.898571  2.974436  2.875817  3.044755  2.713781  2.820766 
dram[7]:  2.949329  2.997024  3.196694  3.319149  2.596995  2.693481  2.703281  2.655899  2.655899  2.834586  2.838235  2.839210  2.927476  2.997179  2.779805  2.816020 
dram[8]:  2.981077  3.107812  3.229706  3.339130  2.731044  2.607898  2.714489  2.579017  2.884674  2.874811  2.943368  2.805475  3.418919  2.975069  2.859948  2.852605 
dram[9]:  3.107310  2.952802  3.298401  3.474510  2.593464  2.689209  2.695590  2.720695  2.797935  2.808571  2.812500  3.040323  2.879310  2.971850  2.819876  2.848408 
dram[10]:  3.017831  3.029630  3.131667  3.308772  2.672340  2.709285  2.737226  2.702346  2.928134  2.813953  3.021773  2.952454  3.007003  2.945551  2.855146  2.913950 
average row locality = 352106/122222 = 2.880872
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1518      1475      1413      1427      1444      1478      1420      1419      1353      1387      1383      1404      1602      1615      1608      1636 
dram[1]:      1551      1533      1433      1402      1426      1425      1389      1417      1370      1364      1400      1423      1529      1544      1605      1624 
dram[2]:      1537      1519      1402      1440      1436      1449      1434      1436      1362      1373      1397      1428      1572      1633      1609      1627 
dram[3]:      1535      1485      1450      1450      1454      1444      1402      1415      1400      1351      1441      1413      1592      1538      1605      1600 
dram[4]:      1526      1496      1415      1495      1453      1438      1423      1399      1381      1375      1434      1417      1585      1562      1616      1634 
dram[5]:      1498      1488      1443      1418      1442      1446      1417      1435      1413      1338      1418      1431      1589      1611      1611      1645 
dram[6]:      1559      1551      1479      1467      1412      1416      1471      1475      1405      1417      1460      1439      1573      1586      1633      1633 
dram[7]:      1482      1518      1450      1433      1443      1467      1410      1440      1385      1387      1404      1438      1545      1543      1642      1610 
dram[8]:      1527      1516      1425      1450      1445      1403      1423      1446      1404      1381      1421      1399      1580      1568      1596      1622 
dram[9]:      1511      1494      1406      1365      1469      1435      1442      1426      1378      1407      1426      1381      1568      1598      1636      1605 
dram[10]:      1511      1530      1430      1440      1425      1385      1433      1405      1390      1401      1411      1375      1550      1582      1610      1613 
total reads: 259755
bank skew: 1645/1338 = 1.23
chip skew: 23976/23435 = 1.02
number of total write accesses:
dram[0]:       514       464       443       444       494       474       449       450       484       513       511       533       617       652       635       639 
dram[1]:       530       511       457       439       436       456       433       461       495       513       518       557       579       566       609       616 
dram[2]:       499       526       409       475       451       489       446       462       523       488       536       540       591       670       605       639 
dram[3]:       498       472       451       501       482       497       424       488       544       470       545       567       626       576       599       611 
dram[4]:       474       500       442       522       503       447       475       464       546       499       557       552       595       600       628       645 
dram[5]:       481       504       492       458       453       468       458       471       540       510       540       594       637       643       638       637 
dram[6]:       518       490       482       500       443       453       522       469       526       529       569       539       627       591       671       649 
dram[7]:       497       496       484       439       458       475       485       451       506       498       526       575       554       582       643       640 
dram[8]:       521       473       445       470       464       446       488       496       497       525       554       548       950       580       589       623 
dram[9]:       487       508       451       407       515       434       453       454       519       559       554       504       603       619       634       631 
dram[10]:       520       515       449       446       459       395       442       438       525       535       532       550       597       636       637       622 
total reads: 92351
bank skew: 950/395 = 2.41
chip skew: 8669/8176 = 1.06
average mf latency per bank:
dram[0]:      33114     34442     34526     34460     31741     33314     34333     34876     33202     32437     31911     31233     28178     28306     27617     28239
dram[1]:      32230     32925     33654     35392     33891     33673     34733     34034     33558     32463     32056     30843     28900     29001     28626     28733
dram[2]:      32980     33481     33693     33714     34308     33827     34123     33423     32371     32653     31527     31125     28756     27675     29262     28185
dram[3]:      33472     33498     35384     32499     32773     32886     34002     34477     30076     32620     30257     30063     27901     29588     28560     28507
dram[4]:      33920     33398     34234     32753     33626     33292     33332     33622     32383     32681     31238     30632     29065     28606     29033     28090
dram[5]:      34099     33343     33338     33384     32432     32495     34611     33596     32058     30971     30444     29972     27182     27998     28827     28591
dram[6]:      32568     32303     34609     33113     34095     33356     33264     34384     32608     30855     30035     32122     27605     28783     27845     28040
dram[7]:      32570     33340     33011     34625     33257     32132     33425     33989     32877     31893     32040     30795     29288     28989     27478     28020
dram[8]:      33506     33927     34396     33548     34285     34674     33473     34162     32583     32354     30263     31448     28098     29845     28708     27601
dram[9]:      34622     33299     33730     35954     31776     33214     34250     34827     32601     31569     31026     31110     27843     28692     28178     27562
dram[10]:      32090     32531     33931     34805     33123     35644     35474     34657     31549     32833     31160     30805     28752     27080     28496     28843
maximum mf latency per bank:
dram[0]:     262386    262448    262375    266058    262504    262412    262350    262408    262383    262535    262632    262534    265958    272225    262118    262363
dram[1]:     265988    262413    262310    262368    262508    262478    266046    266052    262369    265880    262618    262614    262168    262184    262189    262198
dram[2]:     265982    262376    262351    262393    262377    266277    262216    262347    262136    265911    262594    262611    265781    265987    262153    262167
dram[3]:     262395    262439    266019    262468    262534    262350    262413    262334    262046    262589    262567    263207    262188    262172    262140    266321
dram[4]:     262420    265872    266075    262320    265948    262465    262384    262137    262173    262173    263088    262524    262135    262587    262160    262489
dram[5]:     262420    284595    266042    262315    262387    262489    262429    266130    262269    262413    262714    266154    262489    272169    262063    262555
dram[6]:     266112    262228    262391    265869    265544    262464    262351    262454    265865    265913    262535    262539    262140    262586    262502    262093
dram[7]:     262367    262425    262277    262654    265963    262332    262376    262474    262501    262551    262610    262716    262133    262144    262090    262127
dram[8]:     262404    265954    262408    262248    262490    262481    262452    262489    262525    262519    262654    262674    262121    262212    262557    262189
dram[9]:     266002    262398    262331    262746    262501    262473    262427    262441    262289    262635    262730    266010    262154    262371    262154    265815
dram[10]:     262399    262450    265804    262389    262371    262415    262507    262408    266035    262362    262483    262750    262133    262227    262435    262101
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15629297 n_nop=15492345 n_act=11081 n_pre=11065 n_req=31898 n_rd=94328 n_write=20478 bw_util=0.01469
n_activity=474009 dram_eff=0.4844
bk0: 6072a 15522766i bk1: 5900a 15522426i bk2: 5652a 15528945i bk3: 5708a 15531302i bk4: 5776a 15514214i bk5: 5912a 15522859i bk6: 5680a 15528803i bk7: 5676a 15525818i bk8: 5412a 15520801i bk9: 5548a 15519153i bk10: 5532a 15528721i bk11: 5616a 15516883i bk12: 6408a 15514416i bk13: 6460a 15510470i bk14: 6432a 15513698i bk15: 6544a 15510640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359453
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15629297 n_nop=15493674 n_act=10836 n_pre=10820 n_req=31611 n_rd=93740 n_write=20227 bw_util=0.01458
n_activity=468010 dram_eff=0.487
bk0: 6204a 15518444i bk1: 6132a 15519152i bk2: 5732a 15529375i bk3: 5608a 15530307i bk4: 5704a 15520380i bk5: 5700a 15520758i bk6: 5556a 15526964i bk7: 5668a 15522672i bk8: 5480a 15524561i bk9: 5456a 15519971i bk10: 5600a 15519770i bk11: 5692a 15516526i bk12: 6116a 15520014i bk13: 6176a 15519544i bk14: 6420a 15515745i bk15: 6496a 15512638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358025
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15629297 n_nop=15491662 n_act=11205 n_pre=11189 n_req=32003 n_rd=94616 n_write=20625 bw_util=0.01475
n_activity=475851 dram_eff=0.4844
bk0: 6148a 15521461i bk1: 6076a 15517348i bk2: 5608a 15534177i bk3: 5760a 15525051i bk4: 5744a 15520398i bk5: 5796a 15516705i bk6: 5736a 15523382i bk7: 5744a 15525859i bk8: 5448a 15520358i bk9: 5492a 15523610i bk10: 5588a 15521359i bk11: 5712a 15517958i bk12: 6288a 15515415i bk13: 6532a 15510659i bk14: 6436a 15513360i bk15: 6508a 15512281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359958
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15629297 n_nop=15492208 n_act=11107 n_pre=11091 n_req=31926 n_rd=94300 n_write=20591 bw_util=0.0147
n_activity=476177 dram_eff=0.4826
bk0: 6140a 15522097i bk1: 5940a 15524239i bk2: 5800a 15527682i bk3: 5800a 15525526i bk4: 5816a 15521980i bk5: 5776a 15517748i bk6: 5608a 15526802i bk7: 5660a 15524149i bk8: 5600a 15516497i bk9: 5404a 15527643i bk10: 5764a 15517864i bk11: 5652a 15517880i bk12: 6368a 15517147i bk13: 6152a 15514522i bk14: 6420a 15514463i bk15: 6400a 15510637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356843
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15629297 n_nop=15491603 n_act=11146 n_pre=11130 n_req=32098 n_rd=94596 n_write=20822 bw_util=0.01477
n_activity=475865 dram_eff=0.4851
bk0: 6104a 15526879i bk1: 5984a 15523745i bk2: 5660a 15533932i bk3: 5980a 15529634i bk4: 5812a 15520664i bk5: 5752a 15521383i bk6: 5692a 15523171i bk7: 5596a 15521529i bk8: 5524a 15518221i bk9: 5500a 15523636i bk10: 5736a 15517317i bk11: 5668a 15518899i bk12: 6340a 15512693i bk13: 6248a 15511522i bk14: 6464a 15511661i bk15: 6536a 15510603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359101
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15629297 n_nop=15491145 n_act=11302 n_pre=11286 n_req=32167 n_rd=94572 n_write=20992 bw_util=0.01479
n_activity=477689 dram_eff=0.4838
bk0: 5992a 15521639i bk1: 5952a 15520718i bk2: 5772a 15531398i bk3: 5672a 15528787i bk4: 5768a 15523996i bk5: 5784a 15522064i bk6: 5668a 15524234i bk7: 5740a 15521726i bk8: 5652a 15514562i bk9: 5352a 15521889i bk10: 5672a 15519807i bk11: 5724a 15512328i bk12: 6356a 15509956i bk13: 6444a 15507985i bk14: 6444a 15508003i bk15: 6580a 15506444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360514
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15629297 n_nop=15489509 n_act=11364 n_pre=11348 n_req=32554 n_rd=95904 n_write=21172 bw_util=0.01498
n_activity=485038 dram_eff=0.4827
bk0: 6236a 15515621i bk1: 6204a 15516847i bk2: 5916a 15529269i bk3: 5868a 15519841i bk4: 5648a 15521034i bk5: 5664a 15519282i bk6: 5884a 15517541i bk7: 5900a 15519929i bk8: 5620a 15521089i bk9: 5668a 15518629i bk10: 5840a 15513277i bk11: 5756a 15519881i bk12: 6292a 15514071i bk13: 6344a 15515532i bk14: 6532a 15507582i bk15: 6532a 15508663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36581
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15629297 n_nop=15492006 n_act=11191 n_pre=11175 n_req=31906 n_rd=94388 n_write=20537 bw_util=0.01471
n_activity=473082 dram_eff=0.4859
bk0: 5928a 15519997i bk1: 6072a 15520557i bk2: 5800a 15525813i bk3: 5732a 15528484i bk4: 5772a 15523500i bk5: 5868a 15519997i bk6: 5640a 15520956i bk7: 5760a 15521897i bk8: 5540a 15519675i bk9: 5548a 15517810i bk10: 5616a 15515148i bk11: 5752a 15516118i bk12: 6180a 15515197i bk13: 6172a 15517937i bk14: 6568a 15512176i bk15: 6440a 15509927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36126
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15629297 n_nop=15491981 n_act=11046 n_pre=11030 n_req=32275 n_rd=94424 n_write=20816 bw_util=0.01475
n_activity=477190 dram_eff=0.483
bk0: 6108a 15520581i bk1: 6064a 15519631i bk2: 5700a 15532416i bk3: 5800a 15524077i bk4: 5780a 15528320i bk5: 5612a 15524150i bk6: 5692a 15525571i bk7: 5784a 15519567i bk8: 5616a 15525604i bk9: 5524a 15521692i bk10: 5684a 15514671i bk11: 5596a 15518032i bk12: 6320a 15516420i bk13: 6272a 15515837i bk14: 6384a 15516574i bk15: 6488a 15513571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353683
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15629297 n_nop=15492560 n_act=11040 n_pre=11024 n_req=31879 n_rd=94188 n_write=20485 bw_util=0.01467
n_activity=470291 dram_eff=0.4877
bk0: 6044a 15524513i bk1: 5976a 15521834i bk2: 5624a 15530167i bk3: 5460a 15533265i bk4: 5876a 15521155i bk5: 5740a 15527216i bk6: 5768a 15529024i bk7: 5704a 15524904i bk8: 5512a 15522821i bk9: 5628a 15520667i bk10: 5704a 15516179i bk11: 5524a 15520677i bk12: 6272a 15513666i bk13: 6392a 15512047i bk14: 6544a 15513819i bk15: 6420a 15513037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358887
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15629297 n_nop=15493148 n_act=10905 n_pre=10889 n_req=31789 n_rd=93964 n_write=20391 bw_util=0.01463
n_activity=472500 dram_eff=0.484
bk0: 6044a 15513887i bk1: 6120a 15523216i bk2: 5720a 15530019i bk3: 5760a 15530101i bk4: 5700a 15524621i bk5: 5540a 15523222i bk6: 5732a 15523290i bk7: 5620a 15524819i bk8: 5560a 15523052i bk9: 5604a 15518978i bk10: 5644a 15517120i bk11: 5500a 15519867i bk12: 6200a 15513482i bk13: 6328a 15512911i bk14: 6440a 15512663i bk15: 6452a 15511949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360479

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11741, Miss_rate = 0.056, Pending_hits = 1847, Reservation_fails = 10
L2_cache_bank[1]: Access = 211439, Miss = 11841, Miss_rate = 0.056, Pending_hits = 1834, Reservation_fails = 9
L2_cache_bank[2]: Access = 210583, Miss = 11703, Miss_rate = 0.056, Pending_hits = 1831, Reservation_fails = 16
L2_cache_bank[3]: Access = 211052, Miss = 11732, Miss_rate = 0.056, Pending_hits = 1791, Reservation_fails = 13
L2_cache_bank[4]: Access = 210660, Miss = 11749, Miss_rate = 0.056, Pending_hits = 1835, Reservation_fails = 9
L2_cache_bank[5]: Access = 211508, Miss = 11905, Miss_rate = 0.056, Pending_hits = 1838, Reservation_fails = 8
L2_cache_bank[6]: Access = 211812, Miss = 11879, Miss_rate = 0.056, Pending_hits = 1828, Reservation_fails = 7
L2_cache_bank[7]: Access = 210419, Miss = 11696, Miss_rate = 0.056, Pending_hits = 1747, Reservation_fails = 9
L2_cache_bank[8]: Access = 211444, Miss = 11833, Miss_rate = 0.056, Pending_hits = 1896, Reservation_fails = 8
L2_cache_bank[9]: Access = 211073, Miss = 11816, Miss_rate = 0.056, Pending_hits = 1806, Reservation_fails = 7
L2_cache_bank[10]: Access = 211384, Miss = 11831, Miss_rate = 0.056, Pending_hits = 1835, Reservation_fails = 6
L2_cache_bank[11]: Access = 211175, Miss = 11812, Miss_rate = 0.056, Pending_hits = 1841, Reservation_fails = 18
L2_cache_bank[12]: Access = 211585, Miss = 11992, Miss_rate = 0.057, Pending_hits = 1888, Reservation_fails = 5
L2_cache_bank[13]: Access = 211988, Miss = 11984, Miss_rate = 0.057, Pending_hits = 1855, Reservation_fails = 13
L2_cache_bank[14]: Access = 211059, Miss = 11761, Miss_rate = 0.056, Pending_hits = 1804, Reservation_fails = 9
L2_cache_bank[15]: Access = 211734, Miss = 11836, Miss_rate = 0.056, Pending_hits = 1831, Reservation_fails = 8
L2_cache_bank[16]: Access = 245750, Miss = 11821, Miss_rate = 0.048, Pending_hits = 2136, Reservation_fails = 9
L2_cache_bank[17]: Access = 210842, Miss = 11785, Miss_rate = 0.056, Pending_hits = 1801, Reservation_fails = 7
L2_cache_bank[18]: Access = 209670, Miss = 11836, Miss_rate = 0.056, Pending_hits = 1820, Reservation_fails = 7
L2_cache_bank[19]: Access = 209380, Miss = 11711, Miss_rate = 0.056, Pending_hits = 1773, Reservation_fails = 8
L2_cache_bank[20]: Access = 209183, Miss = 11760, Miss_rate = 0.056, Pending_hits = 1861, Reservation_fails = 7
L2_cache_bank[21]: Access = 210121, Miss = 11731, Miss_rate = 0.056, Pending_hits = 1776, Reservation_fails = 11
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 259755
L2_total_cache_miss_rate = 0.0556
L2_total_cache_pending_hits = 40474
L2_total_cache_reservation_fails = 204
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3250584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1123062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42451
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50643
	minimum = 6
	maximum = 39
Network latency average = 8.42773
	minimum = 6
	maximum = 34
Slowest packet = 9333544
Flit latency average = 8.26574
	minimum = 6
	maximum = 33
Slowest flit = 16081120
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0515358
	minimum = 0.0454115 (at node 1)
	maximum = 0.0586566 (at node 28)
Accepted packet rate average = 0.0515358
	minimum = 0.0454115 (at node 1)
	maximum = 0.0586566 (at node 28)
Injected flit rate average = 0.0773037
	minimum = 0.0454115 (at node 1)
	maximum = 0.117313 (at node 28)
Accepted flit rate average= 0.0773037
	minimum = 0.0580259 (at node 45)
	maximum = 0.0958688 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2998 (22 samples)
	minimum = 6 (22 samples)
	maximum = 450.5 (22 samples)
Network latency average = 19.5643 (22 samples)
	minimum = 6 (22 samples)
	maximum = 334.636 (22 samples)
Flit latency average = 20.3352 (22 samples)
	minimum = 6 (22 samples)
	maximum = 333.909 (22 samples)
Fragmentation average = 0.00558298 (22 samples)
	minimum = 0 (22 samples)
	maximum = 103.727 (22 samples)
Injected packet rate average = 0.0303263 (22 samples)
	minimum = 0.0249457 (22 samples)
	maximum = 0.0978967 (22 samples)
Accepted packet rate average = 0.0303263 (22 samples)
	minimum = 0.0249457 (22 samples)
	maximum = 0.0978967 (22 samples)
Injected flit rate average = 0.0463559 (22 samples)
	minimum = 0.0312541 (22 samples)
	maximum = 0.121979 (22 samples)
Accepted flit rate average = 0.0463559 (22 samples)
	minimum = 0.0337308 (22 samples)
	maximum = 0.182849 (22 samples)
Injected packet size average = 1.52857 (22 samples)
Accepted packet size average = 1.52857 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 42 min, 37 sec (9757 sec)
gpgpu_simulation_rate = 13863 (inst/sec)
gpgpu_simulation_rate = 1369 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 166297 Tlb_hit: 159291 Tlb_miss: 7006 Tlb_hit_rate: 0.957871
Shader1: Tlb_access: 165124 Tlb_hit: 157947 Tlb_miss: 7177 Tlb_hit_rate: 0.956536
Shader2: Tlb_access: 163335 Tlb_hit: 156229 Tlb_miss: 7106 Tlb_hit_rate: 0.956494
Shader3: Tlb_access: 161201 Tlb_hit: 154240 Tlb_miss: 6961 Tlb_hit_rate: 0.956818
Shader4: Tlb_access: 164857 Tlb_hit: 157841 Tlb_miss: 7016 Tlb_hit_rate: 0.957442
Shader5: Tlb_access: 163314 Tlb_hit: 156242 Tlb_miss: 7072 Tlb_hit_rate: 0.956697
Shader6: Tlb_access: 164206 Tlb_hit: 157003 Tlb_miss: 7203 Tlb_hit_rate: 0.956134
Shader7: Tlb_access: 165392 Tlb_hit: 158175 Tlb_miss: 7217 Tlb_hit_rate: 0.956364
Shader8: Tlb_access: 163898 Tlb_hit: 156838 Tlb_miss: 7060 Tlb_hit_rate: 0.956924
Shader9: Tlb_access: 166508 Tlb_hit: 159214 Tlb_miss: 7294 Tlb_hit_rate: 0.956194
Shader10: Tlb_access: 169335 Tlb_hit: 162160 Tlb_miss: 7175 Tlb_hit_rate: 0.957628
Shader11: Tlb_access: 167203 Tlb_hit: 159832 Tlb_miss: 7371 Tlb_hit_rate: 0.955916
Shader12: Tlb_access: 167363 Tlb_hit: 160072 Tlb_miss: 7291 Tlb_hit_rate: 0.956436
Shader13: Tlb_access: 167331 Tlb_hit: 160199 Tlb_miss: 7132 Tlb_hit_rate: 0.957378
Shader14: Tlb_access: 170484 Tlb_hit: 163005 Tlb_miss: 7479 Tlb_hit_rate: 0.956131
Shader15: Tlb_access: 168704 Tlb_hit: 161323 Tlb_miss: 7381 Tlb_hit_rate: 0.956249
Shader16: Tlb_access: 166369 Tlb_hit: 159164 Tlb_miss: 7205 Tlb_hit_rate: 0.956693
Shader17: Tlb_access: 165739 Tlb_hit: 158624 Tlb_miss: 7115 Tlb_hit_rate: 0.957071
Shader18: Tlb_access: 167801 Tlb_hit: 160488 Tlb_miss: 7313 Tlb_hit_rate: 0.956419
Shader19: Tlb_access: 165386 Tlb_hit: 158020 Tlb_miss: 7366 Tlb_hit_rate: 0.955462
Shader20: Tlb_access: 165528 Tlb_hit: 158260 Tlb_miss: 7268 Tlb_hit_rate: 0.956092
Shader21: Tlb_access: 162930 Tlb_hit: 155755 Tlb_miss: 7175 Tlb_hit_rate: 0.955963
Shader22: Tlb_access: 163030 Tlb_hit: 155668 Tlb_miss: 7362 Tlb_hit_rate: 0.954843
Shader23: Tlb_access: 164367 Tlb_hit: 157140 Tlb_miss: 7227 Tlb_hit_rate: 0.956031
Shader24: Tlb_access: 167868 Tlb_hit: 160583 Tlb_miss: 7285 Tlb_hit_rate: 0.956603
Shader25: Tlb_access: 165029 Tlb_hit: 157820 Tlb_miss: 7209 Tlb_hit_rate: 0.956317
Shader26: Tlb_access: 163931 Tlb_hit: 156667 Tlb_miss: 7264 Tlb_hit_rate: 0.955689
Shader27: Tlb_access: 166641 Tlb_hit: 159312 Tlb_miss: 7329 Tlb_hit_rate: 0.956019
Tlb_tot_access: 4639171 Tlb_tot_hit: 4437112, Tlb_tot_miss: 202059, Tlb_tot_hit_rate: 0.956445
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 929 Tlb_invalidate: 780 Tlb_evict: 0 Tlb_page_evict: 780
Shader1: Tlb_validate: 937 Tlb_invalidate: 780 Tlb_evict: 0 Tlb_page_evict: 780
Shader2: Tlb_validate: 932 Tlb_invalidate: 781 Tlb_evict: 0 Tlb_page_evict: 781
Shader3: Tlb_validate: 937 Tlb_invalidate: 784 Tlb_evict: 0 Tlb_page_evict: 784
Shader4: Tlb_validate: 928 Tlb_invalidate: 778 Tlb_evict: 0 Tlb_page_evict: 778
Shader5: Tlb_validate: 924 Tlb_invalidate: 773 Tlb_evict: 0 Tlb_page_evict: 773
Shader6: Tlb_validate: 932 Tlb_invalidate: 778 Tlb_evict: 0 Tlb_page_evict: 778
Shader7: Tlb_validate: 928 Tlb_invalidate: 776 Tlb_evict: 0 Tlb_page_evict: 776
Shader8: Tlb_validate: 939 Tlb_invalidate: 785 Tlb_evict: 0 Tlb_page_evict: 785
Shader9: Tlb_validate: 932 Tlb_invalidate: 778 Tlb_evict: 0 Tlb_page_evict: 778
Shader10: Tlb_validate: 937 Tlb_invalidate: 780 Tlb_evict: 0 Tlb_page_evict: 780
Shader11: Tlb_validate: 937 Tlb_invalidate: 782 Tlb_evict: 0 Tlb_page_evict: 782
Shader12: Tlb_validate: 947 Tlb_invalidate: 785 Tlb_evict: 0 Tlb_page_evict: 785
Shader13: Tlb_validate: 937 Tlb_invalidate: 783 Tlb_evict: 0 Tlb_page_evict: 783
Shader14: Tlb_validate: 940 Tlb_invalidate: 784 Tlb_evict: 0 Tlb_page_evict: 784
Shader15: Tlb_validate: 956 Tlb_invalidate: 798 Tlb_evict: 0 Tlb_page_evict: 798
Shader16: Tlb_validate: 942 Tlb_invalidate: 784 Tlb_evict: 0 Tlb_page_evict: 784
Shader17: Tlb_validate: 927 Tlb_invalidate: 770 Tlb_evict: 0 Tlb_page_evict: 770
Shader18: Tlb_validate: 943 Tlb_invalidate: 784 Tlb_evict: 0 Tlb_page_evict: 784
Shader19: Tlb_validate: 933 Tlb_invalidate: 781 Tlb_evict: 0 Tlb_page_evict: 781
Shader20: Tlb_validate: 943 Tlb_invalidate: 786 Tlb_evict: 0 Tlb_page_evict: 786
Shader21: Tlb_validate: 935 Tlb_invalidate: 779 Tlb_evict: 0 Tlb_page_evict: 779
Shader22: Tlb_validate: 939 Tlb_invalidate: 784 Tlb_evict: 0 Tlb_page_evict: 784
Shader23: Tlb_validate: 940 Tlb_invalidate: 778 Tlb_evict: 0 Tlb_page_evict: 778
Shader24: Tlb_validate: 946 Tlb_invalidate: 787 Tlb_evict: 0 Tlb_page_evict: 787
Shader25: Tlb_validate: 932 Tlb_invalidate: 773 Tlb_evict: 0 Tlb_page_evict: 773
Shader26: Tlb_validate: 938 Tlb_invalidate: 777 Tlb_evict: 0 Tlb_page_evict: 777
Shader27: Tlb_validate: 938 Tlb_invalidate: 782 Tlb_evict: 0 Tlb_page_evict: 782
Tlb_tot_valiate: 26228 Tlb_invalidate: 21870, Tlb_tot_evict: 0, Tlb_tot_evict page: 21870
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787363 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787514 Trashed: 1 | Page: 787747 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787915 Trashed: 1 | Total 6
Shader1: Page: 787196 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 788632 Trashed: 1 | Total 4
Shader2: Page: 787285 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788858 Trashed: 1 | Total 6
Shader3: Page: 787205 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788595 Trashed: 1 | Total 6
Shader4: Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 788641 Trashed: 1 | Total 5
Shader5: Page: 787379 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787700 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788174 Trashed: 1 | Total 6
Shader6: Page: 787211 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787702 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788195 Trashed: 1 | Total 7
Shader7: Page: 787215 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 788648 Trashed: 1 | Total 4
Shader8: Page: 787220 Trashed: 1 | Page: 787304 Trashed: 2 | Page: 787517 Trashed: 1 | Page: 787707 Trashed: 1 | Total 5
Shader9: Page: 787136 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 788192 Trashed: 1 | Total 4
Shader10: Page: 787310 Trashed: 2 | Page: 787394 Trashed: 1 | Total 3
Shader11: Page: 787228 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787607 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788200 Trashed: 1 | Page: 788201 Trashed: 1 | Total 8
Shader12: Page: 787148 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788877 Trashed: 1 | Total 5
Shader13: Page: 787151 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787317 Trashed: 1 | Page: 787319 Trashed: 1 | Total 5
Shader14: Page: 788269 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788581 Trashed: 1 | Total 3
Shader15: Page: 787157 Trashed: 1 | Page: 787240 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 788248 Trashed: 1 | Total 5
Shader16: Page: 787160 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788921 Trashed: 1 | Total 4
Shader17: Page: 787331 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 788168 Trashed: 1 | Total 3
Shader18: Page: 787250 Trashed: 1 | Total 1
Shader19: Page: 787167 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787545 Trashed: 1 | Page: 787547 Trashed: 1 | Total 5
Shader20: Page: 787172 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788853 Trashed: 1 | Total 7
Shader21: Page: 787257 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787558 Trashed: 1 | Total 4
Shader22: Page: 787178 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787260 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788910 Trashed: 1 | Total 6
Shader23: Total 0
Shader24: Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787517 Trashed: 1 | Total 5
Shader25: Page: 787355 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788884 Trashed: 1 | Total 10
Shader26: Page: 787442 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788856 Trashed: 1 | Page: 788924 Trashed: 1 | Total 4
Shader27: Page: 787274 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787660 Trashed: 1 | Total 3
Tlb_tot_thrash: 134
========================================Page fault statistics==============================
Shader0: Page_table_access:7006 Page_hit: 3371 Page_miss: 3635 Page_hit_rate: 0.481159
Shader1: Page_table_access:7177 Page_hit: 3559 Page_miss: 3618 Page_hit_rate: 0.495890
Shader2: Page_table_access:7106 Page_hit: 3418 Page_miss: 3688 Page_hit_rate: 0.481002
Shader3: Page_table_access:6961 Page_hit: 3515 Page_miss: 3446 Page_hit_rate: 0.504956
Shader4: Page_table_access:7016 Page_hit: 3597 Page_miss: 3419 Page_hit_rate: 0.512685
Shader5: Page_table_access:7072 Page_hit: 3620 Page_miss: 3452 Page_hit_rate: 0.511878
Shader6: Page_table_access:7203 Page_hit: 3687 Page_miss: 3516 Page_hit_rate: 0.511870
Shader7: Page_table_access:7217 Page_hit: 3634 Page_miss: 3583 Page_hit_rate: 0.503533
Shader8: Page_table_access:7060 Page_hit: 3465 Page_miss: 3595 Page_hit_rate: 0.490793
Shader9: Page_table_access:7294 Page_hit: 3744 Page_miss: 3550 Page_hit_rate: 0.513299
Shader10: Page_table_access:7175 Page_hit: 3544 Page_miss: 3631 Page_hit_rate: 0.493937
Shader11: Page_table_access:7371 Page_hit: 3877 Page_miss: 3494 Page_hit_rate: 0.525980
Shader12: Page_table_access:7291 Page_hit: 3985 Page_miss: 3306 Page_hit_rate: 0.546564
Shader13: Page_table_access:7132 Page_hit: 3861 Page_miss: 3271 Page_hit_rate: 0.541363
Shader14: Page_table_access:7479 Page_hit: 4087 Page_miss: 3392 Page_hit_rate: 0.546463
Shader15: Page_table_access:7381 Page_hit: 3965 Page_miss: 3416 Page_hit_rate: 0.537190
Shader16: Page_table_access:7205 Page_hit: 3639 Page_miss: 3566 Page_hit_rate: 0.505066
Shader17: Page_table_access:7115 Page_hit: 3481 Page_miss: 3634 Page_hit_rate: 0.489248
Shader18: Page_table_access:7313 Page_hit: 3524 Page_miss: 3789 Page_hit_rate: 0.481882
Shader19: Page_table_access:7366 Page_hit: 3629 Page_miss: 3737 Page_hit_rate: 0.492669
Shader20: Page_table_access:7268 Page_hit: 3523 Page_miss: 3745 Page_hit_rate: 0.484728
Shader21: Page_table_access:7175 Page_hit: 3414 Page_miss: 3761 Page_hit_rate: 0.475819
Shader22: Page_table_access:7362 Page_hit: 3588 Page_miss: 3774 Page_hit_rate: 0.487368
Shader23: Page_table_access:7227 Page_hit: 3506 Page_miss: 3721 Page_hit_rate: 0.485125
Shader24: Page_table_access:7285 Page_hit: 3723 Page_miss: 3562 Page_hit_rate: 0.511050
Shader25: Page_table_access:7209 Page_hit: 3592 Page_miss: 3617 Page_hit_rate: 0.498266
Shader26: Page_table_access:7264 Page_hit: 3615 Page_miss: 3649 Page_hit_rate: 0.497660
Shader27: Page_table_access:7329 Page_hit: 3588 Page_miss: 3741 Page_hit_rate: 0.489562
Page_table_tot_access: 202059 Page_tot_hit: 101751, Page_tot_miss 100308, Page_tot_hit_rate: 0.503571 Page_tot_fault: 189 Page_tot_pending: 100119
Total_memory_access_page_fault: 189, Average_latency: 10271646.000000
========================================Page thrashing statistics==============================
Page_validate: 13024 Page_evict_dirty: 256 Page_evict_not_dirty: 10752
Page: 787136 Thrashed: 7
Page: 787137 Thrashed: 7
Page: 787138 Thrashed: 7
Page: 787139 Thrashed: 7
Page: 787140 Thrashed: 7
Page: 787141 Thrashed: 7
Page: 787142 Thrashed: 7
Page: 787143 Thrashed: 7
Page: 787144 Thrashed: 7
Page: 787145 Thrashed: 7
Page: 787146 Thrashed: 7
Page: 787147 Thrashed: 7
Page: 787148 Thrashed: 7
Page: 787149 Thrashed: 7
Page: 787150 Thrashed: 7
Page: 787151 Thrashed: 7
Page: 787152 Thrashed: 7
Page: 787153 Thrashed: 7
Page: 787154 Thrashed: 7
Page: 787155 Thrashed: 7
Page: 787156 Thrashed: 7
Page: 787157 Thrashed: 7
Page: 787158 Thrashed: 7
Page: 787159 Thrashed: 7
Page: 787160 Thrashed: 7
Page: 787161 Thrashed: 7
Page: 787162 Thrashed: 7
Page: 787163 Thrashed: 7
Page: 787164 Thrashed: 7
Page: 787165 Thrashed: 7
Page: 787166 Thrashed: 7
Page: 787167 Thrashed: 7
Page: 787168 Thrashed: 7
Page: 787169 Thrashed: 7
Page: 787170 Thrashed: 7
Page: 787171 Thrashed: 7
Page: 787172 Thrashed: 7
Page: 787173 Thrashed: 7
Page: 787174 Thrashed: 7
Page: 787175 Thrashed: 7
Page: 787176 Thrashed: 7
Page: 787177 Thrashed: 7
Page: 787178 Thrashed: 7
Page: 787179 Thrashed: 7
Page: 787180 Thrashed: 7
Page: 787181 Thrashed: 7
Page: 787182 Thrashed: 7
Page: 787183 Thrashed: 7
Page: 787184 Thrashed: 7
Page: 787185 Thrashed: 7
Page: 787186 Thrashed: 7
Page: 787187 Thrashed: 7
Page: 787188 Thrashed: 7
Page: 787189 Thrashed: 7
Page: 787190 Thrashed: 7
Page: 787191 Thrashed: 7
Page: 787192 Thrashed: 7
Page: 787193 Thrashed: 7
Page: 787194 Thrashed: 7
Page: 787195 Thrashed: 7
Page: 787196 Thrashed: 7
Page: 787197 Thrashed: 7
Page: 787198 Thrashed: 7
Page: 787199 Thrashed: 7
Page: 787200 Thrashed: 7
Page: 787201 Thrashed: 7
Page: 787202 Thrashed: 7
Page: 787203 Thrashed: 7
Page: 787204 Thrashed: 7
Page: 787205 Thrashed: 7
Page: 787206 Thrashed: 7
Page: 787207 Thrashed: 7
Page: 787208 Thrashed: 7
Page: 787209 Thrashed: 7
Page: 787210 Thrashed: 7
Page: 787211 Thrashed: 7
Page: 787212 Thrashed: 7
Page: 787213 Thrashed: 7
Page: 787214 Thrashed: 7
Page: 787215 Thrashed: 7
Page: 787216 Thrashed: 7
Page: 787217 Thrashed: 7
Page: 787218 Thrashed: 7
Page: 787219 Thrashed: 7
Page: 787220 Thrashed: 7
Page: 787221 Thrashed: 7
Page: 787222 Thrashed: 7
Page: 787223 Thrashed: 7
Page: 787224 Thrashed: 7
Page: 787225 Thrashed: 7
Page: 787226 Thrashed: 7
Page: 787227 Thrashed: 7
Page: 787228 Thrashed: 7
Page: 787229 Thrashed: 7
Page: 787230 Thrashed: 7
Page: 787231 Thrashed: 7
Page: 787232 Thrashed: 7
Page: 787233 Thrashed: 7
Page: 787234 Thrashed: 7
Page: 787235 Thrashed: 7
Page: 787236 Thrashed: 7
Page: 787237 Thrashed: 7
Page: 787238 Thrashed: 7
Page: 787239 Thrashed: 7
Page: 787240 Thrashed: 7
Page: 787241 Thrashed: 7
Page: 787242 Thrashed: 7
Page: 787243 Thrashed: 7
Page: 787244 Thrashed: 7
Page: 787245 Thrashed: 7
Page: 787246 Thrashed: 7
Page: 787247 Thrashed: 7
Page: 787248 Thrashed: 7
Page: 787249 Thrashed: 7
Page: 787250 Thrashed: 7
Page: 787251 Thrashed: 7
Page: 787252 Thrashed: 7
Page: 787253 Thrashed: 7
Page: 787254 Thrashed: 7
Page: 787255 Thrashed: 7
Page: 787256 Thrashed: 7
Page: 787257 Thrashed: 7
Page: 787258 Thrashed: 7
Page: 787259 Thrashed: 7
Page: 787260 Thrashed: 7
Page: 787261 Thrashed: 7
Page: 787262 Thrashed: 7
Page: 787263 Thrashed: 7
Page: 787264 Thrashed: 7
Page: 787265 Thrashed: 7
Page: 787266 Thrashed: 7
Page: 787267 Thrashed: 7
Page: 787268 Thrashed: 7
Page: 787269 Thrashed: 7
Page: 787270 Thrashed: 7
Page: 787271 Thrashed: 7
Page: 787272 Thrashed: 7
Page: 787273 Thrashed: 7
Page: 787274 Thrashed: 7
Page: 787275 Thrashed: 7
Page: 787276 Thrashed: 7
Page: 787277 Thrashed: 7
Page: 787278 Thrashed: 7
Page: 787279 Thrashed: 7
Page: 787280 Thrashed: 7
Page: 787281 Thrashed: 7
Page: 787282 Thrashed: 7
Page: 787283 Thrashed: 7
Page: 787284 Thrashed: 7
Page: 787285 Thrashed: 7
Page: 787286 Thrashed: 7
Page: 787287 Thrashed: 7
Page: 787288 Thrashed: 7
Page: 787289 Thrashed: 7
Page: 787290 Thrashed: 7
Page: 787291 Thrashed: 7
Page: 787292 Thrashed: 7
Page: 787293 Thrashed: 7
Page: 787294 Thrashed: 7
Page: 787295 Thrashed: 7
Page: 787296 Thrashed: 8
Page: 787297 Thrashed: 8
Page: 787298 Thrashed: 8
Page: 787299 Thrashed: 8
Page: 787300 Thrashed: 8
Page: 787301 Thrashed: 8
Page: 787302 Thrashed: 8
Page: 787303 Thrashed: 8
Page: 787304 Thrashed: 8
Page: 787305 Thrashed: 8
Page: 787306 Thrashed: 8
Page: 787307 Thrashed: 8
Page: 787308 Thrashed: 8
Page: 787309 Thrashed: 8
Page: 787310 Thrashed: 8
Page: 787311 Thrashed: 8
Page: 787312 Thrashed: 7
Page: 787313 Thrashed: 7
Page: 787314 Thrashed: 7
Page: 787315 Thrashed: 7
Page: 787316 Thrashed: 7
Page: 787317 Thrashed: 7
Page: 787318 Thrashed: 7
Page: 787319 Thrashed: 7
Page: 787320 Thrashed: 7
Page: 787321 Thrashed: 7
Page: 787322 Thrashed: 7
Page: 787323 Thrashed: 7
Page: 787324 Thrashed: 7
Page: 787325 Thrashed: 7
Page: 787326 Thrashed: 7
Page: 787327 Thrashed: 7
Page: 787328 Thrashed: 8
Page: 787329 Thrashed: 8
Page: 787330 Thrashed: 8
Page: 787331 Thrashed: 8
Page: 787332 Thrashed: 8
Page: 787333 Thrashed: 8
Page: 787334 Thrashed: 8
Page: 787335 Thrashed: 8
Page: 787336 Thrashed: 8
Page: 787337 Thrashed: 8
Page: 787338 Thrashed: 8
Page: 787339 Thrashed: 8
Page: 787340 Thrashed: 8
Page: 787341 Thrashed: 8
Page: 787342 Thrashed: 8
Page: 787343 Thrashed: 8
Page: 787344 Thrashed: 7
Page: 787345 Thrashed: 7
Page: 787346 Thrashed: 7
Page: 787347 Thrashed: 7
Page: 787348 Thrashed: 7
Page: 787349 Thrashed: 7
Page: 787350 Thrashed: 7
Page: 787351 Thrashed: 7
Page: 787352 Thrashed: 7
Page: 787353 Thrashed: 7
Page: 787354 Thrashed: 7
Page: 787355 Thrashed: 7
Page: 787356 Thrashed: 7
Page: 787357 Thrashed: 7
Page: 787358 Thrashed: 7
Page: 787359 Thrashed: 7
Page: 787360 Thrashed: 7
Page: 787361 Thrashed: 7
Page: 787362 Thrashed: 7
Page: 787363 Thrashed: 7
Page: 787364 Thrashed: 7
Page: 787365 Thrashed: 7
Page: 787366 Thrashed: 7
Page: 787367 Thrashed: 7
Page: 787368 Thrashed: 7
Page: 787369 Thrashed: 7
Page: 787370 Thrashed: 7
Page: 787371 Thrashed: 7
Page: 787372 Thrashed: 7
Page: 787373 Thrashed: 7
Page: 787374 Thrashed: 7
Page: 787375 Thrashed: 7
Page: 787376 Thrashed: 7
Page: 787377 Thrashed: 7
Page: 787378 Thrashed: 7
Page: 787379 Thrashed: 7
Page: 787380 Thrashed: 7
Page: 787381 Thrashed: 7
Page: 787382 Thrashed: 7
Page: 787383 Thrashed: 7
Page: 787384 Thrashed: 7
Page: 787385 Thrashed: 7
Page: 787386 Thrashed: 7
Page: 787387 Thrashed: 7
Page: 787388 Thrashed: 7
Page: 787389 Thrashed: 7
Page: 787390 Thrashed: 7
Page: 787391 Thrashed: 7
Page: 787392 Thrashed: 7
Page: 787393 Thrashed: 7
Page: 787394 Thrashed: 7
Page: 787395 Thrashed: 7
Page: 787396 Thrashed: 7
Page: 787397 Thrashed: 7
Page: 787398 Thrashed: 7
Page: 787399 Thrashed: 7
Page: 787400 Thrashed: 7
Page: 787401 Thrashed: 7
Page: 787402 Thrashed: 7
Page: 787403 Thrashed: 7
Page: 787404 Thrashed: 7
Page: 787405 Thrashed: 7
Page: 787406 Thrashed: 7
Page: 787407 Thrashed: 7
Page: 787408 Thrashed: 7
Page: 787409 Thrashed: 7
Page: 787410 Thrashed: 7
Page: 787411 Thrashed: 7
Page: 787412 Thrashed: 7
Page: 787413 Thrashed: 7
Page: 787414 Thrashed: 7
Page: 787415 Thrashed: 7
Page: 787416 Thrashed: 7
Page: 787417 Thrashed: 7
Page: 787418 Thrashed: 7
Page: 787419 Thrashed: 7
Page: 787420 Thrashed: 7
Page: 787421 Thrashed: 7
Page: 787422 Thrashed: 7
Page: 787423 Thrashed: 7
Page: 787424 Thrashed: 7
Page: 787425 Thrashed: 7
Page: 787426 Thrashed: 7
Page: 787427 Thrashed: 7
Page: 787428 Thrashed: 7
Page: 787429 Thrashed: 7
Page: 787430 Thrashed: 7
Page: 787431 Thrashed: 7
Page: 787432 Thrashed: 7
Page: 787433 Thrashed: 7
Page: 787434 Thrashed: 7
Page: 787435 Thrashed: 7
Page: 787436 Thrashed: 7
Page: 787437 Thrashed: 7
Page: 787438 Thrashed: 7
Page: 787439 Thrashed: 7
Page: 787440 Thrashed: 7
Page: 787441 Thrashed: 7
Page: 787442 Thrashed: 7
Page: 787443 Thrashed: 7
Page: 787444 Thrashed: 7
Page: 787445 Thrashed: 7
Page: 787446 Thrashed: 7
Page: 787447 Thrashed: 7
Page: 787448 Thrashed: 7
Page: 787449 Thrashed: 7
Page: 787450 Thrashed: 7
Page: 787451 Thrashed: 7
Page: 787452 Thrashed: 7
Page: 787453 Thrashed: 7
Page: 787454 Thrashed: 7
Page: 787455 Thrashed: 7
Page: 787456 Thrashed: 7
Page: 787457 Thrashed: 7
Page: 787458 Thrashed: 7
Page: 787459 Thrashed: 7
Page: 787460 Thrashed: 7
Page: 787461 Thrashed: 7
Page: 787462 Thrashed: 7
Page: 787463 Thrashed: 7
Page: 787464 Thrashed: 7
Page: 787465 Thrashed: 7
Page: 787466 Thrashed: 7
Page: 787467 Thrashed: 7
Page: 787468 Thrashed: 7
Page: 787469 Thrashed: 7
Page: 787470 Thrashed: 7
Page: 787471 Thrashed: 7
Page: 787472 Thrashed: 7
Page: 787473 Thrashed: 7
Page: 787474 Thrashed: 7
Page: 787475 Thrashed: 7
Page: 787476 Thrashed: 7
Page: 787477 Thrashed: 7
Page: 787478 Thrashed: 7
Page: 787479 Thrashed: 7
Page: 787480 Thrashed: 7
Page: 787481 Thrashed: 7
Page: 787482 Thrashed: 7
Page: 787483 Thrashed: 7
Page: 787484 Thrashed: 7
Page: 787485 Thrashed: 7
Page: 787486 Thrashed: 7
Page: 787487 Thrashed: 7
Page: 787488 Thrashed: 7
Page: 787489 Thrashed: 7
Page: 787490 Thrashed: 7
Page: 787491 Thrashed: 7
Page: 787492 Thrashed: 7
Page: 787493 Thrashed: 7
Page: 787494 Thrashed: 7
Page: 787495 Thrashed: 7
Page: 787496 Thrashed: 7
Page: 787497 Thrashed: 7
Page: 787498 Thrashed: 7
Page: 787499 Thrashed: 7
Page: 787500 Thrashed: 7
Page: 787501 Thrashed: 7
Page: 787502 Thrashed: 7
Page: 787503 Thrashed: 7
Page: 787504 Thrashed: 7
Page: 787505 Thrashed: 7
Page: 787506 Thrashed: 7
Page: 787507 Thrashed: 7
Page: 787508 Thrashed: 7
Page: 787509 Thrashed: 7
Page: 787510 Thrashed: 7
Page: 787511 Thrashed: 7
Page: 787512 Thrashed: 7
Page: 787513 Thrashed: 7
Page: 787514 Thrashed: 7
Page: 787515 Thrashed: 7
Page: 787516 Thrashed: 7
Page: 787517 Thrashed: 7
Page: 787518 Thrashed: 7
Page: 787519 Thrashed: 7
Page: 787520 Thrashed: 7
Page: 787521 Thrashed: 7
Page: 787522 Thrashed: 7
Page: 787523 Thrashed: 7
Page: 787524 Thrashed: 7
Page: 787525 Thrashed: 7
Page: 787526 Thrashed: 7
Page: 787527 Thrashed: 7
Page: 787528 Thrashed: 7
Page: 787529 Thrashed: 7
Page: 787530 Thrashed: 7
Page: 787531 Thrashed: 7
Page: 787532 Thrashed: 7
Page: 787533 Thrashed: 7
Page: 787534 Thrashed: 7
Page: 787535 Thrashed: 7
Page: 787536 Thrashed: 7
Page: 787537 Thrashed: 7
Page: 787538 Thrashed: 7
Page: 787539 Thrashed: 7
Page: 787540 Thrashed: 7
Page: 787541 Thrashed: 7
Page: 787542 Thrashed: 7
Page: 787543 Thrashed: 7
Page: 787544 Thrashed: 7
Page: 787545 Thrashed: 7
Page: 787546 Thrashed: 7
Page: 787547 Thrashed: 7
Page: 787548 Thrashed: 7
Page: 787549 Thrashed: 7
Page: 787550 Thrashed: 7
Page: 787551 Thrashed: 7
Page: 787552 Thrashed: 7
Page: 787553 Thrashed: 7
Page: 787554 Thrashed: 7
Page: 787555 Thrashed: 7
Page: 787556 Thrashed: 7
Page: 787557 Thrashed: 7
Page: 787558 Thrashed: 7
Page: 787559 Thrashed: 7
Page: 787560 Thrashed: 7
Page: 787561 Thrashed: 7
Page: 787562 Thrashed: 7
Page: 787563 Thrashed: 7
Page: 787564 Thrashed: 7
Page: 787565 Thrashed: 7
Page: 787566 Thrashed: 7
Page: 787567 Thrashed: 7
Page: 787568 Thrashed: 7
Page: 787569 Thrashed: 7
Page: 787570 Thrashed: 7
Page: 787571 Thrashed: 7
Page: 787572 Thrashed: 7
Page: 787573 Thrashed: 7
Page: 787574 Thrashed: 7
Page: 787575 Thrashed: 7
Page: 787576 Thrashed: 7
Page: 787577 Thrashed: 7
Page: 787578 Thrashed: 7
Page: 787579 Thrashed: 7
Page: 787580 Thrashed: 7
Page: 787581 Thrashed: 7
Page: 787582 Thrashed: 7
Page: 787583 Thrashed: 7
Page: 787584 Thrashed: 7
Page: 787585 Thrashed: 7
Page: 787586 Thrashed: 7
Page: 787587 Thrashed: 7
Page: 787588 Thrashed: 7
Page: 787589 Thrashed: 7
Page: 787590 Thrashed: 7
Page: 787591 Thrashed: 7
Page: 787592 Thrashed: 7
Page: 787593 Thrashed: 7
Page: 787594 Thrashed: 7
Page: 787595 Thrashed: 7
Page: 787596 Thrashed: 7
Page: 787597 Thrashed: 7
Page: 787598 Thrashed: 7
Page: 787599 Thrashed: 7
Page: 787600 Thrashed: 7
Page: 787601 Thrashed: 7
Page: 787602 Thrashed: 7
Page: 787603 Thrashed: 7
Page: 787604 Thrashed: 7
Page: 787605 Thrashed: 7
Page: 787606 Thrashed: 7
Page: 787607 Thrashed: 7
Page: 787608 Thrashed: 7
Page: 787609 Thrashed: 7
Page: 787610 Thrashed: 7
Page: 787611 Thrashed: 7
Page: 787612 Thrashed: 7
Page: 787613 Thrashed: 7
Page: 787614 Thrashed: 7
Page: 787615 Thrashed: 7
Page: 787616 Thrashed: 7
Page: 787617 Thrashed: 7
Page: 787618 Thrashed: 7
Page: 787619 Thrashed: 7
Page: 787620 Thrashed: 7
Page: 787621 Thrashed: 7
Page: 787622 Thrashed: 7
Page: 787623 Thrashed: 7
Page: 787624 Thrashed: 7
Page: 787625 Thrashed: 7
Page: 787626 Thrashed: 7
Page: 787627 Thrashed: 7
Page: 787628 Thrashed: 7
Page: 787629 Thrashed: 7
Page: 787630 Thrashed: 7
Page: 787631 Thrashed: 7
Page: 787632 Thrashed: 7
Page: 787633 Thrashed: 7
Page: 787634 Thrashed: 7
Page: 787635 Thrashed: 7
Page: 787636 Thrashed: 7
Page: 787637 Thrashed: 7
Page: 787638 Thrashed: 7
Page: 787639 Thrashed: 7
Page: 787640 Thrashed: 7
Page: 787641 Thrashed: 7
Page: 787642 Thrashed: 7
Page: 787643 Thrashed: 7
Page: 787644 Thrashed: 7
Page: 787645 Thrashed: 7
Page: 787646 Thrashed: 7
Page: 787647 Thrashed: 7
Page: 787648 Thrashed: 6
Page: 787649 Thrashed: 6
Page: 787650 Thrashed: 6
Page: 787651 Thrashed: 6
Page: 787652 Thrashed: 6
Page: 787653 Thrashed: 6
Page: 787654 Thrashed: 6
Page: 787655 Thrashed: 6
Page: 787656 Thrashed: 6
Page: 787657 Thrashed: 6
Page: 787658 Thrashed: 6
Page: 787659 Thrashed: 6
Page: 787660 Thrashed: 6
Page: 787661 Thrashed: 6
Page: 787662 Thrashed: 6
Page: 787663 Thrashed: 6
Page: 787664 Thrashed: 6
Page: 787665 Thrashed: 6
Page: 787666 Thrashed: 6
Page: 787667 Thrashed: 6
Page: 787668 Thrashed: 6
Page: 787669 Thrashed: 6
Page: 787670 Thrashed: 6
Page: 787671 Thrashed: 6
Page: 787672 Thrashed: 6
Page: 787673 Thrashed: 6
Page: 787674 Thrashed: 6
Page: 787675 Thrashed: 6
Page: 787676 Thrashed: 6
Page: 787677 Thrashed: 6
Page: 787678 Thrashed: 6
Page: 787679 Thrashed: 6
Page: 787680 Thrashed: 6
Page: 787681 Thrashed: 6
Page: 787682 Thrashed: 6
Page: 787683 Thrashed: 6
Page: 787684 Thrashed: 6
Page: 787685 Thrashed: 6
Page: 787686 Thrashed: 6
Page: 787687 Thrashed: 6
Page: 787688 Thrashed: 6
Page: 787689 Thrashed: 6
Page: 787690 Thrashed: 6
Page: 787691 Thrashed: 6
Page: 787692 Thrashed: 6
Page: 787693 Thrashed: 6
Page: 787694 Thrashed: 6
Page: 787695 Thrashed: 6
Page: 787696 Thrashed: 6
Page: 787697 Thrashed: 6
Page: 787698 Thrashed: 6
Page: 787699 Thrashed: 6
Page: 787700 Thrashed: 6
Page: 787701 Thrashed: 6
Page: 787702 Thrashed: 6
Page: 787703 Thrashed: 6
Page: 787704 Thrashed: 6
Page: 787705 Thrashed: 6
Page: 787706 Thrashed: 6
Page: 787707 Thrashed: 6
Page: 787708 Thrashed: 6
Page: 787709 Thrashed: 6
Page: 787710 Thrashed: 6
Page: 787711 Thrashed: 6
Page: 787712 Thrashed: 6
Page: 787713 Thrashed: 6
Page: 787714 Thrashed: 6
Page: 787715 Thrashed: 6
Page: 787716 Thrashed: 6
Page: 787717 Thrashed: 6
Page: 787718 Thrashed: 6
Page: 787719 Thrashed: 6
Page: 787720 Thrashed: 6
Page: 787721 Thrashed: 6
Page: 787722 Thrashed: 6
Page: 787723 Thrashed: 6
Page: 787724 Thrashed: 6
Page: 787725 Thrashed: 6
Page: 787726 Thrashed: 6
Page: 787727 Thrashed: 6
Page: 787728 Thrashed: 6
Page: 787729 Thrashed: 6
Page: 787730 Thrashed: 6
Page: 787731 Thrashed: 6
Page: 787732 Thrashed: 6
Page: 787733 Thrashed: 6
Page: 787734 Thrashed: 6
Page: 787735 Thrashed: 6
Page: 787736 Thrashed: 6
Page: 787737 Thrashed: 6
Page: 787738 Thrashed: 6
Page: 787739 Thrashed: 6
Page: 787740 Thrashed: 6
Page: 787741 Thrashed: 6
Page: 787742 Thrashed: 6
Page: 787743 Thrashed: 6
Page: 787744 Thrashed: 6
Page: 787745 Thrashed: 6
Page: 787746 Thrashed: 6
Page: 787747 Thrashed: 6
Page: 787748 Thrashed: 6
Page: 787749 Thrashed: 6
Page: 787750 Thrashed: 6
Page: 787751 Thrashed: 6
Page: 787752 Thrashed: 6
Page: 787753 Thrashed: 6
Page: 787754 Thrashed: 6
Page: 787755 Thrashed: 6
Page: 787756 Thrashed: 6
Page: 787757 Thrashed: 6
Page: 787758 Thrashed: 6
Page: 787759 Thrashed: 6
Page: 787760 Thrashed: 6
Page: 787761 Thrashed: 6
Page: 787762 Thrashed: 6
Page: 787763 Thrashed: 6
Page: 787764 Thrashed: 6
Page: 787765 Thrashed: 6
Page: 787766 Thrashed: 6
Page: 787767 Thrashed: 6
Page: 787768 Thrashed: 6
Page: 787769 Thrashed: 6
Page: 787770 Thrashed: 6
Page: 787771 Thrashed: 6
Page: 787772 Thrashed: 6
Page: 787773 Thrashed: 6
Page: 787774 Thrashed: 6
Page: 787775 Thrashed: 6
Page: 787776 Thrashed: 6
Page: 787777 Thrashed: 6
Page: 787778 Thrashed: 6
Page: 787779 Thrashed: 6
Page: 787780 Thrashed: 6
Page: 787781 Thrashed: 6
Page: 787782 Thrashed: 6
Page: 787783 Thrashed: 6
Page: 787784 Thrashed: 6
Page: 787785 Thrashed: 6
Page: 787786 Thrashed: 6
Page: 787787 Thrashed: 6
Page: 787788 Thrashed: 6
Page: 787789 Thrashed: 6
Page: 787790 Thrashed: 6
Page: 787791 Thrashed: 6
Page: 787792 Thrashed: 6
Page: 787793 Thrashed: 6
Page: 787794 Thrashed: 6
Page: 787795 Thrashed: 6
Page: 787796 Thrashed: 6
Page: 787797 Thrashed: 6
Page: 787798 Thrashed: 6
Page: 787799 Thrashed: 6
Page: 787800 Thrashed: 6
Page: 787801 Thrashed: 6
Page: 787802 Thrashed: 6
Page: 787803 Thrashed: 6
Page: 787804 Thrashed: 6
Page: 787805 Thrashed: 6
Page: 787806 Thrashed: 6
Page: 787807 Thrashed: 6
Page: 787808 Thrashed: 6
Page: 787809 Thrashed: 6
Page: 787810 Thrashed: 6
Page: 787811 Thrashed: 6
Page: 787812 Thrashed: 6
Page: 787813 Thrashed: 6
Page: 787814 Thrashed: 6
Page: 787815 Thrashed: 6
Page: 787816 Thrashed: 6
Page: 787817 Thrashed: 6
Page: 787818 Thrashed: 6
Page: 787819 Thrashed: 6
Page: 787820 Thrashed: 6
Page: 787821 Thrashed: 6
Page: 787822 Thrashed: 6
Page: 787823 Thrashed: 6
Page: 787824 Thrashed: 6
Page: 787825 Thrashed: 6
Page: 787826 Thrashed: 6
Page: 787827 Thrashed: 6
Page: 787828 Thrashed: 6
Page: 787829 Thrashed: 6
Page: 787830 Thrashed: 6
Page: 787831 Thrashed: 6
Page: 787832 Thrashed: 6
Page: 787833 Thrashed: 6
Page: 787834 Thrashed: 6
Page: 787835 Thrashed: 6
Page: 787836 Thrashed: 6
Page: 787837 Thrashed: 6
Page: 787838 Thrashed: 6
Page: 787839 Thrashed: 6
Page: 787840 Thrashed: 6
Page: 787841 Thrashed: 6
Page: 787842 Thrashed: 6
Page: 787843 Thrashed: 6
Page: 787844 Thrashed: 6
Page: 787845 Thrashed: 6
Page: 787846 Thrashed: 6
Page: 787847 Thrashed: 6
Page: 787848 Thrashed: 6
Page: 787849 Thrashed: 6
Page: 787850 Thrashed: 6
Page: 787851 Thrashed: 6
Page: 787852 Thrashed: 6
Page: 787853 Thrashed: 6
Page: 787854 Thrashed: 6
Page: 787855 Thrashed: 6
Page: 787856 Thrashed: 6
Page: 787857 Thrashed: 6
Page: 787858 Thrashed: 6
Page: 787859 Thrashed: 6
Page: 787860 Thrashed: 6
Page: 787861 Thrashed: 6
Page: 787862 Thrashed: 6
Page: 787863 Thrashed: 6
Page: 787864 Thrashed: 6
Page: 787865 Thrashed: 6
Page: 787866 Thrashed: 6
Page: 787867 Thrashed: 6
Page: 787868 Thrashed: 6
Page: 787869 Thrashed: 6
Page: 787870 Thrashed: 6
Page: 787871 Thrashed: 6
Page: 787872 Thrashed: 6
Page: 787873 Thrashed: 6
Page: 787874 Thrashed: 6
Page: 787875 Thrashed: 6
Page: 787876 Thrashed: 6
Page: 787877 Thrashed: 6
Page: 787878 Thrashed: 6
Page: 787879 Thrashed: 6
Page: 787880 Thrashed: 6
Page: 787881 Thrashed: 6
Page: 787882 Thrashed: 6
Page: 787883 Thrashed: 6
Page: 787884 Thrashed: 6
Page: 787885 Thrashed: 6
Page: 787886 Thrashed: 6
Page: 787887 Thrashed: 6
Page: 787888 Thrashed: 6
Page: 787889 Thrashed: 6
Page: 787890 Thrashed: 6
Page: 787891 Thrashed: 6
Page: 787892 Thrashed: 6
Page: 787893 Thrashed: 6
Page: 787894 Thrashed: 6
Page: 787895 Thrashed: 6
Page: 787896 Thrashed: 6
Page: 787897 Thrashed: 6
Page: 787898 Thrashed: 6
Page: 787899 Thrashed: 6
Page: 787900 Thrashed: 6
Page: 787901 Thrashed: 6
Page: 787902 Thrashed: 6
Page: 787903 Thrashed: 6
Page: 787904 Thrashed: 6
Page: 787905 Thrashed: 6
Page: 787906 Thrashed: 6
Page: 787907 Thrashed: 6
Page: 787908 Thrashed: 6
Page: 787909 Thrashed: 6
Page: 787910 Thrashed: 6
Page: 787911 Thrashed: 6
Page: 787912 Thrashed: 6
Page: 787913 Thrashed: 6
Page: 787914 Thrashed: 6
Page: 787915 Thrashed: 6
Page: 787916 Thrashed: 6
Page: 787917 Thrashed: 6
Page: 787918 Thrashed: 6
Page: 787919 Thrashed: 6
Page: 787920 Thrashed: 6
Page: 787921 Thrashed: 6
Page: 787922 Thrashed: 6
Page: 787923 Thrashed: 6
Page: 787924 Thrashed: 6
Page: 787925 Thrashed: 6
Page: 787926 Thrashed: 6
Page: 787927 Thrashed: 6
Page: 787928 Thrashed: 6
Page: 787929 Thrashed: 6
Page: 787930 Thrashed: 6
Page: 787931 Thrashed: 6
Page: 787932 Thrashed: 6
Page: 787933 Thrashed: 6
Page: 787934 Thrashed: 6
Page: 787935 Thrashed: 6
Page: 787936 Thrashed: 6
Page: 787937 Thrashed: 6
Page: 787938 Thrashed: 6
Page: 787939 Thrashed: 6
Page: 787940 Thrashed: 6
Page: 787941 Thrashed: 6
Page: 787942 Thrashed: 6
Page: 787943 Thrashed: 6
Page: 787944 Thrashed: 6
Page: 787945 Thrashed: 6
Page: 787946 Thrashed: 6
Page: 787947 Thrashed: 6
Page: 787948 Thrashed: 6
Page: 787949 Thrashed: 6
Page: 787950 Thrashed: 6
Page: 787951 Thrashed: 6
Page: 787952 Thrashed: 6
Page: 787953 Thrashed: 6
Page: 787954 Thrashed: 6
Page: 787955 Thrashed: 6
Page: 787956 Thrashed: 6
Page: 787957 Thrashed: 6
Page: 787958 Thrashed: 6
Page: 787959 Thrashed: 6
Page: 787960 Thrashed: 6
Page: 787961 Thrashed: 6
Page: 787962 Thrashed: 6
Page: 787963 Thrashed: 6
Page: 787964 Thrashed: 6
Page: 787965 Thrashed: 6
Page: 787966 Thrashed: 6
Page: 787967 Thrashed: 6
Page: 787968 Thrashed: 6
Page: 787969 Thrashed: 6
Page: 787970 Thrashed: 6
Page: 787971 Thrashed: 6
Page: 787972 Thrashed: 6
Page: 787973 Thrashed: 6
Page: 787974 Thrashed: 6
Page: 787975 Thrashed: 6
Page: 787976 Thrashed: 6
Page: 787977 Thrashed: 6
Page: 787978 Thrashed: 6
Page: 787979 Thrashed: 6
Page: 787980 Thrashed: 6
Page: 787981 Thrashed: 6
Page: 787982 Thrashed: 6
Page: 787983 Thrashed: 6
Page: 787984 Thrashed: 6
Page: 787985 Thrashed: 6
Page: 787986 Thrashed: 6
Page: 787987 Thrashed: 6
Page: 787988 Thrashed: 6
Page: 787989 Thrashed: 6
Page: 787990 Thrashed: 6
Page: 787991 Thrashed: 6
Page: 787992 Thrashed: 6
Page: 787993 Thrashed: 6
Page: 787994 Thrashed: 6
Page: 787995 Thrashed: 6
Page: 787996 Thrashed: 6
Page: 787997 Thrashed: 6
Page: 787998 Thrashed: 6
Page: 787999 Thrashed: 6
Page: 788000 Thrashed: 6
Page: 788001 Thrashed: 6
Page: 788002 Thrashed: 6
Page: 788003 Thrashed: 6
Page: 788004 Thrashed: 6
Page: 788005 Thrashed: 6
Page: 788006 Thrashed: 6
Page: 788007 Thrashed: 6
Page: 788008 Thrashed: 6
Page: 788009 Thrashed: 6
Page: 788010 Thrashed: 6
Page: 788011 Thrashed: 6
Page: 788012 Thrashed: 6
Page: 788013 Thrashed: 6
Page: 788014 Thrashed: 6
Page: 788015 Thrashed: 6
Page: 788016 Thrashed: 6
Page: 788017 Thrashed: 6
Page: 788018 Thrashed: 6
Page: 788019 Thrashed: 6
Page: 788020 Thrashed: 6
Page: 788021 Thrashed: 6
Page: 788022 Thrashed: 6
Page: 788023 Thrashed: 6
Page: 788024 Thrashed: 6
Page: 788025 Thrashed: 6
Page: 788026 Thrashed: 6
Page: 788027 Thrashed: 6
Page: 788028 Thrashed: 6
Page: 788029 Thrashed: 6
Page: 788030 Thrashed: 6
Page: 788031 Thrashed: 6
Page: 788032 Thrashed: 6
Page: 788033 Thrashed: 6
Page: 788034 Thrashed: 6
Page: 788035 Thrashed: 6
Page: 788036 Thrashed: 6
Page: 788037 Thrashed: 6
Page: 788038 Thrashed: 6
Page: 788039 Thrashed: 6
Page: 788040 Thrashed: 6
Page: 788041 Thrashed: 6
Page: 788042 Thrashed: 6
Page: 788043 Thrashed: 6
Page: 788044 Thrashed: 6
Page: 788045 Thrashed: 6
Page: 788046 Thrashed: 6
Page: 788047 Thrashed: 6
Page: 788048 Thrashed: 6
Page: 788049 Thrashed: 6
Page: 788050 Thrashed: 6
Page: 788051 Thrashed: 6
Page: 788052 Thrashed: 6
Page: 788053 Thrashed: 6
Page: 788054 Thrashed: 6
Page: 788055 Thrashed: 6
Page: 788056 Thrashed: 6
Page: 788057 Thrashed: 6
Page: 788058 Thrashed: 6
Page: 788059 Thrashed: 6
Page: 788060 Thrashed: 6
Page: 788061 Thrashed: 6
Page: 788062 Thrashed: 6
Page: 788063 Thrashed: 6
Page: 788064 Thrashed: 6
Page: 788065 Thrashed: 6
Page: 788066 Thrashed: 6
Page: 788067 Thrashed: 6
Page: 788068 Thrashed: 6
Page: 788069 Thrashed: 6
Page: 788070 Thrashed: 6
Page: 788071 Thrashed: 6
Page: 788072 Thrashed: 6
Page: 788073 Thrashed: 6
Page: 788074 Thrashed: 6
Page: 788075 Thrashed: 6
Page: 788076 Thrashed: 6
Page: 788077 Thrashed: 6
Page: 788078 Thrashed: 6
Page: 788079 Thrashed: 6
Page: 788080 Thrashed: 6
Page: 788081 Thrashed: 6
Page: 788082 Thrashed: 6
Page: 788083 Thrashed: 6
Page: 788084 Thrashed: 6
Page: 788085 Thrashed: 6
Page: 788086 Thrashed: 6
Page: 788087 Thrashed: 6
Page: 788088 Thrashed: 6
Page: 788089 Thrashed: 6
Page: 788090 Thrashed: 6
Page: 788091 Thrashed: 6
Page: 788092 Thrashed: 6
Page: 788093 Thrashed: 6
Page: 788094 Thrashed: 6
Page: 788095 Thrashed: 6
Page: 788096 Thrashed: 6
Page: 788097 Thrashed: 6
Page: 788098 Thrashed: 6
Page: 788099 Thrashed: 6
Page: 788100 Thrashed: 6
Page: 788101 Thrashed: 6
Page: 788102 Thrashed: 6
Page: 788103 Thrashed: 6
Page: 788104 Thrashed: 6
Page: 788105 Thrashed: 6
Page: 788106 Thrashed: 6
Page: 788107 Thrashed: 6
Page: 788108 Thrashed: 6
Page: 788109 Thrashed: 6
Page: 788110 Thrashed: 6
Page: 788111 Thrashed: 6
Page: 788112 Thrashed: 6
Page: 788113 Thrashed: 6
Page: 788114 Thrashed: 6
Page: 788115 Thrashed: 6
Page: 788116 Thrashed: 6
Page: 788117 Thrashed: 6
Page: 788118 Thrashed: 6
Page: 788119 Thrashed: 6
Page: 788120 Thrashed: 6
Page: 788121 Thrashed: 6
Page: 788122 Thrashed: 6
Page: 788123 Thrashed: 6
Page: 788124 Thrashed: 6
Page: 788125 Thrashed: 6
Page: 788126 Thrashed: 6
Page: 788127 Thrashed: 6
Page: 788128 Thrashed: 6
Page: 788129 Thrashed: 6
Page: 788130 Thrashed: 6
Page: 788131 Thrashed: 6
Page: 788132 Thrashed: 6
Page: 788133 Thrashed: 6
Page: 788134 Thrashed: 6
Page: 788135 Thrashed: 6
Page: 788136 Thrashed: 6
Page: 788137 Thrashed: 6
Page: 788138 Thrashed: 6
Page: 788139 Thrashed: 6
Page: 788140 Thrashed: 6
Page: 788141 Thrashed: 6
Page: 788142 Thrashed: 6
Page: 788143 Thrashed: 6
Page: 788144 Thrashed: 6
Page: 788145 Thrashed: 6
Page: 788146 Thrashed: 6
Page: 788147 Thrashed: 6
Page: 788148 Thrashed: 6
Page: 788149 Thrashed: 6
Page: 788150 Thrashed: 6
Page: 788151 Thrashed: 6
Page: 788152 Thrashed: 6
Page: 788153 Thrashed: 6
Page: 788154 Thrashed: 6
Page: 788155 Thrashed: 6
Page: 788156 Thrashed: 6
Page: 788157 Thrashed: 6
Page: 788158 Thrashed: 6
Page: 788159 Thrashed: 6
Page: 788160 Thrashed: 7
Page: 788161 Thrashed: 7
Page: 788162 Thrashed: 7
Page: 788163 Thrashed: 7
Page: 788164 Thrashed: 7
Page: 788165 Thrashed: 7
Page: 788166 Thrashed: 7
Page: 788167 Thrashed: 7
Page: 788168 Thrashed: 7
Page: 788169 Thrashed: 7
Page: 788170 Thrashed: 7
Page: 788171 Thrashed: 7
Page: 788172 Thrashed: 7
Page: 788173 Thrashed: 7
Page: 788174 Thrashed: 7
Page: 788175 Thrashed: 7
Page: 788176 Thrashed: 7
Page: 788177 Thrashed: 7
Page: 788178 Thrashed: 7
Page: 788179 Thrashed: 7
Page: 788180 Thrashed: 7
Page: 788181 Thrashed: 7
Page: 788182 Thrashed: 7
Page: 788183 Thrashed: 7
Page: 788184 Thrashed: 7
Page: 788185 Thrashed: 7
Page: 788186 Thrashed: 7
Page: 788187 Thrashed: 7
Page: 788188 Thrashed: 7
Page: 788189 Thrashed: 7
Page: 788190 Thrashed: 7
Page: 788191 Thrashed: 7
Page: 788192 Thrashed: 7
Page: 788193 Thrashed: 7
Page: 788194 Thrashed: 7
Page: 788195 Thrashed: 7
Page: 788196 Thrashed: 7
Page: 788197 Thrashed: 7
Page: 788198 Thrashed: 7
Page: 788199 Thrashed: 7
Page: 788200 Thrashed: 7
Page: 788201 Thrashed: 7
Page: 788202 Thrashed: 7
Page: 788203 Thrashed: 7
Page: 788204 Thrashed: 7
Page: 788205 Thrashed: 7
Page: 788206 Thrashed: 7
Page: 788207 Thrashed: 7
Page: 788208 Thrashed: 7
Page: 788209 Thrashed: 7
Page: 788210 Thrashed: 7
Page: 788211 Thrashed: 7
Page: 788212 Thrashed: 7
Page: 788213 Thrashed: 7
Page: 788214 Thrashed: 7
Page: 788215 Thrashed: 7
Page: 788216 Thrashed: 7
Page: 788217 Thrashed: 7
Page: 788218 Thrashed: 7
Page: 788219 Thrashed: 7
Page: 788220 Thrashed: 7
Page: 788221 Thrashed: 7
Page: 788222 Thrashed: 7
Page: 788223 Thrashed: 7
Page: 788224 Thrashed: 7
Page: 788225 Thrashed: 7
Page: 788226 Thrashed: 7
Page: 788227 Thrashed: 7
Page: 788228 Thrashed: 7
Page: 788229 Thrashed: 7
Page: 788230 Thrashed: 7
Page: 788231 Thrashed: 7
Page: 788232 Thrashed: 7
Page: 788233 Thrashed: 7
Page: 788234 Thrashed: 7
Page: 788235 Thrashed: 7
Page: 788236 Thrashed: 7
Page: 788237 Thrashed: 7
Page: 788238 Thrashed: 7
Page: 788239 Thrashed: 7
Page: 788240 Thrashed: 7
Page: 788241 Thrashed: 7
Page: 788242 Thrashed: 7
Page: 788243 Thrashed: 7
Page: 788244 Thrashed: 7
Page: 788245 Thrashed: 7
Page: 788246 Thrashed: 7
Page: 788247 Thrashed: 7
Page: 788248 Thrashed: 7
Page: 788249 Thrashed: 7
Page: 788250 Thrashed: 7
Page: 788251 Thrashed: 7
Page: 788252 Thrashed: 7
Page: 788253 Thrashed: 7
Page: 788254 Thrashed: 7
Page: 788255 Thrashed: 7
Page: 788256 Thrashed: 7
Page: 788257 Thrashed: 7
Page: 788258 Thrashed: 7
Page: 788259 Thrashed: 7
Page: 788260 Thrashed: 7
Page: 788261 Thrashed: 7
Page: 788262 Thrashed: 7
Page: 788263 Thrashed: 7
Page: 788264 Thrashed: 7
Page: 788265 Thrashed: 7
Page: 788266 Thrashed: 7
Page: 788267 Thrashed: 7
Page: 788268 Thrashed: 7
Page: 788269 Thrashed: 7
Page: 788270 Thrashed: 7
Page: 788271 Thrashed: 7
Page: 788272 Thrashed: 7
Page: 788273 Thrashed: 7
Page: 788274 Thrashed: 7
Page: 788275 Thrashed: 7
Page: 788276 Thrashed: 7
Page: 788277 Thrashed: 7
Page: 788278 Thrashed: 7
Page: 788279 Thrashed: 7
Page: 788280 Thrashed: 7
Page: 788281 Thrashed: 7
Page: 788282 Thrashed: 7
Page: 788283 Thrashed: 7
Page: 788284 Thrashed: 7
Page: 788285 Thrashed: 7
Page: 788286 Thrashed: 7
Page: 788287 Thrashed: 7
Page: 788288 Thrashed: 7
Page: 788289 Thrashed: 7
Page: 788290 Thrashed: 7
Page: 788291 Thrashed: 7
Page: 788292 Thrashed: 7
Page: 788293 Thrashed: 7
Page: 788294 Thrashed: 7
Page: 788295 Thrashed: 7
Page: 788296 Thrashed: 7
Page: 788297 Thrashed: 7
Page: 788298 Thrashed: 7
Page: 788299 Thrashed: 7
Page: 788300 Thrashed: 7
Page: 788301 Thrashed: 7
Page: 788302 Thrashed: 7
Page: 788303 Thrashed: 7
Page: 788304 Thrashed: 7
Page: 788305 Thrashed: 7
Page: 788306 Thrashed: 7
Page: 788307 Thrashed: 7
Page: 788308 Thrashed: 7
Page: 788309 Thrashed: 7
Page: 788310 Thrashed: 7
Page: 788311 Thrashed: 7
Page: 788312 Thrashed: 7
Page: 788313 Thrashed: 7
Page: 788314 Thrashed: 7
Page: 788315 Thrashed: 7
Page: 788316 Thrashed: 7
Page: 788317 Thrashed: 7
Page: 788318 Thrashed: 7
Page: 788319 Thrashed: 7
Page: 788320 Thrashed: 7
Page: 788321 Thrashed: 7
Page: 788322 Thrashed: 7
Page: 788323 Thrashed: 7
Page: 788324 Thrashed: 7
Page: 788325 Thrashed: 7
Page: 788326 Thrashed: 7
Page: 788327 Thrashed: 7
Page: 788328 Thrashed: 7
Page: 788329 Thrashed: 7
Page: 788330 Thrashed: 7
Page: 788331 Thrashed: 7
Page: 788332 Thrashed: 7
Page: 788333 Thrashed: 7
Page: 788334 Thrashed: 7
Page: 788335 Thrashed: 7
Page: 788336 Thrashed: 7
Page: 788337 Thrashed: 7
Page: 788338 Thrashed: 7
Page: 788339 Thrashed: 7
Page: 788340 Thrashed: 7
Page: 788341 Thrashed: 7
Page: 788342 Thrashed: 7
Page: 788343 Thrashed: 7
Page: 788344 Thrashed: 7
Page: 788345 Thrashed: 7
Page: 788346 Thrashed: 7
Page: 788347 Thrashed: 7
Page: 788348 Thrashed: 7
Page: 788349 Thrashed: 7
Page: 788350 Thrashed: 7
Page: 788351 Thrashed: 7
Page: 788352 Thrashed: 7
Page: 788353 Thrashed: 7
Page: 788354 Thrashed: 7
Page: 788355 Thrashed: 7
Page: 788356 Thrashed: 7
Page: 788357 Thrashed: 7
Page: 788358 Thrashed: 7
Page: 788359 Thrashed: 7
Page: 788360 Thrashed: 7
Page: 788361 Thrashed: 7
Page: 788362 Thrashed: 7
Page: 788363 Thrashed: 7
Page: 788364 Thrashed: 7
Page: 788365 Thrashed: 7
Page: 788366 Thrashed: 7
Page: 788367 Thrashed: 7
Page: 788368 Thrashed: 7
Page: 788369 Thrashed: 7
Page: 788370 Thrashed: 7
Page: 788371 Thrashed: 7
Page: 788372 Thrashed: 7
Page: 788373 Thrashed: 7
Page: 788374 Thrashed: 7
Page: 788375 Thrashed: 7
Page: 788376 Thrashed: 7
Page: 788377 Thrashed: 7
Page: 788378 Thrashed: 7
Page: 788379 Thrashed: 7
Page: 788380 Thrashed: 7
Page: 788381 Thrashed: 7
Page: 788382 Thrashed: 7
Page: 788383 Thrashed: 7
Page: 788384 Thrashed: 7
Page: 788385 Thrashed: 7
Page: 788386 Thrashed: 7
Page: 788387 Thrashed: 7
Page: 788388 Thrashed: 7
Page: 788389 Thrashed: 7
Page: 788390 Thrashed: 7
Page: 788391 Thrashed: 7
Page: 788392 Thrashed: 7
Page: 788393 Thrashed: 7
Page: 788394 Thrashed: 7
Page: 788395 Thrashed: 7
Page: 788396 Thrashed: 7
Page: 788397 Thrashed: 7
Page: 788398 Thrashed: 7
Page: 788399 Thrashed: 7
Page: 788400 Thrashed: 7
Page: 788401 Thrashed: 7
Page: 788402 Thrashed: 7
Page: 788403 Thrashed: 7
Page: 788404 Thrashed: 7
Page: 788405 Thrashed: 7
Page: 788406 Thrashed: 7
Page: 788407 Thrashed: 7
Page: 788408 Thrashed: 7
Page: 788409 Thrashed: 7
Page: 788410 Thrashed: 7
Page: 788411 Thrashed: 7
Page: 788412 Thrashed: 7
Page: 788413 Thrashed: 7
Page: 788414 Thrashed: 7
Page: 788415 Thrashed: 7
Page: 788416 Thrashed: 7
Page: 788417 Thrashed: 7
Page: 788418 Thrashed: 7
Page: 788419 Thrashed: 7
Page: 788420 Thrashed: 7
Page: 788421 Thrashed: 7
Page: 788422 Thrashed: 7
Page: 788423 Thrashed: 7
Page: 788424 Thrashed: 7
Page: 788425 Thrashed: 7
Page: 788426 Thrashed: 7
Page: 788427 Thrashed: 7
Page: 788428 Thrashed: 7
Page: 788429 Thrashed: 7
Page: 788430 Thrashed: 7
Page: 788431 Thrashed: 7
Page: 788432 Thrashed: 7
Page: 788433 Thrashed: 7
Page: 788434 Thrashed: 7
Page: 788435 Thrashed: 7
Page: 788436 Thrashed: 7
Page: 788437 Thrashed: 7
Page: 788438 Thrashed: 7
Page: 788439 Thrashed: 7
Page: 788440 Thrashed: 7
Page: 788441 Thrashed: 7
Page: 788442 Thrashed: 7
Page: 788443 Thrashed: 7
Page: 788444 Thrashed: 7
Page: 788445 Thrashed: 7
Page: 788446 Thrashed: 7
Page: 788447 Thrashed: 7
Page: 788448 Thrashed: 7
Page: 788449 Thrashed: 7
Page: 788450 Thrashed: 7
Page: 788451 Thrashed: 7
Page: 788452 Thrashed: 7
Page: 788453 Thrashed: 7
Page: 788454 Thrashed: 7
Page: 788455 Thrashed: 7
Page: 788456 Thrashed: 7
Page: 788457 Thrashed: 7
Page: 788458 Thrashed: 7
Page: 788459 Thrashed: 7
Page: 788460 Thrashed: 7
Page: 788461 Thrashed: 7
Page: 788462 Thrashed: 7
Page: 788463 Thrashed: 7
Page: 788464 Thrashed: 7
Page: 788465 Thrashed: 7
Page: 788466 Thrashed: 7
Page: 788467 Thrashed: 7
Page: 788468 Thrashed: 7
Page: 788469 Thrashed: 7
Page: 788470 Thrashed: 7
Page: 788471 Thrashed: 7
Page: 788472 Thrashed: 7
Page: 788473 Thrashed: 7
Page: 788474 Thrashed: 7
Page: 788475 Thrashed: 7
Page: 788476 Thrashed: 7
Page: 788477 Thrashed: 7
Page: 788478 Thrashed: 7
Page: 788479 Thrashed: 7
Page: 788480 Thrashed: 7
Page: 788481 Thrashed: 7
Page: 788482 Thrashed: 7
Page: 788483 Thrashed: 7
Page: 788484 Thrashed: 7
Page: 788485 Thrashed: 7
Page: 788486 Thrashed: 7
Page: 788487 Thrashed: 7
Page: 788488 Thrashed: 7
Page: 788489 Thrashed: 7
Page: 788490 Thrashed: 7
Page: 788491 Thrashed: 7
Page: 788492 Thrashed: 7
Page: 788493 Thrashed: 7
Page: 788494 Thrashed: 7
Page: 788495 Thrashed: 7
Page: 788496 Thrashed: 7
Page: 788497 Thrashed: 7
Page: 788498 Thrashed: 7
Page: 788499 Thrashed: 7
Page: 788500 Thrashed: 7
Page: 788501 Thrashed: 7
Page: 788502 Thrashed: 7
Page: 788503 Thrashed: 7
Page: 788504 Thrashed: 7
Page: 788505 Thrashed: 7
Page: 788506 Thrashed: 7
Page: 788507 Thrashed: 7
Page: 788508 Thrashed: 7
Page: 788509 Thrashed: 7
Page: 788510 Thrashed: 7
Page: 788511 Thrashed: 7
Page: 788512 Thrashed: 7
Page: 788513 Thrashed: 7
Page: 788514 Thrashed: 7
Page: 788515 Thrashed: 7
Page: 788516 Thrashed: 7
Page: 788517 Thrashed: 7
Page: 788518 Thrashed: 7
Page: 788519 Thrashed: 7
Page: 788520 Thrashed: 7
Page: 788521 Thrashed: 7
Page: 788522 Thrashed: 7
Page: 788523 Thrashed: 7
Page: 788524 Thrashed: 7
Page: 788525 Thrashed: 7
Page: 788526 Thrashed: 7
Page: 788527 Thrashed: 7
Page: 788528 Thrashed: 7
Page: 788529 Thrashed: 7
Page: 788530 Thrashed: 7
Page: 788531 Thrashed: 7
Page: 788532 Thrashed: 7
Page: 788533 Thrashed: 7
Page: 788534 Thrashed: 7
Page: 788535 Thrashed: 7
Page: 788536 Thrashed: 7
Page: 788537 Thrashed: 7
Page: 788538 Thrashed: 7
Page: 788539 Thrashed: 7
Page: 788540 Thrashed: 7
Page: 788541 Thrashed: 7
Page: 788542 Thrashed: 7
Page: 788543 Thrashed: 7
Page: 788544 Thrashed: 7
Page: 788545 Thrashed: 7
Page: 788546 Thrashed: 7
Page: 788547 Thrashed: 7
Page: 788548 Thrashed: 7
Page: 788549 Thrashed: 7
Page: 788550 Thrashed: 7
Page: 788551 Thrashed: 7
Page: 788552 Thrashed: 7
Page: 788553 Thrashed: 7
Page: 788554 Thrashed: 7
Page: 788555 Thrashed: 7
Page: 788556 Thrashed: 7
Page: 788557 Thrashed: 7
Page: 788558 Thrashed: 7
Page: 788559 Thrashed: 7
Page: 788560 Thrashed: 7
Page: 788561 Thrashed: 7
Page: 788562 Thrashed: 7
Page: 788563 Thrashed: 7
Page: 788564 Thrashed: 7
Page: 788565 Thrashed: 7
Page: 788566 Thrashed: 7
Page: 788567 Thrashed: 7
Page: 788568 Thrashed: 7
Page: 788569 Thrashed: 7
Page: 788570 Thrashed: 7
Page: 788571 Thrashed: 7
Page: 788572 Thrashed: 7
Page: 788573 Thrashed: 7
Page: 788574 Thrashed: 7
Page: 788575 Thrashed: 7
Page: 788576 Thrashed: 7
Page: 788577 Thrashed: 7
Page: 788578 Thrashed: 7
Page: 788579 Thrashed: 7
Page: 788580 Thrashed: 7
Page: 788581 Thrashed: 7
Page: 788582 Thrashed: 7
Page: 788583 Thrashed: 7
Page: 788584 Thrashed: 7
Page: 788585 Thrashed: 7
Page: 788586 Thrashed: 7
Page: 788587 Thrashed: 7
Page: 788588 Thrashed: 7
Page: 788589 Thrashed: 7
Page: 788590 Thrashed: 7
Page: 788591 Thrashed: 7
Page: 788592 Thrashed: 7
Page: 788593 Thrashed: 7
Page: 788594 Thrashed: 7
Page: 788595 Thrashed: 7
Page: 788596 Thrashed: 7
Page: 788597 Thrashed: 7
Page: 788598 Thrashed: 7
Page: 788599 Thrashed: 7
Page: 788600 Thrashed: 7
Page: 788601 Thrashed: 7
Page: 788602 Thrashed: 7
Page: 788603 Thrashed: 7
Page: 788604 Thrashed: 7
Page: 788605 Thrashed: 7
Page: 788606 Thrashed: 7
Page: 788607 Thrashed: 7
Page: 788608 Thrashed: 7
Page: 788609 Thrashed: 7
Page: 788610 Thrashed: 7
Page: 788611 Thrashed: 7
Page: 788612 Thrashed: 7
Page: 788613 Thrashed: 7
Page: 788614 Thrashed: 7
Page: 788615 Thrashed: 7
Page: 788616 Thrashed: 7
Page: 788617 Thrashed: 7
Page: 788618 Thrashed: 7
Page: 788619 Thrashed: 7
Page: 788620 Thrashed: 7
Page: 788621 Thrashed: 7
Page: 788622 Thrashed: 7
Page: 788623 Thrashed: 7
Page: 788624 Thrashed: 7
Page: 788625 Thrashed: 7
Page: 788626 Thrashed: 7
Page: 788627 Thrashed: 7
Page: 788628 Thrashed: 7
Page: 788629 Thrashed: 7
Page: 788630 Thrashed: 7
Page: 788631 Thrashed: 7
Page: 788632 Thrashed: 7
Page: 788633 Thrashed: 7
Page: 788634 Thrashed: 7
Page: 788635 Thrashed: 7
Page: 788636 Thrashed: 7
Page: 788637 Thrashed: 7
Page: 788638 Thrashed: 7
Page: 788639 Thrashed: 7
Page: 788640 Thrashed: 7
Page: 788641 Thrashed: 7
Page: 788642 Thrashed: 7
Page: 788643 Thrashed: 7
Page: 788644 Thrashed: 7
Page: 788645 Thrashed: 7
Page: 788646 Thrashed: 7
Page: 788647 Thrashed: 7
Page: 788648 Thrashed: 7
Page: 788649 Thrashed: 7
Page: 788650 Thrashed: 7
Page: 788651 Thrashed: 7
Page: 788652 Thrashed: 7
Page: 788653 Thrashed: 7
Page: 788654 Thrashed: 7
Page: 788655 Thrashed: 7
Page: 788656 Thrashed: 7
Page: 788657 Thrashed: 7
Page: 788658 Thrashed: 7
Page: 788659 Thrashed: 7
Page: 788660 Thrashed: 7
Page: 788661 Thrashed: 7
Page: 788662 Thrashed: 7
Page: 788663 Thrashed: 7
Page: 788664 Thrashed: 7
Page: 788665 Thrashed: 7
Page: 788666 Thrashed: 7
Page: 788667 Thrashed: 7
Page: 788668 Thrashed: 7
Page: 788669 Thrashed: 7
Page: 788670 Thrashed: 7
Page: 788671 Thrashed: 7
Page: 788672 Thrashed: 1
Page: 788673 Thrashed: 1
Page: 788674 Thrashed: 1
Page: 788675 Thrashed: 1
Page: 788676 Thrashed: 1
Page: 788677 Thrashed: 1
Page: 788678 Thrashed: 1
Page: 788679 Thrashed: 1
Page: 788680 Thrashed: 1
Page: 788681 Thrashed: 1
Page: 788682 Thrashed: 1
Page: 788683 Thrashed: 1
Page: 788684 Thrashed: 1
Page: 788685 Thrashed: 1
Page: 788686 Thrashed: 1
Page: 788687 Thrashed: 1
Page: 788688 Thrashed: 1
Page: 788689 Thrashed: 1
Page: 788690 Thrashed: 1
Page: 788691 Thrashed: 1
Page: 788692 Thrashed: 1
Page: 788693 Thrashed: 1
Page: 788694 Thrashed: 1
Page: 788695 Thrashed: 1
Page: 788696 Thrashed: 1
Page: 788697 Thrashed: 1
Page: 788698 Thrashed: 1
Page: 788699 Thrashed: 1
Page: 788700 Thrashed: 1
Page: 788701 Thrashed: 1
Page: 788702 Thrashed: 1
Page: 788703 Thrashed: 1
Page: 788704 Thrashed: 1
Page: 788705 Thrashed: 1
Page: 788706 Thrashed: 1
Page: 788707 Thrashed: 1
Page: 788708 Thrashed: 1
Page: 788709 Thrashed: 1
Page: 788710 Thrashed: 1
Page: 788711 Thrashed: 1
Page: 788712 Thrashed: 1
Page: 788713 Thrashed: 1
Page: 788714 Thrashed: 1
Page: 788715 Thrashed: 1
Page: 788716 Thrashed: 1
Page: 788717 Thrashed: 1
Page: 788718 Thrashed: 1
Page: 788719 Thrashed: 1
Page: 788720 Thrashed: 1
Page: 788721 Thrashed: 1
Page: 788722 Thrashed: 1
Page: 788723 Thrashed: 1
Page: 788724 Thrashed: 1
Page: 788725 Thrashed: 1
Page: 788726 Thrashed: 1
Page: 788727 Thrashed: 1
Page: 788728 Thrashed: 1
Page: 788729 Thrashed: 1
Page: 788730 Thrashed: 1
Page: 788731 Thrashed: 1
Page: 788732 Thrashed: 1
Page: 788733 Thrashed: 1
Page: 788734 Thrashed: 1
Page: 788735 Thrashed: 1
Page: 788736 Thrashed: 1
Page: 788737 Thrashed: 1
Page: 788738 Thrashed: 1
Page: 788739 Thrashed: 1
Page: 788740 Thrashed: 1
Page: 788741 Thrashed: 1
Page: 788742 Thrashed: 1
Page: 788743 Thrashed: 1
Page: 788744 Thrashed: 1
Page: 788745 Thrashed: 1
Page: 788746 Thrashed: 1
Page: 788747 Thrashed: 1
Page: 788748 Thrashed: 1
Page: 788749 Thrashed: 1
Page: 788750 Thrashed: 1
Page: 788751 Thrashed: 1
Page: 788752 Thrashed: 1
Page: 788753 Thrashed: 1
Page: 788754 Thrashed: 1
Page: 788755 Thrashed: 1
Page: 788756 Thrashed: 1
Page: 788757 Thrashed: 1
Page: 788758 Thrashed: 1
Page: 788759 Thrashed: 1
Page: 788760 Thrashed: 1
Page: 788761 Thrashed: 1
Page: 788762 Thrashed: 1
Page: 788763 Thrashed: 1
Page: 788764 Thrashed: 1
Page: 788765 Thrashed: 1
Page: 788766 Thrashed: 1
Page: 788767 Thrashed: 1
Page: 788768 Thrashed: 1
Page: 788769 Thrashed: 1
Page: 788770 Thrashed: 1
Page: 788771 Thrashed: 1
Page: 788772 Thrashed: 1
Page: 788773 Thrashed: 1
Page: 788774 Thrashed: 1
Page: 788775 Thrashed: 1
Page: 788776 Thrashed: 1
Page: 788777 Thrashed: 1
Page: 788778 Thrashed: 1
Page: 788779 Thrashed: 1
Page: 788780 Thrashed: 1
Page: 788781 Thrashed: 1
Page: 788782 Thrashed: 1
Page: 788783 Thrashed: 1
Page: 788784 Thrashed: 1
Page: 788785 Thrashed: 1
Page: 788786 Thrashed: 1
Page: 788787 Thrashed: 1
Page: 788788 Thrashed: 1
Page: 788789 Thrashed: 1
Page: 788790 Thrashed: 1
Page: 788791 Thrashed: 1
Page: 788792 Thrashed: 1
Page: 788793 Thrashed: 1
Page: 788794 Thrashed: 1
Page: 788795 Thrashed: 1
Page: 788796 Thrashed: 1
Page: 788797 Thrashed: 1
Page: 788798 Thrashed: 1
Page: 788799 Thrashed: 1
Page: 788800 Thrashed: 1
Page: 788801 Thrashed: 1
Page: 788802 Thrashed: 1
Page: 788803 Thrashed: 1
Page: 788804 Thrashed: 1
Page: 788805 Thrashed: 1
Page: 788806 Thrashed: 1
Page: 788807 Thrashed: 1
Page: 788808 Thrashed: 1
Page: 788809 Thrashed: 1
Page: 788810 Thrashed: 1
Page: 788811 Thrashed: 1
Page: 788812 Thrashed: 1
Page: 788813 Thrashed: 1
Page: 788814 Thrashed: 1
Page: 788815 Thrashed: 1
Page: 788816 Thrashed: 1
Page: 788817 Thrashed: 1
Page: 788818 Thrashed: 1
Page: 788819 Thrashed: 1
Page: 788820 Thrashed: 1
Page: 788821 Thrashed: 1
Page: 788822 Thrashed: 1
Page: 788823 Thrashed: 1
Page: 788824 Thrashed: 1
Page: 788825 Thrashed: 1
Page: 788826 Thrashed: 1
Page: 788827 Thrashed: 1
Page: 788828 Thrashed: 1
Page: 788829 Thrashed: 1
Page: 788830 Thrashed: 1
Page: 788831 Thrashed: 1
Page: 788832 Thrashed: 1
Page: 788833 Thrashed: 1
Page: 788834 Thrashed: 1
Page: 788835 Thrashed: 1
Page: 788836 Thrashed: 1
Page: 788837 Thrashed: 1
Page: 788838 Thrashed: 1
Page: 788839 Thrashed: 1
Page: 788840 Thrashed: 1
Page: 788841 Thrashed: 1
Page: 788842 Thrashed: 1
Page: 788843 Thrashed: 1
Page: 788844 Thrashed: 1
Page: 788845 Thrashed: 1
Page: 788846 Thrashed: 1
Page: 788847 Thrashed: 1
Page: 788848 Thrashed: 1
Page: 788849 Thrashed: 1
Page: 788850 Thrashed: 1
Page: 788851 Thrashed: 1
Page: 788852 Thrashed: 1
Page: 788853 Thrashed: 1
Page: 788854 Thrashed: 1
Page: 788855 Thrashed: 1
Page: 788856 Thrashed: 1
Page: 788857 Thrashed: 1
Page: 788858 Thrashed: 1
Page: 788859 Thrashed: 1
Page: 788860 Thrashed: 1
Page: 788861 Thrashed: 1
Page: 788862 Thrashed: 1
Page: 788863 Thrashed: 1
Page: 788864 Thrashed: 1
Page: 788865 Thrashed: 1
Page: 788866 Thrashed: 1
Page: 788867 Thrashed: 1
Page: 788868 Thrashed: 1
Page: 788869 Thrashed: 1
Page: 788870 Thrashed: 1
Page: 788871 Thrashed: 1
Page: 788872 Thrashed: 1
Page: 788873 Thrashed: 1
Page: 788874 Thrashed: 1
Page: 788875 Thrashed: 1
Page: 788876 Thrashed: 1
Page: 788877 Thrashed: 1
Page: 788878 Thrashed: 1
Page: 788879 Thrashed: 1
Page: 788880 Thrashed: 1
Page: 788881 Thrashed: 1
Page: 788882 Thrashed: 1
Page: 788883 Thrashed: 1
Page: 788884 Thrashed: 1
Page: 788885 Thrashed: 1
Page: 788886 Thrashed: 1
Page: 788887 Thrashed: 1
Page: 788888 Thrashed: 1
Page: 788889 Thrashed: 1
Page: 788890 Thrashed: 1
Page: 788891 Thrashed: 1
Page: 788892 Thrashed: 1
Page: 788893 Thrashed: 1
Page: 788894 Thrashed: 1
Page: 788895 Thrashed: 1
Page: 788896 Thrashed: 1
Page: 788897 Thrashed: 1
Page: 788898 Thrashed: 1
Page: 788899 Thrashed: 1
Page: 788900 Thrashed: 1
Page: 788901 Thrashed: 1
Page: 788902 Thrashed: 1
Page: 788903 Thrashed: 1
Page: 788904 Thrashed: 1
Page: 788905 Thrashed: 1
Page: 788906 Thrashed: 1
Page: 788907 Thrashed: 1
Page: 788908 Thrashed: 1
Page: 788909 Thrashed: 1
Page: 788910 Thrashed: 1
Page: 788911 Thrashed: 1
Page: 788912 Thrashed: 1
Page: 788913 Thrashed: 1
Page: 788914 Thrashed: 1
Page: 788915 Thrashed: 1
Page: 788916 Thrashed: 1
Page: 788917 Thrashed: 1
Page: 788918 Thrashed: 1
Page: 788919 Thrashed: 1
Page: 788920 Thrashed: 1
Page: 788921 Thrashed: 1
Page: 788922 Thrashed: 1
Page: 788923 Thrashed: 1
Page: 788924 Thrashed: 1
Page: 788925 Thrashed: 1
Page: 788926 Thrashed: 1
Page: 788927 Thrashed: 1
Page_tot_thrash: 10528
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.677298
[0-25]: 0.009379, [26-50]: 0.037500, [51-75]: 0.953121, [76-100]: 0.000000
Pcie_write_utilization: 0.749782
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2297947 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(513.257263)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2055866----T:  2297946 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2520097----T:  2523642 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.393653)
F:  2523642----T:  2526177 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2526178----T:  2528713 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2750864----T:  3475608 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(489.361237)
F:  2751998----T:  2754603 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2752229----T:  2994309 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  2754603----T:  2762843 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2762843----T:  2769708 	 St: c0330000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2769708----T:  2773138 	 St: c033c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2773138----T:  2777357 	 St: c0350000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2777357----T:  2783318 	 St: c0356000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2783318----T:  2790640 	 St: c02f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2790640----T:  2793726 	 St: c02fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2793726----T:  2800591 	 St: c0300000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2800591----T:  2804021 	 St: c030c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2804021----T:  2806821 	 St: c0360000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2806821----T:  2814601 	 St: c0362000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2814601----T:  2823303 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2823303----T:  2832005 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2832005----T:  2848168 	 St: c0310000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2848168----T:  2856870 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2856870----T:  2895589 	 St: c0370000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  2895589----T:  2910347 	 St: c03c0000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  2910347----T:  3018255 	 St: c03dd000 Sz: 929792 	 Sm: 0 	 T: memcpy_h2d(72.861580)
F:  3018255----T:  3024667 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3024667----T:  3028479 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3028479----T:  3037181 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3037181----T:  3060853 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3060853----T:  3092046 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  3092046----T:  3108209 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3108209----T:  3131881 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3131881----T:  3140583 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3140583----T:  3209420 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  3211274----T:  3217686 	 St: c06e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3211334----T:  3453414 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3217686----T:  3221498 	 St: c06eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3221498----T:  3225310 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3225310----T:  3231722 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3231722----T:  3237237 	 St: c06c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3237237----T:  3241878 	 St: c06c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3241878----T:  3250580 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3250580----T:  3263468 	 St: c0700000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  3263468----T:  3282914 	 St: c0719000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  3282914----T:  3303299 	 St: c0740000 Sz: 167936 	 Sm: 0 	 T: memcpy_h2d(13.764348)
F:  3303299----T:  3345311 	 St: c0769000 Sz: 356352 	 Sm: 0 	 T: memcpy_h2d(28.367319)
F:  3345311----T:  3354475 	 St: c07c0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  3354475----T:  3468032 	 St: c07d1000 Sz: 978944 	 Sm: 0 	 T: memcpy_h2d(76.675896)
F:  3697758----T:  3701630 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.614450)
F:  3701630----T:  3704165 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3704166----T:  3706701 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3928852----T:  4867315 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(633.668457)
F:  3929937----T:  3938639 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3929941----T:  4172021 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3938639----T:  3947341 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3947341----T:  3951153 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3951153----T:  3957565 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3957565----T:  3966267 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3966267----T:  3973132 	 St: c02f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3973132----T:  3976562 	 St: c02fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3976562----T:  4000234 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4000234----T:  4038953 	 St: c0340000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  4038953----T:  4062625 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4062625----T:  4083949 	 St: c03c0000 Sz: 176128 	 Sm: 0 	 T: memcpy_h2d(14.398379)
F:  4083949----T:  4185266 	 St: c03eb000 Sz: 872448 	 Sm: 0 	 T: memcpy_h2d(68.411209)
F:  4186242----T:  4193564 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4186444----T:  4428524 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4193564----T:  4196650 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4196650----T:  4203062 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4203062----T:  4206874 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4206874----T:  4209479 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4209479----T:  4225174 	 St: c04e1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  4225174----T:  4228986 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4228986----T:  4257828 	 St: c0505000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  4257828----T:  4264240 	 St: c0540000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4264240----T:  4320370 	 St: c054b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  4429614----T:  4432414 	 St: c05c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4430132----T:  4672212 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4432414----T:  4553032 	 St: c05c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4553032----T:  4556462 	 St: c06c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4556462----T:  4563327 	 St: c06c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4563327----T:  4567968 	 St: c06f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4567968----T:  4573483 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4573483----T:  4578557 	 St: c06d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4578557----T:  4590978 	 St: c06d8000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  4590978----T:  4593778 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4593778----T:  4624031 	 St: c0702000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  4673298----T:  4684786 	 St: c0740000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  4684786----T:  4735739 	 St: c0756000 Sz: 434176 	 Sm: 0 	 T: memcpy_h2d(34.404457)
F:  4735739----T:  4750497 	 St: c07c0000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4750497----T:  4858405 	 St: c07dd000 Sz: 929792 	 Sm: 0 	 T: memcpy_h2d(72.861580)
F:  5089465----T:  5097256 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.260635)
F:  5097256----T:  5099791 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5099792----T:  5102327 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5324478----T:  6455401 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(763.621216)
F:  5325452----T:  5328057 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5325470----T:  5567550 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5328057----T:  5336297 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5336297----T:  5343162 	 St: c0300000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5343162----T:  5346592 	 St: c030c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5346592----T:  5349197 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5349197----T:  5357437 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5357437----T:  5360042 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5360042----T:  5368282 	 St: c02e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5368282----T:  5371368 	 St: c02c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5371368----T:  5386126 	 St: c02c3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  5386126----T:  5402289 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5402289----T:  5405375 	 St: c0340000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5405375----T:  5465270 	 St: c0343000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  5465270----T:  5482371 	 St: c03c0000 Sz: 139264 	 Sm: 0 	 T: memcpy_h2d(11.546927)
F:  5482371----T:  5587925 	 St: c03e2000 Sz: 909312 	 Sm: 0 	 T: memcpy_h2d(71.272110)
F:  5589039----T:  5592851 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5589135----T:  5831215 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5592851----T:  5599263 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5599263----T:  5606585 	 St: c04f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5606585----T:  5609671 	 St: c04fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5609671----T:  5615632 	 St: c04c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5615632----T:  5619851 	 St: c04ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5619851----T:  5623281 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5623281----T:  5637571 	 St: c04d4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  5637571----T:  5661243 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5832184----T:  5837258 	 St: c0540000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5837258----T:  5894799 	 St: c0548000 Sz: 491520 	 Sm: 0 	 T: memcpy_h2d(38.852802)
F:  5894799----T:  5906753 	 St: c05c0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  5906753----T:  6017485 	 St: c05d7000 Sz: 954368 	 Sm: 0 	 T: memcpy_h2d(74.768402)
F:  6018370----T:  6024331 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6018408----T:  6260488 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6024331----T:  6028550 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6028550----T:  6032362 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6032362----T:  6038774 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6038774----T:  6042586 	 St: c06e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6042586----T:  6056408 	 St: c06e5000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  6056408----T:  6070698 	 St: c0700000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  6070698----T:  6088737 	 St: c071c000 Sz: 147456 	 Sm: 0 	 T: memcpy_h2d(12.180284)
F:  6261478----T:  6286560 	 St: c0740000 Sz: 208896 	 Sm: 0 	 T: memcpy_h2d(16.935854)
F:  6286560----T:  6323868 	 St: c0773000 Sz: 315392 	 Sm: 0 	 T: memcpy_h2d(25.191088)
F:  6323868----T:  6329829 	 St: c07c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6329829----T:  6446681 	 St: c07ca000 Sz: 1007616 	 Sm: 0 	 T: memcpy_h2d(78.900742)
F:  6677551----T:  6692281 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.945982)
F:  6692281----T:  6694816 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6694817----T:  6697352 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6919503----T:  8002694 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(731.391602)
F:  6920521----T:  6924333 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6920538----T:  7162618 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6924333----T:  6930745 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6930745----T:  6934175 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6934175----T:  6941040 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6941040----T:  6952062 	 St: c02c0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  6952062----T:  6955874 	 St: c02d5000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6955874----T:  6960093 	 St: c02da000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6960093----T:  6964312 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6964312----T:  6970724 	 St: c0306000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6970724----T:  6993927 	 St: c0311000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F:  6993927----T:  7000792 	 St: c0340000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7000792----T:  7056451 	 St: c034c000 Sz: 475136 	 Sm: 0 	 T: memcpy_h2d(37.582039)
F:  7056451----T:  7090936 	 St: c03c0000 Sz: 290816 	 Sm: 0 	 T: memcpy_h2d(23.284943)
F:  7090936----T:  7179073 	 St: c0407000 Sz: 757760 	 Sm: 0 	 T: memcpy_h2d(59.511818)
F:  7180781----T:  7184593 	 St: c04c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7180856----T:  7422936 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7184593----T:  7191005 	 St: c04c5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  7191005----T:  7194091 	 St: c04f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7194091----T:  7201413 	 St: c04f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7201413----T:  7204018 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7204018----T:  7212258 	 St: c0501000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7212258----T:  7227016 	 St: c04d0000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  7227016----T:  7230102 	 St: c04ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7230102----T:  7253774 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7253774----T:  7261096 	 St: c0540000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7261096----T:  7316284 	 St: c054d000 Sz: 471040 	 Sm: 0 	 T: memcpy_h2d(37.264011)
F:  7424411----T:  7428223 	 St: c05c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  7428223----T:  7547429 	 St: c05c5000 Sz: 1028096 	 Sm: 0 	 T: memcpy_h2d(80.490211)
F:  7550031----T:  7555105 	 St: c06e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  7550057----T:  7792137 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7555105----T:  7560179 	 St: c06e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  7560179----T:  7564820 	 St: c06c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7564820----T:  7570335 	 St: c06c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7570335----T:  7572940 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7572940----T:  7581180 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7581180----T:  7589882 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7589882----T:  7598122 	 St: c0700000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7598122----T:  7622264 	 St: c070f000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  7793324----T:  7797965 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7797965----T:  7855977 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  7855977----T:  7859063 	 St: c07c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7859063----T:  7979211 	 St: c07c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  8224844----T:  8240000 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.233626)
F:  8240000----T:  8242535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8242536----T:  8245071 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8467222----T:  9584312 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(754.280884)
F:  8468609----T:  8476849 	 St: c0300000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8468652----T:  8710732 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8476849----T:  8479454 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8479454----T:  8482884 	 St: c02c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8482884----T:  8489749 	 St: c02c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8489749----T:  8493968 	 St: c02d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8493968----T:  8499929 	 St: c02d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8499929----T:  8502534 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8502534----T:  8510774 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8510774----T:  8513379 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8513379----T:  8529074 	 St: c02e1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  8529074----T:  8545237 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8545237----T:  8551649 	 St: c0340000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8551649----T:  8607779 	 St: c034b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  8607779----T:  8610865 	 St: c03c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8610865----T:  8731013 	 St: c03c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  8733192----T:  8735992 	 St: c0510000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8734447----T:  8976527 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8735992----T:  8743772 	 St: c0512000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8743772----T:  8752012 	 St: c0500000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8752012----T:  8754617 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8754617----T:  8757703 	 St: c04c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8757703----T:  8765025 	 St: c04c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8765025----T:  8772805 	 St: c04d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8772805----T:  8775605 	 St: c04de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8775605----T:  8781566 	 St: c04e0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8781566----T:  8793054 	 St: c04ea000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  8793054----T:  8809217 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8978121----T:  8993816 	 St: c0540000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  8993816----T:  9040534 	 St: c055f000 Sz: 397312 	 Sm: 0 	 T: memcpy_h2d(31.544903)
F:  9040534----T:  9067496 	 St: c05c0000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  9067496----T:  9163164 	 St: c05f7000 Sz: 823296 	 Sm: 0 	 T: memcpy_h2d(64.596893)
F:  9166023----T:  9169453 	 St: c06c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9166573----T:  9408653 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9169453----T:  9176318 	 St: c06c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9176318----T:  9179118 	 St: c06d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9179118----T:  9186898 	 St: c06d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9186898----T:  9190328 	 St: c06e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9190328----T:  9204618 	 St: c06e4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  9204618----T:  9213320 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9213320----T:  9236992 	 St: c0710000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9236992----T:  9240804 	 St: c0740000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9240804----T:  9299757 	 St: c0745000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:  9410272----T:  9413358 	 St: c07c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9413358----T:  9533506 	 St: c07c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  9806462----T:  9821610 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.228224)
F:  9821610----T:  9824145 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9824146----T:  9826681 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10048832----T: 11149619 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(743.272766)
F: 10050284----T: 10053370 	 St: c02d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10050339----T: 10292419 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10053370----T: 10060692 	 St: c02d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10060692----T: 10064911 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10064911----T: 10070872 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10070872----T: 10078194 	 St: c02c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10078194----T: 10081280 	 St: c02cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10081280----T: 10096038 	 St: c02e0000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 10096038----T: 10099124 	 St: c02fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10099124----T: 10122796 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10122796----T: 10129208 	 St: c0340000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10129208----T: 10185338 	 St: c034b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F: 10185338----T: 10222175 	 St: c03c0000 Sz: 311296 	 Sm: 0 	 T: memcpy_h2d(24.873058)
F: 10222175----T: 10307958 	 St: c040c000 Sz: 737280 	 Sm: 0 	 T: memcpy_h2d(57.922348)
F: 10309262----T: 10313074 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10310322----T: 10552402 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10313074----T: 10319486 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10319486----T: 10323298 	 St: c04f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10323298----T: 10329710 	 St: c04f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10329710----T: 10337950 	 St: c04c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10337950----T: 10340555 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10340555----T: 10351111 	 St: c04d0000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F: 10351111----T: 10357976 	 St: c04e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10357976----T: 10381648 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10381648----T: 10384734 	 St: c0540000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10384734----T: 10444629 	 St: c0543000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 10554220----T: 10564312 	 St: c05c0000 Sz: 77824 	 Sm: 0 	 T: memcpy_h2d(6.814315)
F: 10564312----T: 10676927 	 St: c05d3000 Sz: 970752 	 Sm: 0 	 T: memcpy_h2d(76.039841)
F: 10679640----T: 10682726 	 St: c06d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10682726----T: 10690048 	 St: c06d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10692539----T: 10698054 	 St: c0700000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10693742----T: 10935822 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10698054----T: 10702695 	 St: c0709000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10702695----T: 10710017 	 St: c06c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10710017----T: 10713103 	 St: c06cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10713103----T: 10718177 	 St: c0710000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10718177----T: 10723251 	 St: c0718000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10723251----T: 10739414 	 St: c06e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10739414----T: 10742500 	 St: c0720000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10742500----T: 10757258 	 St: c0723000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 10937410----T: 10940840 	 St: c0740000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10940840----T: 11000264 	 St: c0744000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F: 11000264----T: 11033338 	 St: c07c0000 Sz: 278528 	 Sm: 0 	 T: memcpy_h2d(22.332209)
F: 11033338----T: 11122887 	 St: c0804000 Sz: 770048 	 Sm: 0 	 T: memcpy_h2d(60.465225)
F: 11371769----T: 11382119 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.988521)
F: 11382119----T: 11384654 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11384655----T: 11387190 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 11609341----T: 12653117 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(704.777832)
F: 11610393----T: 11617715 	 St: c02c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11610409----T: 11852489 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11617715----T: 11620801 	 St: c02cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11620801----T: 11629503 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11629503----T: 11634577 	 St: c02e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11634577----T: 11646998 	 St: c02e8000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F: 11646998----T: 11651217 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 11651217----T: 11679589 	 St: c0306000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F: 11679589----T: 11696690 	 St: c0340000 Sz: 139264 	 Sm: 0 	 T: memcpy_h2d(11.546927)
F: 11696690----T: 11741996 	 St: c0362000 Sz: 385024 	 Sm: 0 	 T: memcpy_h2d(30.591492)
F: 11741996----T: 11774600 	 St: c03c0000 Sz: 274432 	 Sm: 0 	 T: memcpy_h2d(22.014854)
F: 11774600----T: 11864620 	 St: c0403000 Sz: 774144 	 Sm: 0 	 T: memcpy_h2d(60.783253)
F: 11865791----T: 11872656 	 St: c04c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 11865911----T: 12107991 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11872656----T: 11876086 	 St: c04cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 11876086----T: 11884326 	 St: c04f0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11884326----T: 11886931 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11886931----T: 11890017 	 St: c0500000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11890017----T: 11897339 	 St: c0503000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11897339----T: 11907895 	 St: c04d0000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F: 11907895----T: 11914760 	 St: c04e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 11914760----T: 11938432 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 11938432----T: 11943073 	 St: c0540000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11943073----T: 12001085 	 St: c0547000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F: 12109076----T: 12115488 	 St: c05c0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 12115488----T: 12231870 	 St: c05cb000 Sz: 1003520 	 Sm: 0 	 T: memcpy_h2d(78.583389)
F: 12232805----T: 12239217 	 St: c06d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 12232835----T: 12354395 	 St: c08c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 12239217----T: 12243029 	 St: c06db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 12243029----T: 12247670 	 St: c06c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 12247670----T: 12253185 	 St: c06c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 12253185----T: 12259146 	 St: c06e0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 12259146----T: 12270634 	 St: c06ea000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F: 12270634----T: 12276149 	 St: c0700000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 12276149----T: 12303111 	 St: c0709000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F: 12303111----T: 12307330 	 St: c0970000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12307330----T: 12313291 	 St: c0976000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 12313291----T: 12315896 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12315896----T: 12324136 	 St: c08e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12324136----T: 12331458 	 St: c09b0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 12331458----T: 12334544 	 St: c09bd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12355450----T: 12360524 	 St: c0740000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12355573----T: 12597653 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 12360524----T: 12418065 	 St: c0748000 Sz: 491520 	 Sm: 0 	 T: memcpy_h2d(38.852802)
F: 12418065----T: 12434228 	 St: c07c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 12434228----T: 12540724 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F: 12540724----T: 12545365 	 St: c0960000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 12545365----T: 12550880 	 St: c0967000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 12550880----T: 12558660 	 St: c0980000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 12558660----T: 12561460 	 St: c098e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 12561460----T: 12577623 	 St: c08c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 12577623----T: 12631399 	 St: c08f0000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F: 12631399----T: 12635211 	 St: c0990000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 12635211----T: 12649033 	 St: c0995000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 12875267----T: 12878607 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.255233)
F: 12878607----T: 12881142 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12881143----T: 12883678 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 13105829----T: 13132337 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(17.898718)
F: 13107173----T: 13109778 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13109778----T: 13118018 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 13118018----T: 13120623 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13120623----T: 13128863 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 13354487----T: 13357659 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.141796)
F: 13357659----T: 13360194 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 13360195----T: 13362800 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13360195----T: 13368435 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13371040----T: 13373645 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13371040----T: 13379280 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13381885----T: 13384490 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13381885----T: 13397580 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13400185----T: 13402790 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13400185----T: 13430908 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13433513----T: 13436118 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13433513----T: 13466117 	 St: 0 Sz: 274432 	 Sm: 0 	 T: device_sync(22.014854)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 8417103(cycle), 5683.391602(us)
Tot_kernel_exec_time_and_fault_time: 21013008(cycle), 14188.391602(us)
Tot_memcpy_h2d_time: 6693792(cycle), 4519.778320(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 6721677(cycle), 4538.606934(us)
Tot_devicesync_time: 108527(cycle), 73.279541(us)
Tot_writeback_time: 5205240(cycle), 3514.679199(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 5341652(cycle), 3606.787354(us)
GPGPU-Sim: *** exit detected ***
