{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1569936582145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1569936582146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 01 15:29:41 2019 " "Processing started: Tue Oct 01 15:29:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1569936582146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1569936582146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1569936582147 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1569936583614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harmon/desktop/vhdl design (il1331)/laborationer/lab1/ripple_carry_adder_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/harmon/desktop/vhdl design (il1331)/laborationer/lab1/ripple_carry_adder_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_adder-behavioural " "Found design unit 1: ripple_adder-behavioural" {  } { { "../ripple_carry_adder_structural.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/ripple_carry_adder_structural.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569936586196 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "../ripple_carry_adder_structural.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/ripple_carry_adder_structural.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569936586196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569936586196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harmon/desktop/vhdl design (il1331)/laborationer/lab1/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/harmon/desktop/vhdl design (il1331)/laborationer/lab1/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavioural " "Found design unit 1: full_adder-behavioural" {  } { { "../full_adder.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569936586211 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../full_adder.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569936586211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569936586211 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "alu.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/FPGA_design/alu.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569936586442 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/FPGA_design/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569936586442 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1569936586442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1569936586457 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sum alu.vhd(50) " "VHDL Process Statement warning at alu.vhd(50): inferring latch(es) for signal or variable \"Sum\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/FPGA_design/alu.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1569936586462 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[0\] alu.vhd(50) " "Inferred latch for \"Sum\[0\]\" at alu.vhd(50)" {  } { { "alu.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/FPGA_design/alu.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569936586462 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[1\] alu.vhd(50) " "Inferred latch for \"Sum\[1\]\" at alu.vhd(50)" {  } { { "alu.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/FPGA_design/alu.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569936586462 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[2\] alu.vhd(50) " "Inferred latch for \"Sum\[2\]\" at alu.vhd(50)" {  } { { "alu.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/FPGA_design/alu.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569936586463 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[3\] alu.vhd(50) " "Inferred latch for \"Sum\[3\]\" at alu.vhd(50)" {  } { { "alu.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/FPGA_design/alu.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1569936586463 "|ALU"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Sum\[0\]\$latch " "LATCH primitive \"Sum\[0\]\$latch\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/FPGA_design/alu.vhd" 50 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1569936587870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Sum\[1\]\$latch " "LATCH primitive \"Sum\[1\]\$latch\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/FPGA_design/alu.vhd" 50 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1569936587873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Sum\[2\]\$latch " "LATCH primitive \"Sum\[2\]\$latch\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/FPGA_design/alu.vhd" 50 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1569936587873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Sum\[3\]\$latch " "LATCH primitive \"Sum\[3\]\$latch\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/FPGA_design/alu.vhd" 50 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1569936587873 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1569936590198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1569936592099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569936592099 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IE " "No output dependent on input pin \"IE\"" {  } { { "alu.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/FPGA_design/alu.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569936593007 "|ALU|IE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "alu.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/FPGA_design/alu.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569936593007 "|ALU|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "alu.vhd" "" { Text "C:/Users/Harmon/Desktop/VHDL Design (IL1331)/LABORATIONER/Lab1/FPGA_design/alu.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569936593007 "|ALU|Clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1569936593007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1569936593010 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1569936593010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1569936593010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1569936593010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1569936593476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 01 15:29:53 2019 " "Processing ended: Tue Oct 01 15:29:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1569936593476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1569936593476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1569936593476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1569936593476 ""}
