/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [25:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  reg [3:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  reg [7:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [2:0] celloutsig_0_91z;
  wire [14:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_9z[2] ? celloutsig_0_18z[5] : celloutsig_0_5z[7];
  assign celloutsig_1_16z = celloutsig_1_14z ? celloutsig_1_7z[4] : celloutsig_1_12z[0];
  assign celloutsig_0_4z = ~((celloutsig_0_2z | in_data[94]) & celloutsig_0_3z[0]);
  assign celloutsig_0_15z = ~((celloutsig_0_10z[5] | celloutsig_0_9z[6]) & celloutsig_0_0z[22]);
  assign celloutsig_0_16z = ~((celloutsig_0_11z | celloutsig_0_13z[6]) & celloutsig_0_4z);
  assign celloutsig_1_17z = celloutsig_1_6z[2] ^ celloutsig_1_1z;
  assign celloutsig_0_8z = ~(in_data[88] ^ celloutsig_0_2z);
  assign celloutsig_0_11z = ~(celloutsig_0_4z ^ celloutsig_0_7z);
  assign celloutsig_0_12z = ~(celloutsig_0_4z ^ celloutsig_0_8z);
  assign celloutsig_0_2z = ~(in_data[72] ^ celloutsig_0_0z[16]);
  assign celloutsig_0_3z = in_data[81:78] & { celloutsig_0_0z[8:6], celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_0z[16:9] & { celloutsig_0_9z[6:0], celloutsig_0_2z };
  assign celloutsig_0_17z = celloutsig_0_9z[12:1] & { in_data[9:7], celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_19z = { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_6z } & { celloutsig_0_17z[11:2], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_37z = { celloutsig_0_22z[4], celloutsig_0_20z } / { 1'h1, celloutsig_0_5z[5:0] };
  assign celloutsig_0_6z = { celloutsig_0_5z[5:0], celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[6:0] };
  assign celloutsig_0_91z = celloutsig_0_41z[3:1] / { 1'h1, celloutsig_0_19z[3:2] };
  assign celloutsig_1_2z = in_data[159:147] / { 1'h1, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[112:110], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } / { 1'h1, celloutsig_1_2z[9:5] };
  assign celloutsig_1_4z = celloutsig_1_2z[4:2] === celloutsig_1_0z[5:3];
  assign celloutsig_1_5z = celloutsig_1_0z[7:4] === { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_6z[3:0], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z } === { celloutsig_1_2z[12:2], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_42z = ! { celloutsig_0_37z, celloutsig_0_39z };
  assign celloutsig_1_11z = ! { celloutsig_1_6z[3:1], celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_6z[7:3], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z } % { 1'h1, celloutsig_0_0z[14:1] };
  assign celloutsig_1_7z = { celloutsig_1_2z[11], celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, in_data[118:106] };
  assign celloutsig_0_13z = { celloutsig_0_0z[13:9], celloutsig_0_3z, celloutsig_0_11z } % { 1'h1, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[29:22] % { 1'h1, celloutsig_0_0z[16:10] };
  assign celloutsig_0_7z = ^ celloutsig_0_0z[24:5];
  assign celloutsig_0_90z = ^ { celloutsig_0_22z, celloutsig_0_44z };
  assign celloutsig_1_8z = ^ { celloutsig_1_2z[10:4], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_10z = ^ { in_data[165:149], celloutsig_1_9z };
  assign celloutsig_1_14z = ^ { in_data[167:161], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_19z = ^ { celloutsig_1_12z[3], celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_12z = in_data[153:150] >> { celloutsig_1_6z[3:1], celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_7z[13], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_10z } >> { celloutsig_1_2z[8:5], celloutsig_1_14z };
  assign celloutsig_0_20z = { celloutsig_0_5z[6:4], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_7z } >> in_data[8:3];
  assign celloutsig_0_22z = { celloutsig_0_9z[6:3], celloutsig_0_2z, celloutsig_0_2z } >> celloutsig_0_6z[5:0];
  assign celloutsig_1_0z = in_data[165:154] - in_data[157:146];
  assign celloutsig_1_18z = { in_data[159:154], celloutsig_1_6z } - { celloutsig_1_0z[10:9], celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_0_18z = celloutsig_0_13z[7:2] - { celloutsig_0_6z[5:1], celloutsig_0_8z };
  assign celloutsig_0_44z = ~((celloutsig_0_42z & celloutsig_0_8z) | celloutsig_0_37z[3]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[4] & in_data[102]) | in_data[176]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z[9] & celloutsig_1_2z[4]) | in_data[180]);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_0z = 26'h0000000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[41:16];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_41z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_41z = celloutsig_0_17z[3:0];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_5z = in_data[31:24];
  assign { out_data[139:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
