module Ivory.BSP.STM32.AF.F417 where

import Ivory.BSP.STM32.AF (AltFunctionDB)

afDB :: AltFunctionDB
afDB = [("A",[(0,[("ETH",11),("TRACE",0),("TIM2",1),("TIM5",2),("TIM8",3),("UART4",8),("USART2",7)]),(1,[("ETH",11),("TIM2",1),("TIM5",2),("UART4",8),("USART2",7)]),(10,[("DCMI",13),("TIM1",1),("USART1",7),("OTG_FS",10)]),(11,[("CAN1",9),("TIM1",1),("USART1",7),("OTG_FS",10)]),(12,[("CAN1",9),("TIM1",1),("USART1",7),("OTG_FS",10)]),(13,[("TRACE",0)]),(14,[("TRACE",0)]),(15,[("SPI3",6),("SPI1",5),("TRACE",0),("TIM2",1)]),(2,[("ETH",11),("TIM2",1),("TIM5",2),("TIM9",3),("USART2",7)]),(3,[("ETH",11),("TIM2",1),("TIM5",2),("TIM9",3),("USART2",7),("OTG_HS",10)]),(4,[("DCMI",13),("SPI3",6),("SPI1",5),("USART2",7),("OTG_HS_FS",12)]),(5,[("SPI1",5),("TIM2",1),("TIM8",3),("OTG_HS",10)]),(6,[("DCMI",13),("SPI1",5),("TIM13",9),("TIM1",1),("TIM3",2),("TIM8",3)]),(7,[("ETH",11),("SPI1",5),("TIM14",9),("TIM1",1),("TIM3",2),("TIM8",3)]),(8,[("I2C3",4),("MCO",0),("TIM1",1),("USART1",7),("OTG_FS",10)]),(9,[("DCMI",13),("I2C3",4),("TIM1",1),("USART1",7)])]),("B",[(0,[("ETH",11),("TIM1",1),("TIM3",2),("TIM8",3),("OTG_HS",10)]),(1,[("ETH",11),("TIM1",1),("TIM3",2),("TIM8",3),("OTG_HS",10)]),(10,[("ETH",11),("I2C2",4),("SPI2",5),("TIM2",1),("USART3",7),("OTG_HS",10)]),(11,[("ETH",11),("I2C2",4),("TIM2",1),("USART3",7),("OTG_HS",10)]),(12,[("CAN2",9),("ETH",11),("I2C2",4),("SPI2",5),("TIM1",1),("USART3",7),("OTG_HS_FS",12),("OTG_HS",10)]),(13,[("CAN2",9),("ETH",11),("SPI2",5),("TIM1",1),("USART3",7),("OTG_HS",10)]),(14,[("I2S2ext",6),("SPI2",5),("TIM12",9),("TIM1",1),("TIM8",3),("USART3",7),("OTG_HS_FS",12)]),(15,[("SPI2",5),("RTC_50Hz",0),("TIM12",9),("TIM1",1),("TIM8",3),("OTG_HS_FS",12)]),(3,[("SPI3",6),("SPI1",5),("TRACE",0),("TIM2",1)]),(4,[("I2S3ext",7),("SPI1",5),("SPI3",6),("TRACE",0),("TIM3",2)]),(5,[("CAN2",9),("DCMI",13),("ETH",11),("I2C1",4),("SPI3",6),("SPI1",5),("TIM3",2),("OTG_HS",10)]),(6,[("CAN2",9),("DCMI",13),("I2C1",4),("TIM4",2),("USART1",7)]),(7,[("DCMI",13),("FSMC",12),("I2C1",4),("TIM4",2),("USART1",7)]),(8,[("CAN1",9),("DCMI",13),("ETH",11),("I2C1",4),("SDIO",12),("TIM10",3),("TIM4",2)]),(9,[("CAN1",9),("DCMI",13),("I2C1",4),("SPI2",5),("SDIO",12),("TIM11",3),("TIM4",2)])]),("C",[(0,[("OTG_HS",10)]),(1,[("ETH",11)]),(10,[("DCMI",13),("SPI3",6),("SDIO",12),("UART4",8),("USART3",7)]),(11,[("DCMI",13),("I2S3ext",5),("SDIO",12),("SPI3",6),("UART4",8),("USART3",7)]),(12,[("DCMI",13),("SPI3",6),("SDIO",12),("UART5",8),("USART3",7)]),(13,[("TRACE",0)]),(14,[("TRACE",0)]),(15,[("TRACE",0)]),(2,[("ETH",11),("I2S2ext",6),("SPI2",5),("OTG_HS",10)]),(3,[("ETH",11),("SPI2",5),("OTG_HS",10)]),(4,[("ETH",11)]),(5,[("ETH",11)]),(6,[("DCMI",13),("SPI2",5),("SDIO",12),("TIM3",2),("TIM8",3),("USART6",8)]),(7,[("DCMI",13),("SPI3",6),("SDIO",12),("TIM3",2),("TIM8",3),("USART6",8)]),(8,[("DCMI",13),("SDIO",12),("TIM3",2),("TIM8",3),("USART6",8)]),(9,[("DCMI",13),("I2C3",4),("SPI1",5),("MCO",0),("SDIO",12),("TIM3",2),("TIM8",3)])]),("D",[(0,[("CAN1",9),("FSMC",12)]),(1,[("CAN1",9),("FSMC",12)]),(10,[("FSMC",12),("USART3",7)]),(11,[("FSMC",12),("USART3",7)]),(12,[("FSMC",12),("TIM4",2),("USART3",7)]),(13,[("FSMC",12),("TIM4",2)]),(14,[("FSMC",12),("TIM4",2)]),(15,[("FSMC",12),("TIM4",2)]),(2,[("DCMI",13),("SDIO",12),("TIM3",2),("UART5",8)]),(3,[("FSMC",12),("USART2",7)]),(4,[("FSMC",12),("USART2",7)]),(5,[("FSMC",12),("USART2",7)]),(6,[("FSMC",12),("USART2",7)]),(7,[("FSMC",12),("USART2",7)]),(8,[("FSMC",12),("USART3",7)]),(9,[("FSMC",12),("USART3",7)])]),("E",[(0,[("DCMI",13),("FSMC",12),("TIM4",2)]),(1,[("DCMI",13),("FSMC",12)]),(10,[("FSMC",12),("TIM1",1)]),(11,[("FSMC",12),("TIM1",1)]),(12,[("FSMC",12),("TIM1",1)]),(13,[("FSMC",12),("TIM1",1)]),(14,[("FSMC",12),("TIM1",1)]),(15,[("FSMC",12),("TIM1",1)]),(2,[("ETH",11),("FSMC",12),("TRACE",0)]),(3,[("FSMC",12),("TRACE",0)]),(4,[("DCMI",13),("FSMC",12),("TRACE",0)]),(5,[("DCMI",13),("FSMC",12),("TRACE",0),("TIM9",3)]),(6,[("DCMI",13),("FSMC",12),("TRACE",0),("TIM9",3)]),(7,[("FSMC",12),("TIM1",1)]),(8,[("FSMC",12),("TIM1",1)]),(9,[("FSMC",12),("TIM1",1)])]),("F",[(0,[("FSMC",12),("I2C2",4)]),(1,[("FSMC",12),("I2C2",4)]),(10,[("FSMC",12)]),(11,[("DCMI",13)]),(12,[("FSMC",12)]),(13,[("FSMC",12)]),(14,[("FSMC",12)]),(15,[("FSMC",12)]),(2,[("FSMC",12),("I2C2",4)]),(3,[("FSMC",12)]),(4,[("FSMC",12)]),(5,[("FSMC",12)]),(6,[("FSMC",12),("TIM10",3)]),(7,[("FSMC",12),("TIM11",3)]),(8,[("FSMC",12),("TIM13",9)]),(9,[("FSMC",12),("TIM14",9)])]),("G",[(0,[("FSMC",12)]),(1,[("FSMC",12)]),(10,[("FSMC",12)]),(11,[("ETH",11),("FSMC",12)]),(12,[("FSMC",12),("USART6",8)]),(13,[("ETH",11),("FSMC",12),("USART6",8)]),(14,[("ETH",11),("FSMC",12),("USART6",8)]),(15,[("DCMI",13),("USART6",8)]),(2,[("FSMC",12)]),(3,[("FSMC",12)]),(4,[("FSMC",12)]),(5,[("FSMC",12)]),(6,[("FSMC",12)]),(7,[("FSMC",12),("USART6",8)]),(8,[("ETH",11),("USART6",8)]),(9,[("FSMC",12),("USART6",8)])]),("H",[(0,[("TRACE",0)]),(1,[("TRACE",0)]),(10,[("DCMI",13),("TIM5",2)]),(11,[("DCMI",13),("TIM5",2)]),(12,[("DCMI",13),("TIM5",2)]),(13,[("CAN1",9),("TIM8",3)]),(14,[("DCMI",13),("TIM8",3)]),(15,[("DCMI",13),("TIM8",3)]),(2,[("ETH",11)]),(3,[("ETH",11)]),(4,[("I2C2",4),("OTG_HS",10)]),(5,[("I2C2",4)]),(6,[("ETH",11),("I2C2",4),("TIM12",9)]),(7,[("ETH",11),("I2C3",4)]),(8,[("DCMI",13),("I2C3",4)]),(9,[("DCMI",13),("I2C3",4),("TIM12",9)])]),("I",[(0,[("DCMI",13),("SPI2",5),("TIM5",2)]),(1,[("DCMI",13),("SPI2",5)]),(10,[("ETH",11)]),(11,[("OTG_HS",10)]),(2,[("DCMI",13),("I2S2ext",6),("SPI2",5),("TIM8",3)]),(3,[("DCMI",13),("SPI2",5),("TIM8",3)]),(4,[("DCMI",13),("TIM8",3)]),(5,[("DCMI",13),("TIM8",3)]),(6,[("DCMI",13),("TIM8",3)]),(7,[("DCMI",13),("TIM8",3)]),(8,[("TRACE",0)]),(9,[("CAN1",9)])])]
