<def f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='51' ll='62'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='65' c='llvm::VReg2SUnitOperIdx'/>
<size>16</size>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='50'>/// An individual mapping from virtual register number to SUnit.</doc>
<mbr r='llvm::VReg2SUnit::VirtReg' o='0' t='unsigned int'/>
<mbr r='llvm::VReg2SUnit::LaneMask' o='32' t='llvm::LaneBitmask'/>
<mbr r='llvm::VReg2SUnit::SU' o='64' t='llvm::SUnit *'/>
<fun r='_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE'/>
<fun r='_ZNK4llvm10VReg2SUnit17getSparseSetIndexEv'/>
