
*** Running vivado
    with args -log nnp_stream_bd_mmult_zero_copy_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nnp_stream_bd_mmult_zero_copy_1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source nnp_stream_bd_mmult_zero_copy_1_0.tcl -notrace
Command: synth_design -top nnp_stream_bd_mmult_zero_copy_1_0 -part xc7z100ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 486.309 ; gain = 41.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nnp_stream_bd_mmult_zero_copy_1_0' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ip/nnp_stream_bd_mmult_zero_copy_1_0/synth/nnp_stream_bd_mmult_zero_copy_1_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:12]
	Parameter ap_ST_fsm_state1 bound to: 30'b000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 30'b000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 30'b000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 30'b000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 30'b000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 30'b000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 30'b000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 30'b000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 30'b000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 30'b000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 30'b000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 30'b000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 30'b000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 30'b000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 30'b000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 30'b000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 30'b000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 30'b000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 30'b000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 30'b000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 30'b000000000100000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 30'b000000001000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 30'b000000010000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 30'b000000100000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 30'b000001000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 30'b000010000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 30'b000100000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 30'b001000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 30'b010000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 30'b100000000000000000000000000000 
	Parameter C_M_AXI_IN1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN1_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IN1_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IN1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_IN1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_IN1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IN2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN2_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IN2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IN2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_IN2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_IN2_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_OUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_IN1_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_IN2_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_OUT_R_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:381]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in1_m_axi' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in1_m_axi_throttl' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in1_m_axi_throttl' (1#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in1_m_axi_write' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:1696]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in1_m_axi_fifo' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in1_m_axi_fifo' (2#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in1_m_axi_reg_slice' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in1_m_axi_reg_slice' (3#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in1_m_axi_fifo__parameterized0' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in1_m_axi_fifo__parameterized0' (3#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in1_m_axi_buffer' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in1_m_axi_buffer' (4#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in1_m_axi_fifo__parameterized1' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in1_m_axi_fifo__parameterized1' (4#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in1_m_axi_fifo__parameterized2' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in1_m_axi_fifo__parameterized2' (4#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:2063]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in1_m_axi_write' (5#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:1696]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in1_m_axi_read' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:899]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in1_m_axi_buffer__parameterized0' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in1_m_axi_buffer__parameterized0' (5#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in1_m_axi_reg_slice__parameterized0' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in1_m_axi_reg_slice__parameterized0' (5#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:1247]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in1_m_axi_read' (6#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:899]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in1_m_axi' (7#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in2_m_axi' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in2_m_axi_throttl' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in2_m_axi_throttl' (8#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in2_m_axi_write' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:1696]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in2_m_axi_fifo' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in2_m_axi_fifo' (9#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in2_m_axi_reg_slice' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in2_m_axi_reg_slice' (10#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in2_m_axi_fifo__parameterized0' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in2_m_axi_fifo__parameterized0' (10#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in2_m_axi_buffer' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in2_m_axi_buffer' (11#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in2_m_axi_fifo__parameterized1' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in2_m_axi_fifo__parameterized1' (11#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in2_m_axi_fifo__parameterized2' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in2_m_axi_fifo__parameterized2' (11#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:2063]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in2_m_axi_write' (12#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:1696]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in2_m_axi_read' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:899]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in2_m_axi_buffer__parameterized0' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in2_m_axi_buffer__parameterized0' (12#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_in2_m_axi_reg_slice__parameterized0' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in2_m_axi_reg_slice__parameterized0' (12#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:1247]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in2_m_axi_read' (13#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:899]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_in2_m_axi' (14#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_out_r_m_axi' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_throttl' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_throttl' (15#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_write' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:1696]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_fifo' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_fifo' (16#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_reg_slice' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_reg_slice' (17#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_fifo__parameterized0' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_fifo__parameterized0' (17#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_buffer' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_buffer' (18#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_fifo__parameterized1' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_fifo__parameterized1' (18#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_fifo__parameterized2' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_fifo__parameterized2' (18#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:2063]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_write' (19#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:1696]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_read' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:899]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_buffer__parameterized0' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_buffer__parameterized0' (19#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_reg_slice__parameterized0' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_reg_slice__parameterized0' (19#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:1247]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_out_r_m_axi_read' (20#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:899]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_out_r_m_axi' (21#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_lbkb' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_lbkb.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a1_mmult_zero_copy_lbkb_ram' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_lbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_lbkb.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_lbkb_ram' (22#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_lbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy_lbkb' (23#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_lbkb.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:1871]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:1873]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:1875]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:1877]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:1879]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:1881]
INFO: [Synth 8-6155] done synthesizing module 'a1_mmult_zero_copy' (24#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:12]
INFO: [Synth 8-6155] done synthesizing module 'nnp_stream_bd_mmult_zero_copy_1_0' (25#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ip/nnp_stream_bd_mmult_zero_copy_1_0/synth/nnp_stream_bd_mmult_zero_copy_1_0.v:59]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_lbkb has unconnected port reset
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_out_r_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in2_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design a1_mmult_zero_copy_in1_m_axi_write has unconnected port wdata_user[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 572.613 ; gain = 127.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 572.613 ; gain = 127.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 572.613 ; gain = 127.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ip/nnp_stream_bd_mmult_zero_copy_1_0/constraints/a1_mmult_zero_copy_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ip/nnp_stream_bd_mmult_zero_copy_1_0/constraints/a1_mmult_zero_copy_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.runs/nnp_stream_bd_mmult_zero_copy_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.runs/nnp_stream_bd_mmult_zero_copy_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1044.805 ; gain = 4.281
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1044.805 ; gain = 600.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1044.805 ; gain = 600.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.runs/nnp_stream_bd_mmult_zero_copy_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1044.805 ; gain = 600.137
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a1_mmult_zero_copy_in1_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:506]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:519]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a1_mmult_zero_copy_in1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a1_mmult_zero_copy_in2_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:506]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:519]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a1_mmult_zero_copy_in2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a1_mmult_zero_copy_out_r_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:506]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:519]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a1_mmult_zero_copy_out_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'in2_addr_reg_808_reg[31:30]' into 'out_addr_reg_802_reg[31:30]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:1975]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_cast_reg_870_reg' and it is trimmed from '8' to '6' bits. [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:1247]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_27_reg_955_reg' and it is trimmed from '14' to '12' bits. [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:1306]
WARNING: [Synth 8-3936] Found unconnected internal register 'j5_cast_cast_reg_884_reg' and it is trimmed from '13' to '12' bits. [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:1296]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_19_reg_827_reg' and it is trimmed from '14' to '12' bits. [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:1256]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_22_reg_855_reg' and it is trimmed from '14' to '12' bits. [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:1265]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a1_mmult_zero_copy_in1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a1_mmult_zero_copy_in1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a1_mmult_zero_copy_in2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a1_mmult_zero_copy_in2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a1_mmult_zero_copy_out_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a1_mmult_zero_copy_out_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1044.805 ; gain = 600.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 24    
	   2 Input     31 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 6     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 24    
	   2 Input      6 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 24    
+---Registers : 
	               64 Bit    Registers := 18    
	               36 Bit    Registers := 9     
	               35 Bit    Registers := 9     
	               34 Bit    Registers := 6     
	               32 Bit    Registers := 64    
	               31 Bit    Registers := 8     
	               30 Bit    Registers := 3     
	               20 Bit    Registers := 6     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 12    
	                8 Bit    Registers := 27    
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 155   
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	             128K Bit         RAMs := 3     
	               9K Bit         RAMs := 3     
	               8K Bit         RAMs := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     36 Bit        Muxes := 3     
	   2 Input     35 Bit        Muxes := 3     
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 24    
	   2 Input     30 Bit        Muxes := 1     
	  31 Input     30 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 7     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 33    
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 115   
	   3 Input      2 Bit        Muxes := 27    
	   5 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 174   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module a1_mmult_zero_copy_in1_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module a1_mmult_zero_copy_in1_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in1_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in1_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in1_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in1_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in1_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in1_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module a1_mmult_zero_copy_in1_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in1_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in1_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module a1_mmult_zero_copy_in2_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module a1_mmult_zero_copy_in2_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in2_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in2_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in2_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in2_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in2_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in2_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module a1_mmult_zero_copy_in2_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in2_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_in2_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module a1_mmult_zero_copy_out_r_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module a1_mmult_zero_copy_out_r_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_out_r_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_out_r_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_out_r_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_out_r_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_out_r_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_out_r_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module a1_mmult_zero_copy_out_r_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_out_r_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a1_mmult_zero_copy_out_r_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module a1_mmult_zero_copy_lbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module a1_mmult_zero_copy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     31 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 19    
	               31 Bit    Registers := 8     
	               30 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	  31 Input     30 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in1_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_in2_m_axi.v:456]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy_out_r_m_axi.v:456]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:1967]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:1955]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_786_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/771d/hdl/verilog/a1_mmult_zero_copy.v:698]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp_fu_375_p2, operation Mode is: A*B.
DSP Report: operator tmp_fu_375_p2 is absorbed into DSP tmp_fu_375_p2.
DSP Report: operator tmp_fu_375_p2 is absorbed into DSP tmp_fu_375_p2.
DSP Report: Generating DSP tmp_reg_786_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_reg_786_reg is absorbed into DSP tmp_reg_786_reg.
DSP Report: operator tmp_fu_375_p2 is absorbed into DSP tmp_reg_786_reg.
DSP Report: operator tmp_fu_375_p2 is absorbed into DSP tmp_reg_786_reg.
DSP Report: Generating DSP tmp_fu_375_p2, operation Mode is: A*B.
DSP Report: operator tmp_fu_375_p2 is absorbed into DSP tmp_fu_375_p2.
DSP Report: operator tmp_fu_375_p2 is absorbed into DSP tmp_fu_375_p2.
DSP Report: Generating DSP tmp_reg_786_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_reg_786_reg is absorbed into DSP tmp_reg_786_reg.
DSP Report: operator tmp_fu_375_p2 is absorbed into DSP tmp_reg_786_reg.
DSP Report: operator tmp_fu_375_p2 is absorbed into DSP tmp_reg_786_reg.
DSP Report: Generating DSP tmp_5_fu_693_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_5_fu_693_p2.
DSP Report: operator tmp_5_fu_693_p2 is absorbed into DSP tmp_5_fu_693_p2.
DSP Report: operator tmp_5_fu_693_p2 is absorbed into DSP tmp_5_fu_693_p2.
DSP Report: Generating DSP tmp_5_reg_932_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_5_reg_932_reg is absorbed into DSP tmp_5_reg_932_reg.
DSP Report: operator tmp_5_fu_693_p2 is absorbed into DSP tmp_5_reg_932_reg.
DSP Report: operator tmp_5_fu_693_p2 is absorbed into DSP tmp_5_reg_932_reg.
DSP Report: Generating DSP tmp_5_fu_693_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_5_fu_693_p2.
DSP Report: register A is absorbed into DSP tmp_5_fu_693_p2.
DSP Report: operator tmp_5_fu_693_p2 is absorbed into DSP tmp_5_fu_693_p2.
DSP Report: operator tmp_5_fu_693_p2 is absorbed into DSP tmp_5_fu_693_p2.
DSP Report: Generating DSP tmp_5_reg_932_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_5_reg_932_reg.
DSP Report: register tmp_5_reg_932_reg is absorbed into DSP tmp_5_reg_932_reg.
DSP Report: operator tmp_5_fu_693_p2 is absorbed into DSP tmp_5_reg_932_reg.
DSP Report: operator tmp_5_fu_693_p2 is absorbed into DSP tmp_5_reg_932_reg.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_out_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mmult_zero_copy_in2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_out_r_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/mmult_zero_copy_out_r_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_out_r_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/mmult_zero_copy_out_r_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/mmult_zero_copy_in1_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/mmult_zero_copy_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/mmult_zero_copy_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/mmult_zero_copy_out_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[32]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[33]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[34]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[35]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[0]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[1]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[2]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[3]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[4]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[5]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[6]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[7]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[8]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[9]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[10]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[11]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[12]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[12]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[13]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[13]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[14]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[15]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[16]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[17]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[18]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[19]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[20]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[21]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[22]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[23]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[24]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[25]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[26]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[27]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[28]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[29]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]' (FDRE) to 'inst/mmult_zero_copy_in2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[30]' (FD) to 'inst/mmult_zero_copy_in2_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[32]' (FD) to 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[33]' (FD) to 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[34]' (FD) to 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]' (FDRE) to 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[35]' (FD) to 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]' (FDRE) to 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[0]' (FD) to 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]' (FDRE) to 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[1]' (FD) to 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]' (FDRE) to 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[2]' (FD) to 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]' (FDRE) to 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[3]' (FD) to 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]' (FDRE) to 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[4]' (FD) to 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]' (FDRE) to 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[5]' (FD) to 'inst/mmult_zero_copy_in1_m_axi_U/i_5_2/bus_write/buff_wdata/q_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]' (FDRE) to 'inst/mmult_zero_copy_in1_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[31]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[3]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[2]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[1]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[0]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/full_n_reg) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/data_vld_reg) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/empty_n_reg) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/full_n_reg) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/s_ready_t_reg) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[61]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[60]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[59]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[58]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[57]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[56]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[55]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[54]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[53]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[52]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[51]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[50]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[49]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[48]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[47]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[46]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[45]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[44]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[43]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[42]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[41]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[40]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[39]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[38]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[37]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[36]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[35]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[34]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[28]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[27]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[26]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[25]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[24]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[23]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[22]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[21]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[20]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[19]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[18]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[17]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[16]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[15]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[14]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[13]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[12]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[11]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[10]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[9]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[8]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[7]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[6]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[5]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[4]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[3]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[2]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[1]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[0]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[29]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[2]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[1]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/pout_reg[0]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/empty_n_reg) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[62]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[61]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[60]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[59]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[58]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[57]) is unused and will be removed from module a1_mmult_zero_copy_in1_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1044.805 ; gain = 600.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|a1_mmult_zero_copy_in1_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|a1_mmult_zero_copy_in2_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|a1_mmult_zero_copy_out_r_m_axi_buffer:               | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|a1_mmult_zero_copy_lbkb_ram:                         | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|a1_mmult_zero_copy_lbkb_ram:                         | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|a1_mmult_zero_copy_lbkb_ram:                         | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+-----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|a1_mmult_zero_copy | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a1_mmult_zero_copy | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|a1_mmult_zero_copy | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|a1_mmult_zero_copy | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|a1_mmult_zero_copy | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|a1_mmult_zero_copy | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|a1_mmult_zero_copy | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|a1_mmult_zero_copy | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/mmult_zero_copy_in1_m_axi_U/i_5_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/mmult_zero_copy_in2_m_axi_U/i_5_6/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/mmult_zero_copy_out_r_m_axi_U/i_5_2/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_0/local_in1_U/a1_mmult_zero_copy_lbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_0/local_in1_U/a1_mmult_zero_copy_lbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_1/local_in2_U/a1_mmult_zero_copy_lbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_5_1/local_in2_U/a1_mmult_zero_copy_lbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 1066.953 ; gain = 622.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1112.520 ; gain = 667.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|a1_mmult_zero_copy_in1_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|a1_mmult_zero_copy_in2_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|a1_mmult_zero_copy_out_r_m_axi_buffer:               | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|a1_mmult_zero_copy_lbkb_ram:                         | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|a1_mmult_zero_copy_lbkb_ram:                         | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|a1_mmult_zero_copy_lbkb_ram:                         | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+-----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/mmult_zero_copy_in1_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/mmult_zero_copy_in2_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/mmult_zero_copy_out_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/local_in1_U/a1_mmult_zero_copy_lbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/local_in1_U/a1_mmult_zero_copy_lbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/local_in1_U/a1_mmult_zero_copy_lbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/local_in1_U/a1_mmult_zero_copy_lbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/local_in2_U/a1_mmult_zero_copy_lbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/local_in2_U/a1_mmult_zero_copy_lbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/local_in2_U/a1_mmult_zero_copy_lbkb_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/local_in2_U/a1_mmult_zero_copy_lbkb_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1122.910 ; gain = 678.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 1122.910 ; gain = 678.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 1122.910 ; gain = 678.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1122.910 ; gain = 678.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1122.910 ; gain = 678.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1122.910 ; gain = 678.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1122.910 ; gain = 678.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   239|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_3  |     1|
|5     |DSP48E1_5  |     1|
|6     |DSP48E1_6  |     1|
|7     |LUT1       |   120|
|8     |LUT2       |   395|
|9     |LUT3       |   380|
|10    |LUT4       |   520|
|11    |LUT5       |   128|
|12    |LUT6       |   231|
|13    |RAMB18E1   |     3|
|14    |RAMB36E1   |     8|
|15    |RAMB36E1_1 |     4|
|16    |SRL16E     |   192|
|17    |FDRE       |  2725|
|18    |FDSE       |     6|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------------------------------------+------+
|      |Instance                            |Module                                                   |Cells |
+------+------------------------------------+---------------------------------------------------------+------+
|1     |top                                 |                                                         |  4957|
|2     |  inst                              |a1_mmult_zero_copy                                       |  4957|
|3     |    local_in1_U                     |a1_mmult_zero_copy_lbkb                                  |    25|
|4     |      a1_mmult_zero_copy_lbkb_ram_U |a1_mmult_zero_copy_lbkb_ram_7                            |    25|
|5     |    local_in2_U                     |a1_mmult_zero_copy_lbkb_0                                |    25|
|6     |      a1_mmult_zero_copy_lbkb_ram_U |a1_mmult_zero_copy_lbkb_ram_6                            |    25|
|7     |    local_out_U                     |a1_mmult_zero_copy_lbkb_1                                |    17|
|8     |      a1_mmult_zero_copy_lbkb_ram_U |a1_mmult_zero_copy_lbkb_ram                              |    17|
|9     |    mmult_zero_copy_in1_m_axi_U     |a1_mmult_zero_copy_in1_m_axi                             |  1213|
|10    |      bus_read                      |a1_mmult_zero_copy_in1_m_axi_read                        |  1210|
|11    |        buff_rdata                  |a1_mmult_zero_copy_in1_m_axi_buffer__parameterized0      |   174|
|12    |        fifo_rctl                   |a1_mmult_zero_copy_in1_m_axi_fifo__parameterized1        |    68|
|13    |        fifo_rreq                   |a1_mmult_zero_copy_in1_m_axi_fifo__parameterized0        |   186|
|14    |        rs_rdata                    |a1_mmult_zero_copy_in1_m_axi_reg_slice__parameterized0   |   168|
|15    |        rs_rreq                     |a1_mmult_zero_copy_in1_m_axi_reg_slice_5                 |   200|
|16    |      bus_write                     |a1_mmult_zero_copy_in1_m_axi_write                       |     3|
|17    |        rs_wreq                     |a1_mmult_zero_copy_in1_m_axi_reg_slice                   |     3|
|18    |    mmult_zero_copy_in2_m_axi_U     |a1_mmult_zero_copy_in2_m_axi                             |  1195|
|19    |      bus_read                      |a1_mmult_zero_copy_in2_m_axi_read                        |  1192|
|20    |        buff_rdata                  |a1_mmult_zero_copy_in2_m_axi_buffer__parameterized0      |   174|
|21    |        fifo_rctl                   |a1_mmult_zero_copy_in2_m_axi_fifo__parameterized1        |    68|
|22    |        fifo_rreq                   |a1_mmult_zero_copy_in2_m_axi_fifo__parameterized0        |   186|
|23    |        rs_rdata                    |a1_mmult_zero_copy_in2_m_axi_reg_slice__parameterized0   |   149|
|24    |        rs_rreq                     |a1_mmult_zero_copy_in2_m_axi_reg_slice_4                 |   201|
|25    |      bus_write                     |a1_mmult_zero_copy_in2_m_axi_write                       |     3|
|26    |        rs_wreq                     |a1_mmult_zero_copy_in2_m_axi_reg_slice                   |     3|
|27    |    mmult_zero_copy_out_r_m_axi_U   |a1_mmult_zero_copy_out_r_m_axi                           |  1241|
|28    |      bus_read                      |a1_mmult_zero_copy_out_r_m_axi_read                      |    45|
|29    |        buff_rdata                  |a1_mmult_zero_copy_out_r_m_axi_buffer__parameterized0    |    32|
|30    |        fifo_rreq                   |a1_mmult_zero_copy_out_r_m_axi_fifo__parameterized0_2    |     2|
|31    |        rs_rdata                    |a1_mmult_zero_copy_out_r_m_axi_reg_slice__parameterized0 |     6|
|32    |        rs_rreq                     |a1_mmult_zero_copy_out_r_m_axi_reg_slice_3               |     4|
|33    |      bus_write                     |a1_mmult_zero_copy_out_r_m_axi_write                     |  1177|
|34    |        buff_wdata                  |a1_mmult_zero_copy_out_r_m_axi_buffer                    |   187|
|35    |        \bus_equal_gen.fifo_burst   |a1_mmult_zero_copy_out_r_m_axi_fifo                      |    67|
|36    |        fifo_resp                   |a1_mmult_zero_copy_out_r_m_axi_fifo__parameterized1      |    28|
|37    |        fifo_resp_to_user           |a1_mmult_zero_copy_out_r_m_axi_fifo__parameterized2      |    19|
|38    |        fifo_wreq                   |a1_mmult_zero_copy_out_r_m_axi_fifo__parameterized0      |   186|
|39    |        rs_wreq                     |a1_mmult_zero_copy_out_r_m_axi_reg_slice                 |   239|
|40    |      wreq_throttl                  |a1_mmult_zero_copy_out_r_m_axi_throttl                   |    19|
+------+------------------------------------+---------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1122.910 ; gain = 678.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2090 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1122.910 ; gain = 206.051
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1122.910 ; gain = 678.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
359 Infos, 311 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1128.113 ; gain = 683.445
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'E:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.runs/nnp_stream_bd_mmult_zero_copy_1_0_synth_1/nnp_stream_bd_mmult_zero_copy_1_0.dcp' has been generated.
