# aclk {FREQ_HZ 249975000 CLK_DOMAIN design_2_zynq_ultra_ps_e_0_0_pl_clk0 PHASE 0.000}
# Clock Domain: design_2_zynq_ultra_ps_e_0_0_pl_clk0
create_clock -name aclk -period 4.000 [get_ports aclk]
# Generated clocks
