
*** Running vivado
    with args -log top_circuit.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_circuit.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_circuit.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memC/memC.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memRes/memRes.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memB/memB.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memXi/memXi.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memA/memA.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memStep/memStep.dcp]
INFO: [Project 1-454] Reading design checkpoint '/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memA/memA.dcp' for cell 'mA'
INFO: [Project 1-454] Reading design checkpoint '/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memB/memB.dcp' for cell 'mB'
INFO: [Project 1-454] Reading design checkpoint '/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memC/memC.dcp' for cell 'mC'
INFO: [Project 1-454] Reading design checkpoint '/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memRes/memRes.dcp' for cell 'mR'
INFO: [Project 1-454] Reading design checkpoint '/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memStep/memStep.dcp' for cell 'mS'
INFO: [Project 1-454] Reading design checkpoint '/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memXi/memXi.dcp' for cell 'mX'
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/miguel/P2/P2.srcs/constrs_1/imports/vhdl_P2/Constraints.xdc]
Finished Parsing XDC File [/home/miguel/P2/P2.srcs/constrs_1/imports/vhdl_P2/Constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memC/memC.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memRes/memRes.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memB/memB.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memXi/memXi.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memA/memA.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/miguel/P2/P2.runs/impl_1/.Xil/Vivado-22151-M/memStep/memStep.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1345.000 ; gain = 57.016 ; free physical = 2348 ; free virtual = 12094
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1ca0971b0

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 222796e05

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1724.430 ; gain = 0.000 ; free physical = 1975 ; free virtual = 11721

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 222796e05

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1724.430 ; gain = 0.000 ; free physical = 1975 ; free virtual = 11721

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 409 unconnected nets.
INFO: [Opt 31-11] Eliminated 22 unconnected cells.
Phase 3 Sweep | Checksum: d0640bd8

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1724.430 ; gain = 0.000 ; free physical = 1975 ; free virtual = 11721

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 1 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 16b0b3362

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1724.430 ; gain = 0.000 ; free physical = 1974 ; free virtual = 11721

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1724.430 ; gain = 0.000 ; free physical = 1974 ; free virtual = 11721
Ending Logic Optimization Task | Checksum: 16b0b3362

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1724.430 ; gain = 0.000 ; free physical = 1974 ; free virtual = 11720

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 16b0b3362

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1891 ; free virtual = 11637
Ending Power Optimization Task | Checksum: 16b0b3362

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1942.492 ; gain = 218.062 ; free physical = 1891 ; free virtual = 11637
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1942.492 ; gain = 654.508 ; free physical = 1891 ; free virtual = 11637
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1891 ; free virtual = 11638
INFO: [Common 17-1381] The checkpoint '/home/miguel/P2/P2.runs/impl_1/top_circuit_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/miguel/P2/P2.runs/impl_1/top_circuit_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11635
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11635

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 108377d81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1889 ; free virtual = 11635

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 12d212f94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1889 ; free virtual = 11635

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 12d212f94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1889 ; free virtual = 11635
Phase 1 Placer Initialization | Checksum: 12d212f94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1889 ; free virtual = 11635

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1cfbeca1f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1887 ; free virtual = 11634

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cfbeca1f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1887 ; free virtual = 11634

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fad79b4f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1666de7c2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1666de7c2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1beee8088

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d0f35cb2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ba2633b1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ba2633b1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634
Phase 3 Detail Placement | Checksum: 1ba2633b1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.253. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17871a805

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634
Phase 4.1 Post Commit Optimization | Checksum: 17871a805

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17871a805

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17871a805

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13bb9d25b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13bb9d25b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634
Ending Placer Task | Checksum: 74a8ac59

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1887 ; free virtual = 11635
INFO: [Common 17-1381] The checkpoint '/home/miguel/P2/P2.runs/impl_1/top_circuit_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1888 ; free virtual = 11634
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1887 ; free virtual = 11634
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1887 ; free virtual = 11634
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 42c35b9 ConstDB: 0 ShapeSum: 707c76a0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1592c6fbd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1848 ; free virtual = 11595

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1592c6fbd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1848 ; free virtual = 11595

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1592c6fbd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1842 ; free virtual = 11589

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1592c6fbd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1842 ; free virtual = 11589
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 29934d81b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1834 ; free virtual = 11581
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.253  | TNS=0.000  | WHS=-0.165 | THS=-2.973 |

Phase 2 Router Initialization | Checksum: 20f9b54df

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1834 ; free virtual = 11581

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12ec3c4e8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1832 ; free virtual = 11579

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 11b8b99a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1832 ; free virtual = 11579
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.346  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 144055c52

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1832 ; free virtual = 11579
Phase 4 Rip-up And Reroute | Checksum: 144055c52

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1832 ; free virtual = 11579

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18d026c2f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1832 ; free virtual = 11579
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.425  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18d026c2f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1832 ; free virtual = 11579

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18d026c2f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1832 ; free virtual = 11579
Phase 5 Delay and Skew Optimization | Checksum: 18d026c2f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1832 ; free virtual = 11579

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c074ad40

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1832 ; free virtual = 11579
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.425  | TNS=0.000  | WHS=0.093  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f274d821

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1832 ; free virtual = 11579
Phase 6 Post Hold Fix | Checksum: 1f274d821

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1832 ; free virtual = 11579

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.257434 %
  Global Horizontal Routing Utilization  = 0.245055 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17d953d42

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1832 ; free virtual = 11579

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17d953d42

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1830 ; free virtual = 11577

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cc38821d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1830 ; free virtual = 11577

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.425  | TNS=0.000  | WHS=0.093  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: cc38821d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1830 ; free virtual = 11577
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1830 ; free virtual = 11577

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1830 ; free virtual = 11577
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1942.492 ; gain = 0.000 ; free physical = 1829 ; free virtual = 11578
INFO: [Common 17-1381] The checkpoint '/home/miguel/P2/P2.runs/impl_1/top_circuit_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/miguel/P2/P2.runs/impl_1/top_circuit_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/miguel/P2/P2.runs/impl_1/top_circuit_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file top_circuit_power_routed.rpt -pb top_circuit_power_summary_routed.pb -rpx top_circuit_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Nov  2 18:06:32 2017...
