# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vlib work
vcom -reportprogress 300 -work work /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/regn.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regn
# -- Compiling architecture behavior of regn
vcom -reportprogress 300 -work work /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity iir_filter
# -- Compiling architecture rtl of iir_filter
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(19): near ":": expecting: ';'
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(20): near ":": expecting: ';'
vcom -reportprogress 300 -work work /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity iir_filter
# -- Compiling architecture rtl of iir_filter
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(25): (vcom-1136) Unknown identifier "signed".
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(27): (vcom-1136) Unknown identifier "signed".
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(33): Signal "feedback" is type ieee.std_logic_1164.std_logic_vector; expecting type (error).
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(33): Signal "fbregout" is type ieee.std_logic_1164.std_logic_vector; expecting type (error).
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(38): Illegal target for signal assignment.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(38): (vcom-1136) Unknown identifier "r".
# ** Warning: [14] /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(42): Array length is 9; string literal length is 8.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(47): No feasible entries for infix operator "*".
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(47): Type error resolving infix expression "*" as type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(48): No feasible entries for infix operator "*".
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(48): Type error resolving infix expression "*" as type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(49): No feasible entries for infix operator "-".
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(49): Type error resolving infix expression "-" as type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(50): No feasible entries for infix operator "*".
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(50): Bad expression in left operand of infix expression "+".
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(50): Type error resolving infix expression "+" as type ieee.std_logic_1164.std_logic_vector.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(59): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity iir_filter
# -- Compiling architecture rtl of iir_filter
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(35): Signal "feedback" is type ieee.std_logic_1164.std_logic_vector; expecting type ieee.std_logic_arith.signed.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(35): Signal "fbregout" is type ieee.std_logic_1164.std_logic_vector; expecting type ieee.std_logic_arith.signed.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(40): Illegal target for signal assignment.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(40): (vcom-1136) Unknown identifier "r".
# ** Warning: [14] /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(44): Array length is 9; string literal length is 8.
# ** Warning: [14] /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(49): Length of expected is 8; length of actual is 16.
# ** Warning: [14] /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(50): Length of expected is 8; length of actual is 16.
# ** Warning: [14] /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(52): Length of expected is 9; length of actual is 16.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(61): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity iir_filter
# -- Compiling architecture rtl of iir_filter
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(40): Illegal target for signal assignment.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(40): (vcom-1136) Unknown identifier "r".
# ** Warning: [14] /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(44): Array length is 9; string literal length is 8.
# ** Warning: [14] /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(49): Length of expected is 8; length of actual is 16.
# ** Warning: [14] /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(50): Length of expected is 8; length of actual is 16.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(52): No feasible entries for infix operator "*".
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(52): Bad expression in left operand of infix expression "+".
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(52): Cannot resolve expression type of infix expression.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(52): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(61): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity iir_filter
# -- Compiling architecture rtl of iir_filter
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(40): Illegal target for signal assignment.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(40): (vcom-1136) Unknown identifier "r".
# ** Warning: [14] /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(41): Array length is 16; string literal length is 8.
# ** Warning: [14] /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(42): Array length is 16; string literal length is 8.
# ** Warning: [14] /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(44): Array length is 9; string literal length is 8.
# ** Warning: [14] /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(49): Length of expected is 16; length of actual is 24.
# ** Warning: [14] /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(50): Length of expected is 16; length of actual is 24.
# ** Warning: [14] /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(51): Length of expected is 8; length of actual is 16.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(52): No feasible entries for infix operator "*".
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(52): Bad expression in left operand of infix expression "+".
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(52): Cannot resolve expression type of infix expression.
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(52): Illegal type conversion to ieee.std_logic_1164.std_logic_vector (operand type is not known).
# ** Error: /home/isa34_2021_2022/Documents/isa/Lab1/VHDL/src/IIR_filter.vhd(61): VHDL Compiler exiting
