- ğŸ‘‹ Hi, Iâ€™m @Aditya892001
- ğŸ‘€ Iâ€™m interested in VLSI Design and Verification
- ğŸŒ± Iâ€™m currently learning Verilog HDL, SystemVerilog, UVM, FPGA, CMOS
- ğŸ’ï¸ Iâ€™m looking to collaborate on RTL Coding, Testbench and Testcase creation
- ğŸ“« How to reach me https://www.linkedin.com/in/aditya-remella-188875198/

<!---
Aditya892001/Aditya892001 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
