<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::I2C1::CR2 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1.html">I2C1</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html">CR2</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::I2C1::CR2 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Control register 2.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a9149293ccdaeb27bd7466fd918806692"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a9149293ccdaeb27bd7466fd918806692">PECBYTE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 26, 1 &gt;</td></tr>
<tr class="memdesc:a9149293ccdaeb27bd7466fd918806692"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet error checking byte.  <a href="#a9149293ccdaeb27bd7466fd918806692">More...</a><br /></td></tr>
<tr class="separator:a9149293ccdaeb27bd7466fd918806692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293a0d1cd060b81be1f6fc2fde39f5cb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a293a0d1cd060b81be1f6fc2fde39f5cb">AUTOEND</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 25, 1 &gt;</td></tr>
<tr class="memdesc:a293a0d1cd060b81be1f6fc2fde39f5cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Automatic end mode (master mode)  <a href="#a293a0d1cd060b81be1f6fc2fde39f5cb">More...</a><br /></td></tr>
<tr class="separator:a293a0d1cd060b81be1f6fc2fde39f5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae71a49eb70109264fbf322e3ad43afb1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#ae71a49eb70109264fbf322e3ad43afb1">RELOAD</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 24, 1 &gt;</td></tr>
<tr class="memdesc:ae71a49eb70109264fbf322e3ad43afb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">NBYTES reload mode.  <a href="#ae71a49eb70109264fbf322e3ad43afb1">More...</a><br /></td></tr>
<tr class="separator:ae71a49eb70109264fbf322e3ad43afb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db0b5c2859a37136986c1a6e9eea5e9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a0db0b5c2859a37136986c1a6e9eea5e9">NBYTES</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 16, 8 &gt;</td></tr>
<tr class="memdesc:a0db0b5c2859a37136986c1a6e9eea5e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes.  <a href="#a0db0b5c2859a37136986c1a6e9eea5e9">More...</a><br /></td></tr>
<tr class="separator:a0db0b5c2859a37136986c1a6e9eea5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ded7eff55fa47b0e81e881bb674ec3d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a5ded7eff55fa47b0e81e881bb674ec3d">NACK</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 15, 1 &gt;</td></tr>
<tr class="memdesc:a5ded7eff55fa47b0e81e881bb674ec3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">NACK generation (slave mode)  <a href="#a5ded7eff55fa47b0e81e881bb674ec3d">More...</a><br /></td></tr>
<tr class="separator:a5ded7eff55fa47b0e81e881bb674ec3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3881d4a2237bf50bd9f66abc8b2a8b06"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a3881d4a2237bf50bd9f66abc8b2a8b06">STOP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 14, 1 &gt;</td></tr>
<tr class="memdesc:a3881d4a2237bf50bd9f66abc8b2a8b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop generation (master mode)  <a href="#a3881d4a2237bf50bd9f66abc8b2a8b06">More...</a><br /></td></tr>
<tr class="separator:a3881d4a2237bf50bd9f66abc8b2a8b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9cd9989429085865deb56a230dc4509"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#ab9cd9989429085865deb56a230dc4509">START</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 13, 1 &gt;</td></tr>
<tr class="memdesc:ab9cd9989429085865deb56a230dc4509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start generation.  <a href="#ab9cd9989429085865deb56a230dc4509">More...</a><br /></td></tr>
<tr class="separator:ab9cd9989429085865deb56a230dc4509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669928e436a7335f773699aff0136159"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a669928e436a7335f773699aff0136159">HEAD10R</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 12, 1 &gt;</td></tr>
<tr class="memdesc:a669928e436a7335f773699aff0136159"><td class="mdescLeft">&#160;</td><td class="mdescRight">10-bit address header only read direction (master receiver mode)  <a href="#a669928e436a7335f773699aff0136159">More...</a><br /></td></tr>
<tr class="separator:a669928e436a7335f773699aff0136159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca786d2e299c8fb0ca95b2c13b9e9774"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#aca786d2e299c8fb0ca95b2c13b9e9774">ADD10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 11, 1 &gt;</td></tr>
<tr class="memdesc:aca786d2e299c8fb0ca95b2c13b9e9774"><td class="mdescLeft">&#160;</td><td class="mdescRight">10-bit addressing mode (master mode)  <a href="#aca786d2e299c8fb0ca95b2c13b9e9774">More...</a><br /></td></tr>
<tr class="separator:aca786d2e299c8fb0ca95b2c13b9e9774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a9198af12000654ce3046a877133a6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a26a9198af12000654ce3046a877133a6">RD_WRN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 10, 1 &gt;</td></tr>
<tr class="memdesc:a26a9198af12000654ce3046a877133a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer direction (master mode)  <a href="#a26a9198af12000654ce3046a877133a6">More...</a><br /></td></tr>
<tr class="separator:a26a9198af12000654ce3046a877133a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5642d65988e75633487926f75c2b4a1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#ab5642d65988e75633487926f75c2b4a1">SADD8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 8, 2 &gt;</td></tr>
<tr class="memdesc:ab5642d65988e75633487926f75c2b4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave address bit 9:8 (master mode)  <a href="#ab5642d65988e75633487926f75c2b4a1">More...</a><br /></td></tr>
<tr class="separator:ab5642d65988e75633487926f75c2b4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08965513b059a328dc1b016da5083d1b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a08965513b059a328dc1b016da5083d1b">SADD1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 1, 7 &gt;</td></tr>
<tr class="memdesc:a08965513b059a328dc1b016da5083d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave address bit 7:1 (master mode)  <a href="#a08965513b059a328dc1b016da5083d1b">More...</a><br /></td></tr>
<tr class="separator:a08965513b059a328dc1b016da5083d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7049c46ef638eee2890d0870c9c016f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#ab7049c46ef638eee2890d0870c9c016f">SADD0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 0, 1 &gt;</td></tr>
<tr class="memdesc:ab7049c46ef638eee2890d0870c9c016f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave address bit 0 (master mode)  <a href="#ab7049c46ef638eee2890d0870c9c016f">More...</a><br /></td></tr>
<tr class="separator:ab7049c46ef638eee2890d0870c9c016f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Control register 2. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a9149293ccdaeb27bd7466fd918806692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a9149293ccdaeb27bd7466fd918806692">STM32LIB::reg::I2C1::CR2::PECBYTE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 26, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Packet error checking byte. </p>

</div>
</div>
<a class="anchor" id="a293a0d1cd060b81be1f6fc2fde39f5cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a293a0d1cd060b81be1f6fc2fde39f5cb">STM32LIB::reg::I2C1::CR2::AUTOEND</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 25, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Automatic end mode (master mode) </p>

</div>
</div>
<a class="anchor" id="ae71a49eb70109264fbf322e3ad43afb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#ae71a49eb70109264fbf322e3ad43afb1">STM32LIB::reg::I2C1::CR2::RELOAD</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 24, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NBYTES reload mode. </p>

</div>
</div>
<a class="anchor" id="a0db0b5c2859a37136986c1a6e9eea5e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a0db0b5c2859a37136986c1a6e9eea5e9">STM32LIB::reg::I2C1::CR2::NBYTES</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 16, 8&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of bytes. </p>

</div>
</div>
<a class="anchor" id="a5ded7eff55fa47b0e81e881bb674ec3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a5ded7eff55fa47b0e81e881bb674ec3d">STM32LIB::reg::I2C1::CR2::NACK</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NACK generation (slave mode) </p>

</div>
</div>
<a class="anchor" id="a3881d4a2237bf50bd9f66abc8b2a8b06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a3881d4a2237bf50bd9f66abc8b2a8b06">STM32LIB::reg::I2C1::CR2::STOP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop generation (master mode) </p>

</div>
</div>
<a class="anchor" id="ab9cd9989429085865deb56a230dc4509"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#ab9cd9989429085865deb56a230dc4509">STM32LIB::reg::I2C1::CR2::START</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start generation. </p>

</div>
</div>
<a class="anchor" id="a669928e436a7335f773699aff0136159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a669928e436a7335f773699aff0136159">STM32LIB::reg::I2C1::CR2::HEAD10R</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10-bit address header only read direction (master receiver mode) </p>

</div>
</div>
<a class="anchor" id="aca786d2e299c8fb0ca95b2c13b9e9774"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#aca786d2e299c8fb0ca95b2c13b9e9774">STM32LIB::reg::I2C1::CR2::ADD10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10-bit addressing mode (master mode) </p>

</div>
</div>
<a class="anchor" id="a26a9198af12000654ce3046a877133a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a26a9198af12000654ce3046a877133a6">STM32LIB::reg::I2C1::CR2::RD_WRN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer direction (master mode) </p>

</div>
</div>
<a class="anchor" id="ab5642d65988e75633487926f75c2b4a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#ab5642d65988e75633487926f75c2b4a1">STM32LIB::reg::I2C1::CR2::SADD8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 8, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave address bit 9:8 (master mode) </p>

</div>
</div>
<a class="anchor" id="a08965513b059a328dc1b016da5083d1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#a08965513b059a328dc1b016da5083d1b">STM32LIB::reg::I2C1::CR2::SADD1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 1, 7&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave address bit 7:1 (master mode) </p>

</div>
</div>
<a class="anchor" id="ab7049c46ef638eee2890d0870c9c016f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html#ab7049c46ef638eee2890d0870c9c016f">STM32LIB::reg::I2C1::CR2::SADD0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40005404, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave address bit 0 (master mode) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
