

================================================================
== Vivado HLS Report for 'add_mac_header'
================================================================
* Date:           Wed Oct 14 13:19:43 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        macHeaderAdd_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     5.373|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.37>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%mw_writeLast_load = load i1* @mw_writeLast, align 1" [src/mac_header_add/mac_header_add.cpp:56]   --->   Operation 4 'load' 'mw_writeLast_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i8* @mw_prevWord_keep_V, align 1" [src/mac_header_add/mac_header_add.cpp:60]   --->   Operation 5 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %mw_writeLast_load, label %0, label %1" [src/mac_header_add/mac_header_add.cpp:56]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mw_state_load = load i2* @mw_state, align 1" [src/mac_header_add/mac_header_add.cpp:68]   --->   Operation 7 'load' 'mw_state_load' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%headWord_keep_V_load = load i8* @headWord_keep_V, align 1" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:89]   --->   Operation 8 'load' 'headWord_keep_V_load' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%headWord_last_V_load = load i1* @headWord_last_V, align 1" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:89]   --->   Operation 9 'load' 'headWord_last_V_load' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%dataLen_V_load = load i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:99]   --->   Operation 10 'load' 'dataLen_V_load' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dataLenW_load = load i1* @dataLenW, align 1" [src/mac_header_add/mac_header_add.cpp:144]   --->   Operation 11 'load' 'dataLenW_load' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.28ns)   --->   "switch i2 %mw_state_load, label %._crit_edge130.i [
    i2 0, label %2
    i2 1, label %4
    i2 -2, label %21
  ]" [src/mac_header_add/mac_header_add.cpp:68]   --->   Operation 12 'switch' <Predicate = (!mw_writeLast_load)> <Delay = 1.28>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i1P.i112P(i64* %dataIn_V_data_V, i8* %dataIn_V_keep_V, i1* %dataIn_V_last_V, i112* %dataIn_V_user_V, i32 1)" [src/mac_header_add/mac_header_add.cpp:117]   --->   Operation 13 'nbreadreq' 'tmp_7' <Predicate = (!mw_writeLast_load & mw_state_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [1/1] (1.28ns)   --->   "br i1 %tmp_7, label %22, label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:117]   --->   Operation 14 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2)> <Delay = 1.28>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_19 = call { i64, i8, i1, i112 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataIn_V_data_V, i8* %dataIn_V_keep_V, i1* %dataIn_V_last_V, i112* %dataIn_V_user_V)" [src/mac_header_add/mac_header_add.cpp:119]   --->   Operation 15 'read' 'empty_19' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i64, i8, i1, i112 } %empty_19, 0" [src/mac_header_add/mac_header_add.cpp:119]   --->   Operation 16 'extractvalue' 'tmp_data_V_4' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_keep_V_5 = extractvalue { i64, i8, i1, i112 } %empty_19, 1" [src/mac_header_add/mac_header_add.cpp:119]   --->   Operation 17 'extractvalue' 'tmp_keep_V_5' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = extractvalue { i64, i8, i1, i112 } %empty_19, 2" [src/mac_header_add/mac_header_add.cpp:119]   --->   Operation 18 'extractvalue' 'tmp_last_V_3' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i64 %tmp_data_V_4 to i16" [src/mac_header_add/mac_header_add.cpp:121]   --->   Operation 19 'trunc' 'tmp_15' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i8 %tmp_keep_V_5 to i2" [src/mac_header_add/mac_header_add.cpp:123]   --->   Operation 20 'trunc' 'tmp_16' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_keep_V_5, i32 2)" [src/mac_header_add/mac_header_add.cpp:124]   --->   Operation 21 'bitselect' 'tmp_17' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.83ns)   --->   "store i8 %tmp_keep_V_5, i8* @mw_prevWord_keep_V, align 8" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:126]   --->   Operation 22 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.83>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%tmp_6_i = icmp eq i8 %tmp_keep_V_5, -1" [src/mac_header_add/mac_header_add.cpp:127]   --->   Operation 23 'icmp' 'tmp_6_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_6_i, label %23, label %24" [src/mac_header_add/mac_header_add.cpp:127]   --->   Operation 24 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%tmp_i = icmp eq i8 %tmp_keep_V_5, 127" [src/mac_header_add/mac_header_add.cpp:129]   --->   Operation 25 'icmp' 'tmp_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %25, label %26" [src/mac_header_add/mac_header_add.cpp:129]   --->   Operation 26 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%tmp_12_i = icmp eq i8 %tmp_keep_V_5, 63" [src/mac_header_add/mac_header_add.cpp:131]   --->   Operation 27 'icmp' 'tmp_12_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_12_i, label %27, label %28" [src/mac_header_add/mac_header_add.cpp:131]   --->   Operation 28 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%tmp_16_i = icmp eq i8 %tmp_keep_V_5, 31" [src/mac_header_add/mac_header_add.cpp:133]   --->   Operation 29 'icmp' 'tmp_16_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_16_i, label %29, label %30" [src/mac_header_add/mac_header_add.cpp:133]   --->   Operation 30 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%tmp_20_i = icmp eq i8 %tmp_keep_V_5, 15" [src/mac_header_add/mac_header_add.cpp:135]   --->   Operation 31 'icmp' 'tmp_20_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_20_i, label %31, label %32" [src/mac_header_add/mac_header_add.cpp:135]   --->   Operation 32 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.78ns)   --->   "%tmp_24_i = icmp eq i8 %tmp_keep_V_5, 7" [src/mac_header_add/mac_header_add.cpp:137]   --->   Operation 33 'icmp' 'tmp_24_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_24_i, label %33, label %34" [src/mac_header_add/mac_header_add.cpp:137]   --->   Operation 34 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%tmp_28_i = icmp eq i8 %tmp_keep_V_5, 3" [src/mac_header_add/mac_header_add.cpp:139]   --->   Operation 35 'icmp' 'tmp_28_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i & !tmp_24_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp_28_i, label %35, label %36" [src/mac_header_add/mac_header_add.cpp:139]   --->   Operation 36 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i & !tmp_24_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.78ns)   --->   "%tmp_32_i = icmp eq i8 %tmp_keep_V_5, 1" [src/mac_header_add/mac_header_add.cpp:141]   --->   Operation 37 'icmp' 'tmp_32_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i & !tmp_24_i & !tmp_28_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.23ns)   --->   "br i1 %tmp_32_i, label %37, label %._crit_edge135.i" [src/mac_header_add/mac_header_add.cpp:141]   --->   Operation 38 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i & !tmp_24_i & !tmp_28_i)> <Delay = 1.23>
ST_1 : Operation 39 [1/1] (1.41ns)   --->   "%tmp_34_i = add i16 %dataLen_V_load, 1" [src/mac_header_add/mac_header_add.cpp:142]   --->   Operation 39 'add' 'tmp_34_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i & !tmp_24_i & !tmp_28_i & tmp_32_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.42ns)   --->   "store i16 %tmp_34_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:142]   --->   Operation 40 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i & !tmp_24_i & !tmp_28_i & tmp_32_i)> <Delay = 1.42>
ST_1 : Operation 41 [1/1] (1.23ns)   --->   "br label %._crit_edge135.i" [src/mac_header_add/mac_header_add.cpp:142]   --->   Operation 41 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i & !tmp_24_i & !tmp_28_i & tmp_32_i)> <Delay = 1.23>
ST_1 : Operation 42 [1/1] (1.41ns)   --->   "%tmp_31_i = add i16 %dataLen_V_load, 2" [src/mac_header_add/mac_header_add.cpp:140]   --->   Operation 42 'add' 'tmp_31_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i & !tmp_24_i & tmp_28_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.42ns)   --->   "store i16 %tmp_31_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:140]   --->   Operation 43 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i & !tmp_24_i & tmp_28_i)> <Delay = 1.42>
ST_1 : Operation 44 [1/1] (1.23ns)   --->   "br label %._crit_edge135.i" [src/mac_header_add/mac_header_add.cpp:140]   --->   Operation 44 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i & !tmp_24_i & tmp_28_i)> <Delay = 1.23>
ST_1 : Operation 45 [1/1] (1.41ns)   --->   "%tmp_27_i = add i16 %dataLen_V_load, 3" [src/mac_header_add/mac_header_add.cpp:138]   --->   Operation 45 'add' 'tmp_27_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i & tmp_24_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.42ns)   --->   "store i16 %tmp_27_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:138]   --->   Operation 46 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i & tmp_24_i)> <Delay = 1.42>
ST_1 : Operation 47 [1/1] (1.23ns)   --->   "br label %._crit_edge135.i" [src/mac_header_add/mac_header_add.cpp:138]   --->   Operation 47 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & !tmp_20_i & tmp_24_i)> <Delay = 1.23>
ST_1 : Operation 48 [1/1] (1.41ns)   --->   "%tmp_23_i = add i16 %dataLen_V_load, 4" [src/mac_header_add/mac_header_add.cpp:136]   --->   Operation 48 'add' 'tmp_23_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & tmp_20_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.42ns)   --->   "store i16 %tmp_23_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:136]   --->   Operation 49 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & tmp_20_i)> <Delay = 1.42>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "br label %._crit_edge135.i" [src/mac_header_add/mac_header_add.cpp:136]   --->   Operation 50 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & !tmp_16_i & tmp_20_i)> <Delay = 1.23>
ST_1 : Operation 51 [1/1] (1.41ns)   --->   "%tmp_19_i = add i16 %dataLen_V_load, 5" [src/mac_header_add/mac_header_add.cpp:134]   --->   Operation 51 'add' 'tmp_19_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & tmp_16_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.42ns)   --->   "store i16 %tmp_19_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:134]   --->   Operation 52 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & tmp_16_i)> <Delay = 1.42>
ST_1 : Operation 53 [1/1] (1.23ns)   --->   "br label %._crit_edge135.i" [src/mac_header_add/mac_header_add.cpp:134]   --->   Operation 53 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & !tmp_12_i & tmp_16_i)> <Delay = 1.23>
ST_1 : Operation 54 [1/1] (1.41ns)   --->   "%tmp_15_i = add i16 %dataLen_V_load, 6" [src/mac_header_add/mac_header_add.cpp:132]   --->   Operation 54 'add' 'tmp_15_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & tmp_12_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.42ns)   --->   "store i16 %tmp_15_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:132]   --->   Operation 55 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & tmp_12_i)> <Delay = 1.42>
ST_1 : Operation 56 [1/1] (1.23ns)   --->   "br label %._crit_edge135.i" [src/mac_header_add/mac_header_add.cpp:132]   --->   Operation 56 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & !tmp_i & tmp_12_i)> <Delay = 1.23>
ST_1 : Operation 57 [1/1] (1.41ns)   --->   "%tmp_11_i = add i16 %dataLen_V_load, 7" [src/mac_header_add/mac_header_add.cpp:130]   --->   Operation 57 'add' 'tmp_11_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & tmp_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.42ns)   --->   "store i16 %tmp_11_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:130]   --->   Operation 58 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & tmp_i)> <Delay = 1.42>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "br label %._crit_edge135.i" [src/mac_header_add/mac_header_add.cpp:130]   --->   Operation 59 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & !tmp_6_i & tmp_i)> <Delay = 1.23>
ST_1 : Operation 60 [1/1] (1.41ns)   --->   "%tmp_9_i = add i16 %dataLen_V_load, 8" [src/mac_header_add/mac_header_add.cpp:128]   --->   Operation 60 'add' 'tmp_9_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & tmp_6_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.42ns)   --->   "store i16 %tmp_9_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:128]   --->   Operation 61 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & tmp_6_i)> <Delay = 1.42>
ST_1 : Operation 62 [1/1] (1.23ns)   --->   "br label %._crit_edge135.i" [src/mac_header_add/mac_header_add.cpp:128]   --->   Operation 62 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & tmp_6_i)> <Delay = 1.23>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%dataLen_V_loc_15_i = phi i16 [ %tmp_9_i, %23 ], [ %tmp_11_i, %25 ], [ %tmp_15_i, %27 ], [ %tmp_19_i, %29 ], [ %tmp_23_i, %31 ], [ %tmp_27_i, %33 ], [ %tmp_31_i, %35 ], [ %tmp_34_i, %37 ], [ %dataLen_V_load, %36 ]" [src/mac_header_add/mac_header_add.cpp:128]   --->   Operation 63 'phi' 'dataLen_V_loc_15_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i)   --->   "%dataLenW_load_not_i = xor i1 %dataLenW_load, true" [src/mac_header_add/mac_header_add.cpp:144]   --->   Operation 64 'xor' 'dataLenW_load_not_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.09ns)   --->   "%tmp_35_i = icmp ugt i16 %dataLen_V_loc_15_i, 45" [src/mac_header_add/mac_header_add.cpp:144]   --->   Operation 65 'icmp' 'tmp_35_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond_i = and i1 %tmp_35_i, %dataLenW_load_not_i" [src/mac_header_add/mac_header_add.cpp:144]   --->   Operation 66 'and' 'or_cond_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.28ns)   --->   "br i1 %or_cond_i, label %38, label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:144]   --->   Operation 67 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 1.28>
ST_1 : Operation 68 [1/1] (1.28ns)   --->   "br label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:148]   --->   Operation 68 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & or_cond_i)> <Delay = 1.28>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i1P.i112P(i64* %dataIn_V_data_V, i8* %dataIn_V_keep_V, i1* %dataIn_V_last_V, i112* %dataIn_V_user_V, i32 1)" [src/mac_header_add/mac_header_add.cpp:87]   --->   Operation 69 'nbreadreq' 'tmp_6' <Predicate = (!mw_writeLast_load & mw_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 70 [1/1] (1.28ns)   --->   "br i1 %tmp_6, label %5, label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:87]   --->   Operation 70 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1)> <Delay = 1.28>
ST_1 : Operation 71 [1/1] (0.83ns)   --->   "store i8 %headWord_keep_V_load, i8* @mw_prevWord_keep_V, align 8" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:96]   --->   Operation 71 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6)> <Delay = 0.83>
ST_1 : Operation 72 [1/1] (0.78ns)   --->   "%tmp_5_i = icmp eq i8 %headWord_keep_V_load, -1" [src/mac_header_add/mac_header_add.cpp:98]   --->   Operation 72 'icmp' 'tmp_5_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %tmp_5_i, label %6, label %7" [src/mac_header_add/mac_header_add.cpp:98]   --->   Operation 73 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.78ns)   --->   "%tmp_8_i = icmp eq i8 %headWord_keep_V_load, 127" [src/mac_header_add/mac_header_add.cpp:100]   --->   Operation 74 'icmp' 'tmp_8_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_8_i, label %8, label %9" [src/mac_header_add/mac_header_add.cpp:100]   --->   Operation 75 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.78ns)   --->   "%tmp_10_i = icmp eq i8 %headWord_keep_V_load, 63" [src/mac_header_add/mac_header_add.cpp:102]   --->   Operation 76 'icmp' 'tmp_10_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %tmp_10_i, label %10, label %11" [src/mac_header_add/mac_header_add.cpp:102]   --->   Operation 77 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.78ns)   --->   "%tmp_14_i = icmp eq i8 %headWord_keep_V_load, 31" [src/mac_header_add/mac_header_add.cpp:104]   --->   Operation 78 'icmp' 'tmp_14_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %tmp_14_i, label %12, label %13" [src/mac_header_add/mac_header_add.cpp:104]   --->   Operation 79 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.78ns)   --->   "%tmp_18_i = icmp eq i8 %headWord_keep_V_load, 15" [src/mac_header_add/mac_header_add.cpp:106]   --->   Operation 80 'icmp' 'tmp_18_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_18_i, label %14, label %15" [src/mac_header_add/mac_header_add.cpp:106]   --->   Operation 81 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.78ns)   --->   "%tmp_22_i = icmp eq i8 %headWord_keep_V_load, 7" [src/mac_header_add/mac_header_add.cpp:108]   --->   Operation 82 'icmp' 'tmp_22_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %tmp_22_i, label %16, label %17" [src/mac_header_add/mac_header_add.cpp:108]   --->   Operation 83 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.78ns)   --->   "%tmp_26_i = icmp eq i8 %headWord_keep_V_load, 3" [src/mac_header_add/mac_header_add.cpp:110]   --->   Operation 84 'icmp' 'tmp_26_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i & !tmp_22_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %tmp_26_i, label %18, label %19" [src/mac_header_add/mac_header_add.cpp:110]   --->   Operation 85 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i & !tmp_22_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.78ns)   --->   "%tmp_30_i = icmp eq i8 %headWord_keep_V_load, 1" [src/mac_header_add/mac_header_add.cpp:112]   --->   Operation 86 'icmp' 'tmp_30_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i & !tmp_22_i & !tmp_26_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.28ns)   --->   "br i1 %tmp_30_i, label %20, label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:112]   --->   Operation 87 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i & !tmp_22_i & !tmp_26_i)> <Delay = 1.28>
ST_1 : Operation 88 [1/1] (1.41ns)   --->   "%tmp_33_i = add i16 %dataLen_V_load, 1" [src/mac_header_add/mac_header_add.cpp:113]   --->   Operation 88 'add' 'tmp_33_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i & !tmp_22_i & !tmp_26_i & tmp_30_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.42ns)   --->   "store i16 %tmp_33_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:113]   --->   Operation 89 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i & !tmp_22_i & !tmp_26_i & tmp_30_i)> <Delay = 1.42>
ST_1 : Operation 90 [1/1] (1.28ns)   --->   "br label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:113]   --->   Operation 90 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i & !tmp_22_i & !tmp_26_i & tmp_30_i)> <Delay = 1.28>
ST_1 : Operation 91 [1/1] (1.41ns)   --->   "%tmp_29_i = add i16 %dataLen_V_load, 2" [src/mac_header_add/mac_header_add.cpp:111]   --->   Operation 91 'add' 'tmp_29_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i & !tmp_22_i & tmp_26_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.42ns)   --->   "store i16 %tmp_29_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:111]   --->   Operation 92 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i & !tmp_22_i & tmp_26_i)> <Delay = 1.42>
ST_1 : Operation 93 [1/1] (1.28ns)   --->   "br label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:111]   --->   Operation 93 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i & !tmp_22_i & tmp_26_i)> <Delay = 1.28>
ST_1 : Operation 94 [1/1] (1.41ns)   --->   "%tmp_25_i = add i16 %dataLen_V_load, 3" [src/mac_header_add/mac_header_add.cpp:109]   --->   Operation 94 'add' 'tmp_25_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i & tmp_22_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (1.42ns)   --->   "store i16 %tmp_25_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:109]   --->   Operation 95 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i & tmp_22_i)> <Delay = 1.42>
ST_1 : Operation 96 [1/1] (1.28ns)   --->   "br label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:109]   --->   Operation 96 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & !tmp_18_i & tmp_22_i)> <Delay = 1.28>
ST_1 : Operation 97 [1/1] (1.41ns)   --->   "%tmp_21_i = add i16 %dataLen_V_load, 4" [src/mac_header_add/mac_header_add.cpp:107]   --->   Operation 97 'add' 'tmp_21_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & tmp_18_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (1.42ns)   --->   "store i16 %tmp_21_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:107]   --->   Operation 98 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & tmp_18_i)> <Delay = 1.42>
ST_1 : Operation 99 [1/1] (1.28ns)   --->   "br label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:107]   --->   Operation 99 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & !tmp_14_i & tmp_18_i)> <Delay = 1.28>
ST_1 : Operation 100 [1/1] (1.41ns)   --->   "%tmp_17_i = add i16 %dataLen_V_load, 5" [src/mac_header_add/mac_header_add.cpp:105]   --->   Operation 100 'add' 'tmp_17_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & tmp_14_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (1.42ns)   --->   "store i16 %tmp_17_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:105]   --->   Operation 101 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & tmp_14_i)> <Delay = 1.42>
ST_1 : Operation 102 [1/1] (1.28ns)   --->   "br label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:105]   --->   Operation 102 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & !tmp_10_i & tmp_14_i)> <Delay = 1.28>
ST_1 : Operation 103 [1/1] (1.41ns)   --->   "%tmp_13_i = add i16 %dataLen_V_load, 6" [src/mac_header_add/mac_header_add.cpp:103]   --->   Operation 103 'add' 'tmp_13_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & tmp_10_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (1.42ns)   --->   "store i16 %tmp_13_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:103]   --->   Operation 104 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & tmp_10_i)> <Delay = 1.42>
ST_1 : Operation 105 [1/1] (1.28ns)   --->   "br label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:103]   --->   Operation 105 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & !tmp_8_i & tmp_10_i)> <Delay = 1.28>
ST_1 : Operation 106 [1/1] (1.41ns)   --->   "%tmp_4_i = add i16 %dataLen_V_load, 7" [src/mac_header_add/mac_header_add.cpp:101]   --->   Operation 106 'add' 'tmp_4_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & tmp_8_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (1.42ns)   --->   "store i16 %tmp_4_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:101]   --->   Operation 107 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & tmp_8_i)> <Delay = 1.42>
ST_1 : Operation 108 [1/1] (1.28ns)   --->   "br label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:101]   --->   Operation 108 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & !tmp_5_i & tmp_8_i)> <Delay = 1.28>
ST_1 : Operation 109 [1/1] (1.41ns)   --->   "%tmp_7_i = add i16 %dataLen_V_load, 8" [src/mac_header_add/mac_header_add.cpp:99]   --->   Operation 109 'add' 'tmp_7_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & tmp_5_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (1.42ns)   --->   "store i16 %tmp_7_i, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:99]   --->   Operation 110 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & tmp_5_i)> <Delay = 1.42>
ST_1 : Operation 111 [1/1] (1.28ns)   --->   "br label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:99]   --->   Operation 111 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6 & tmp_5_i)> <Delay = 1.28>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i1P.i112P(i64* %dataIn_V_data_V, i8* %dataIn_V_keep_V, i1* %dataIn_V_last_V, i112* %dataIn_V_user_V, i32 1)" [src/mac_header_add/mac_header_add.cpp:71]   --->   Operation 112 'nbreadreq' 'tmp_5' <Predicate = (!mw_writeLast_load & mw_state_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 113 [1/1] (1.28ns)   --->   "br i1 %tmp_5, label %3, label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:71]   --->   Operation 113 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 0)> <Delay = 1.28>
ST_1 : Operation 114 [1/1] (1.42ns)   --->   "store i16 0, i16* @dataLen_V, align 2" [src/mac_header_add/mac_header_add.cpp:82]   --->   Operation 114 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 1.42>
ST_1 : Operation 115 [1/1] (1.28ns)   --->   "br label %._crit_edge130.i" [src/mac_header_add/mac_header_add.cpp:84]   --->   Operation 115 'br' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 1.28>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64* @mw_prevWord_data_V, align 8" [src/mac_header_add/mac_header_add.cpp:58]   --->   Operation 116 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_5 = load i64* @headWord_data_V, align 8" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:89]   --->   Operation 117 'load' 'p_Val2_5' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_6_i = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %p_Val2_s, i32 16, i32 63)" [src/mac_header_add/mac_header_add.cpp:120]   --->   Operation 118 'partselect' 'p_Result_6_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_8_i = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %p_Val2_1, i32 2, i32 7)" [src/mac_header_add/mac_header_add.cpp:122]   --->   Operation 119 'partselect' 'p_Result_8_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.33ns)   --->   "%tmp_last_V_4 = xor i1 %tmp_17, true" [src/mac_header_add/mac_header_add.cpp:124]   --->   Operation 120 'xor' 'tmp_last_V_4' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_44_i = call i73 @_ssdm_op_BitConcatenate.i73.i1.i2.i6.i16.i48(i1 %tmp_last_V_4, i2 %tmp_16, i6 %p_Result_8_i, i16 %tmp_15, i48 %p_Result_6_i)" [src/mac_header_add/mac_header_add.cpp:125]   --->   Operation 121 'bitconcatenate' 'tmp_44_i' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_343 = call i185 @_ssdm_op_PartSet.i185.i185.i73.i32.i32(i185 undef, i73 %tmp_44_i, i32 0, i32 72)" [src/mac_header_add/mac_header_add.cpp:125]   --->   Operation 122 'partset' 'tmp_343' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i185P(i185* @dataFifo_V, i185 %tmp_343)" [src/mac_header_add/mac_header_add.cpp:125]   --->   Operation 123 'write' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_2 : Operation 124 [1/1] (0.83ns)   --->   "store i64 %tmp_data_V_4, i64* @mw_prevWord_data_V, align 8" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:126]   --->   Operation 124 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7)> <Delay = 0.83>
ST_2 : Operation 125 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @dataLenFifo_V_V, i16 0)" [src/mac_header_add/mac_header_add.cpp:147]   --->   Operation 125 'write' <Predicate = (!mw_writeLast_load & mw_state_load == 2 & tmp_7 & or_cond_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i64 %p_Val2_5 to i16" [src/mac_header_add/mac_header_add.cpp:92]   --->   Operation 126 'trunc' 'tmp_14' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.83ns)   --->   "store i64 %p_Val2_5, i64* @mw_prevWord_data_V, align 8" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:96]   --->   Operation 127 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6)> <Delay = 0.83>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%empty = call { i64, i8, i1, i112 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataIn_V_data_V, i8* %dataIn_V_keep_V, i1* %dataIn_V_last_V, i112* %dataIn_V_user_V)" [src/mac_header_add/mac_header_add.cpp:73]   --->   Operation 128 'read' 'empty' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i64, i8, i1, i112 } %empty, 0" [src/mac_header_add/mac_header_add.cpp:73]   --->   Operation 129 'extractvalue' 'tmp_data_V' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i64, i8, i1, i112 } %empty, 1" [src/mac_header_add/mac_header_add.cpp:73]   --->   Operation 130 'extractvalue' 'tmp_keep_V' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i64, i8, i1, i112 } %empty, 2" [src/mac_header_add/mac_header_add.cpp:73]   --->   Operation 131 'extractvalue' 'tmp_last_V' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i64, i8, i1, i112 } %empty, 3" [src/mac_header_add/mac_header_add.cpp:73]   --->   Operation 132 'extractvalue' 'tmp_user_V' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "store i64 %tmp_data_V, i64* @headWord_data_V, align 8" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:73]   --->   Operation 133 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "store i8 %tmp_keep_V, i8* @headWord_keep_V, align 8" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:73]   --->   Operation 134 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "store i1 %tmp_last_V, i1* @headWord_last_V, align 1" [src/mac_header_add/mac_header_add.hpp:42->src/mac_header_add/mac_header_add.cpp:73]   --->   Operation 135 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%p_Val2_3 = trunc i112 %tmp_user_V to i48" [src/mac_header_add/mac_header_add.cpp:74]   --->   Operation 136 'trunc' 'p_Val2_3' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "store i48 %p_Val2_3, i48* @srcMacAddress_V_r, align 8" [src/mac_header_add/mac_header_add.cpp:74]   --->   Operation 137 'store' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_2_i = call i48 @_ssdm_op_PartSelect.i48.i112.i32.i32(i112 %tmp_user_V, i32 48, i32 95)" [src/mac_header_add/mac_header_add.cpp:75]   --->   Operation 138 'partselect' 'p_Result_2_i' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i112 %tmp_user_V to i16" [src/mac_header_add/mac_header_add.cpp:77]   --->   Operation 139 'trunc' 'tmp_13' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_42_i = call i73 @_ssdm_op_BitConcatenate.i73.i9.i16.i48(i9 255, i16 %tmp_13, i48 %p_Result_2_i)" [src/mac_header_add/mac_header_add.cpp:80]   --->   Operation 140 'bitconcatenate' 'tmp_42_i' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_123 = call i185 @_ssdm_op_PartSet.i185.i185.i73.i32.i32(i185 undef, i73 %tmp_42_i, i32 0, i32 72)" [src/mac_header_add/mac_header_add.cpp:80]   --->   Operation 141 'partset' 'tmp_123' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i185P(i185* @dataFifo_V, i185 %tmp_123)" [src/mac_header_add/mac_header_add.cpp:80]   --->   Operation 142 'write' <Predicate = (!mw_writeLast_load & mw_state_load == 0 & tmp_5)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%mw_state_flag_1_i = phi i1 [ false, %1 ], [ false, %21 ], [ false, %4 ], [ true, %3 ], [ false, %2 ], [ true, %8 ], [ true, %12 ], [ true, %16 ], [ true, %19 ], [ true, %20 ], [ true, %18 ], [ true, %14 ], [ true, %10 ], [ true, %6 ], [ false, %38 ], [ false, %._crit_edge135.i ]"   --->   Operation 143 'phi' 'mw_state_flag_1_i' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%mw_state_new_1_i = phi i2 [ undef, %1 ], [ undef, %21 ], [ undef, %4 ], [ 1, %3 ], [ 1, %2 ], [ -2, %8 ], [ -2, %12 ], [ -2, %16 ], [ -2, %19 ], [ -2, %20 ], [ -2, %18 ], [ -2, %14 ], [ -2, %10 ], [ -2, %6 ], [ undef, %38 ], [ undef, %._crit_edge135.i ]"   --->   Operation 144 'phi' 'mw_state_new_1_i' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_V = phi i16 [ %dataLen_V_load, %1 ], [ %dataLen_V_load, %21 ], [ %dataLen_V_load, %4 ], [ 0, %3 ], [ %dataLen_V_load, %2 ], [ %tmp_4_i, %8 ], [ %tmp_17_i, %12 ], [ %tmp_25_i, %16 ], [ %dataLen_V_load, %19 ], [ %tmp_33_i, %20 ], [ %tmp_29_i, %18 ], [ %tmp_21_i, %14 ], [ %tmp_13_i, %10 ], [ %tmp_7_i, %6 ], [ %dataLen_V_loc_15_i, %38 ], [ %dataLen_V_loc_15_i, %._crit_edge135.i ]" [src/mac_header_add/mac_header_add.cpp:99]   --->   Operation 145 'phi' 'tmp_V' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%dataLenW_flag_2_i = phi i1 [ false, %1 ], [ false, %21 ], [ false, %4 ], [ true, %3 ], [ false, %2 ], [ false, %8 ], [ false, %12 ], [ false, %16 ], [ false, %19 ], [ false, %20 ], [ false, %18 ], [ false, %14 ], [ false, %10 ], [ false, %6 ], [ true, %38 ], [ false, %._crit_edge135.i ]"   --->   Operation 146 'phi' 'dataLenW_flag_2_i' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%dataLenW_new_2_i = phi i1 [ undef, %1 ], [ undef, %21 ], [ undef, %4 ], [ false, %3 ], [ false, %2 ], [ undef, %8 ], [ undef, %12 ], [ undef, %16 ], [ undef, %19 ], [ undef, %20 ], [ undef, %18 ], [ undef, %14 ], [ undef, %10 ], [ undef, %6 ], [ true, %38 ], [ true, %._crit_edge135.i ]"   --->   Operation 147 'phi' 'dataLenW_new_2_i' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%dataLenW_loc_2_i = phi i1 [ %dataLenW_load, %1 ], [ %dataLenW_load, %21 ], [ %dataLenW_load, %4 ], [ false, %3 ], [ %dataLenW_load, %2 ], [ %dataLenW_load, %8 ], [ %dataLenW_load, %12 ], [ %dataLenW_load, %16 ], [ %dataLenW_load, %19 ], [ %dataLenW_load, %20 ], [ %dataLenW_load, %18 ], [ %dataLenW_load, %14 ], [ %dataLenW_load, %10 ], [ %dataLenW_load, %6 ], [ true, %38 ], [ %dataLenW_load, %._crit_edge135.i ]" [src/mac_header_add/mac_header_add.cpp:144]   --->   Operation 148 'phi' 'dataLenW_loc_2_i' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_36_i = phi i1 [ false, %1 ], [ false, %21 ], [ false, %4 ], [ false, %3 ], [ false, %2 ], [ %headWord_last_V_load, %8 ], [ %headWord_last_V_load, %12 ], [ %headWord_last_V_load, %16 ], [ %headWord_last_V_load, %19 ], [ %headWord_last_V_load, %20 ], [ %headWord_last_V_load, %18 ], [ %headWord_last_V_load, %14 ], [ %headWord_last_V_load, %10 ], [ %headWord_last_V_load, %6 ], [ %tmp_last_V_3, %38 ], [ %tmp_last_V_3, %._crit_edge135.i ]"   --->   Operation 149 'phi' 'tmp_36_i' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%p_0455_2_3_i = phi i1 [ undef, %1 ], [ undef, %21 ], [ true, %4 ], [ true, %3 ], [ true, %2 ], [ true, %8 ], [ true, %12 ], [ true, %16 ], [ true, %19 ], [ true, %20 ], [ true, %18 ], [ true, %14 ], [ true, %10 ], [ true, %6 ], [ %tmp_17, %38 ], [ %tmp_17, %._crit_edge135.i ]" [src/mac_header_add/mac_header_add.cpp:155]   --->   Operation 150 'phi' 'p_0455_2_3_i' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.83ns)   --->   "br i1 %tmp_36_i, label %39, label %._crit_edge138.i" [src/mac_header_add/mac_header_add.cpp:152]   --->   Operation 151 'br' <Predicate = (!mw_writeLast_load)> <Delay = 0.83>
ST_2 : Operation 152 [1/1] (0.83ns)   --->   "store i1 %p_0455_2_3_i, i1* @mw_writeLast, align 1" [src/mac_header_add/mac_header_add.cpp:155]   --->   Operation 152 'store' <Predicate = (!mw_writeLast_load & tmp_36_i)> <Delay = 0.83>
ST_2 : Operation 153 [1/1] (0.83ns)   --->   "br i1 %dataLenW_loc_2_i, label %._crit_edge138.i, label %40" [src/mac_header_add/mac_header_add.cpp:156]   --->   Operation 153 'br' <Predicate = (!mw_writeLast_load & tmp_36_i)> <Delay = 0.83>
ST_2 : Operation 154 [1/1] (1.09ns)   --->   "%tmp_37_i = icmp ugt i16 %tmp_V, 45" [src/mac_header_add/mac_header_add.cpp:159]   --->   Operation 154 'icmp' 'tmp_37_i' <Predicate = (!mw_writeLast_load & tmp_36_i & !dataLenW_loc_2_i)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %tmp_37_i, label %41, label %42" [src/mac_header_add/mac_header_add.cpp:159]   --->   Operation 155 'br' <Predicate = (!mw_writeLast_load & tmp_36_i & !dataLenW_loc_2_i)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.83ns)   --->   "br label %._crit_edge138.i" [src/mac_header_add/mac_header_add.cpp:163]   --->   Operation 156 'br' <Predicate = (!mw_writeLast_load & tmp_36_i & !dataLenW_loc_2_i)> <Delay = 0.83>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%mw_state_flag_2_i = phi i1 [ %mw_state_flag_1_i, %._crit_edge130.i ], [ true, %43 ], [ true, %39 ]"   --->   Operation 157 'phi' 'mw_state_flag_2_i' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%mw_state_new_2_i = phi i2 [ %mw_state_new_1_i, %._crit_edge130.i ], [ 0, %43 ], [ 0, %39 ]"   --->   Operation 158 'phi' 'mw_state_new_2_i' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%dataLenW_flag_4_i = phi i1 [ %dataLenW_flag_2_i, %._crit_edge130.i ], [ true, %43 ], [ %dataLenW_flag_2_i, %39 ]"   --->   Operation 159 'phi' 'dataLenW_flag_4_i' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%dataLenW_new_4_i = phi i1 [ %dataLenW_new_2_i, %._crit_edge130.i ], [ true, %43 ], [ %dataLenW_new_2_i, %39 ]"   --->   Operation 160 'phi' 'dataLenW_new_4_i' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %dataLenW_flag_4_i, label %mergeST52.i, label %._crit_edge138.new53.i"   --->   Operation 161 'br' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "store i1 %dataLenW_new_4_i, i1* @dataLenW, align 1" [src/mac_header_add/mac_header_add.cpp:83]   --->   Operation 162 'store' <Predicate = (!mw_writeLast_load & dataLenW_flag_4_i)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %mw_state_flag_2_i, label %mergeST.i, label %._crit_edge138.new.i"   --->   Operation 163 'br' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "store i2 %mw_state_new_2_i, i2* @mw_state, align 1" [src/mac_header_add/mac_header_add.cpp:81]   --->   Operation 164 'store' <Predicate = (!mw_writeLast_load & mw_state_flag_2_i)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_i = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %p_Val2_s, i32 16, i32 63)" [src/mac_header_add/mac_header_add.cpp:58]   --->   Operation 165 'partselect' 'p_Result_i' <Predicate = (mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_i_18 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %p_Val2_1, i32 2, i32 7)" [src/mac_header_add/mac_header_add.cpp:60]   --->   Operation 166 'partselect' 'p_Result_i_18' <Predicate = (mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_39_i = call i73 @_ssdm_op_BitConcatenate.i73.i3.i6.i16.i48(i3 -4, i6 %p_Result_i_18, i16 0, i48 %p_Result_i)" [src/mac_header_add/mac_header_add.cpp:63]   --->   Operation 167 'bitconcatenate' 'tmp_39_i' <Predicate = (mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp = call i185 @_ssdm_op_PartSet.i185.i185.i73.i32.i32(i185 undef, i73 %tmp_39_i, i32 0, i32 72)" [src/mac_header_add/mac_header_add.cpp:63]   --->   Operation 168 'partset' 'tmp' <Predicate = (mw_writeLast_load)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i185P(i185* @dataFifo_V, i185 %tmp)" [src/mac_header_add/mac_header_add.cpp:63]   --->   Operation 169 'write' <Predicate = (mw_writeLast_load)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_2 : Operation 170 [1/1] (0.83ns)   --->   "store i1 false, i1* @mw_writeLast, align 1" [src/mac_header_add/mac_header_add.cpp:64]   --->   Operation 170 'store' <Predicate = (mw_writeLast_load)> <Delay = 0.83>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i185* @dataFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @dataLenFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %dataIn_V_data_V, i8* %dataIn_V_keep_V, i1* %dataIn_V_last_V, i112* %dataIn_V_user_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/mac_header_add/mac_header_add.cpp:40]   --->   Operation 174 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%p_Val2_4 = load i48* @srcMacAddress_V_r, align 8" [src/mac_header_add/mac_header_add.cpp:90]   --->   Operation 175 'load' 'p_Val2_4' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%p_Result_4_i = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_4, i32 16, i32 47)" [src/mac_header_add/mac_header_add.cpp:90]   --->   Operation 176 'partselect' 'p_Result_4_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_43_i = call i73 @_ssdm_op_BitConcatenate.i73.i9.i16.i16.i32(i9 255, i16 %tmp_14, i16 8, i32 %p_Result_4_i)" [src/mac_header_add/mac_header_add.cpp:95]   --->   Operation 177 'bitconcatenate' 'tmp_43_i' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_233 = call i185 @_ssdm_op_PartSet.i185.i185.i73.i32.i32(i185 undef, i73 %tmp_43_i, i32 0, i32 72)" [src/mac_header_add/mac_header_add.cpp:95]   --->   Operation 178 'partset' 'tmp_233' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i185P(i185* @dataFifo_V, i185 %tmp_233)" [src/mac_header_add/mac_header_add.cpp:95]   --->   Operation 179 'write' <Predicate = (!mw_writeLast_load & mw_state_load == 1 & tmp_6)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_3 : Operation 180 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @dataLenFifo_V_V, i16 %tmp_V)" [src/mac_header_add/mac_header_add.cpp:162]   --->   Operation 180 'write' <Predicate = (!mw_writeLast_load & tmp_36_i & !dataLenW_loc_2_i & !tmp_37_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "br label %43"   --->   Operation 181 'br' <Predicate = (!mw_writeLast_load & tmp_36_i & !dataLenW_loc_2_i & !tmp_37_i)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @dataLenFifo_V_V, i16 0)" [src/mac_header_add/mac_header_add.cpp:160]   --->   Operation 182 'write' <Predicate = (!mw_writeLast_load & tmp_36_i & !dataLenW_loc_2_i & tmp_37_i)> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "br label %43" [src/mac_header_add/mac_header_add.cpp:160]   --->   Operation 183 'br' <Predicate = (!mw_writeLast_load & tmp_36_i & !dataLenW_loc_2_i & tmp_37_i)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "br label %._crit_edge138.new53.i"   --->   Operation 184 'br' <Predicate = (!mw_writeLast_load & dataLenW_flag_4_i)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "br label %._crit_edge138.new.i"   --->   Operation 185 'br' <Predicate = (!mw_writeLast_load & mw_state_flag_2_i)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "br label %add_mac_header.exit"   --->   Operation 186 'br' <Predicate = (!mw_writeLast_load)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "br label %add_mac_header.exit" [src/mac_header_add/mac_header_add.cpp:65]   --->   Operation 187 'br' <Predicate = (mw_writeLast_load)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 188 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 5.37ns
The critical path consists of the following:
	'load' operation ('dataLen_V_load', src/mac_header_add/mac_header_add.cpp:99) on static variable 'dataLen_V' [30]  (0 ns)
	'add' operation ('tmp_27_i', src/mac_header_add/mac_header_add.cpp:138) [84]  (1.42 ns)
	multiplexor before 'phi' operation ('dataLen_V_loc_15_i', src/mac_header_add/mac_header_add.cpp:128) with incoming values : ('dataLen_V_load', src/mac_header_add/mac_header_add.cpp:99) ('tmp_34_i', src/mac_header_add/mac_header_add.cpp:142) ('tmp_31_i', src/mac_header_add/mac_header_add.cpp:140) ('tmp_27_i', src/mac_header_add/mac_header_add.cpp:138) ('tmp_23_i', src/mac_header_add/mac_header_add.cpp:136) ('tmp_19_i', src/mac_header_add/mac_header_add.cpp:134) ('tmp_15_i', src/mac_header_add/mac_header_add.cpp:132) ('tmp_11_i', src/mac_header_add/mac_header_add.cpp:130) ('tmp_9_i', src/mac_header_add/mac_header_add.cpp:128) [108]  (1.24 ns)
	'phi' operation ('dataLen_V_loc_15_i', src/mac_header_add/mac_header_add.cpp:128) with incoming values : ('dataLen_V_load', src/mac_header_add/mac_header_add.cpp:99) ('tmp_34_i', src/mac_header_add/mac_header_add.cpp:142) ('tmp_31_i', src/mac_header_add/mac_header_add.cpp:140) ('tmp_27_i', src/mac_header_add/mac_header_add.cpp:138) ('tmp_23_i', src/mac_header_add/mac_header_add.cpp:136) ('tmp_19_i', src/mac_header_add/mac_header_add.cpp:134) ('tmp_15_i', src/mac_header_add/mac_header_add.cpp:132) ('tmp_11_i', src/mac_header_add/mac_header_add.cpp:130) ('tmp_9_i', src/mac_header_add/mac_header_add.cpp:128) [108]  (0 ns)
	'icmp' operation ('tmp_35_i', src/mac_header_add/mac_header_add.cpp:144) [110]  (1.1 ns)
	'and' operation ('or_cond_i', src/mac_header_add/mac_header_add.cpp:144) [111]  (0.337 ns)
	multiplexor before 'phi' operation ('mw_state_flag_1_i') [205]  (1.28 ns)

 <State 2>: 2.6ns
The critical path consists of the following:
	'xor' operation ('val', src/mac_header_add/mac_header_add.cpp:124) [46]  (0.337 ns)
	fifo write on port 'dataFifo_V' (src/mac_header_add/mac_header_add.cpp:125) [49]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'load' operation ('__Val2__', src/mac_header_add/mac_header_add.cpp:90) on static variable 'srcMacAddress_V_r' [120]  (0 ns)
	fifo write on port 'dataFifo_V' (src/mac_header_add/mac_header_add.cpp:95) [125]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
