Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Mar  9 10:41:24 2025
| Host         : vader running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file reports/control_sets.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   123 |
|    Minimum number of control sets                        |   123 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   123 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |   100 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             170 |           59 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1886 |          635 |
| Yes          | No                    | No                     |            1661 |          642 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1026 |          403 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                 Enable Signal                                |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                              |                                                                        |                1 |              1 |         1.00 |
|  clk_o_BUFG    | SOC/UART/uart_tx/uart_txd_i_1_n_0                                            | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |                1 |              1 |         1.00 |
|  clk_o_BUFG    | SOC/UART/uart_tx/bit_index                                                   | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |                1 |              4 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/memory_operation_o_reg_3[0]                   |                                                                        |                2 |              4 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/unaligned_access_in_progress_reg_1            | SOC/Processor/Core/Third_Stage/memory_operation_o_reg_2                |                1 |              4 |         4.00 |
|  clk_o_BUFG    | SOC/UART/uart_rx/bit_index[3]_i_1_n_0                                        | SOC/UART/uart_rx/counter[15]_i_1_n_0                                   |                1 |              4 |         4.00 |
|  clk_o_BUFG    | SOC/UART/rx_fifo/write_ptr0                                                  | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |                1 |              6 |         6.00 |
|  clk_o_BUFG    | SOC/UART/tx_fifo/write_ptr0                                                  | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |                1 |              6 |         6.00 |
|  clk_o_BUFG    | SOC/UART/read_data_o[7]_i_2_n_0                                              | SOC/UART/read_data_o[7]_i_1__1_n_0                                     |                2 |              7 |         3.50 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/unaligned_access_in_progress_reg_1            |                                                                        |                6 |              7 |         1.17 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/Merged_Word_o[7]_i_1_n_0                      |                                                                        |                3 |              8 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/Merged_Word_o[15]_i_2_n_0                     | SOC/Processor/Core/Third_Stage/Merged_Word_o[15]_i_1_n_0               |                3 |              8 |         2.67 |
|  clk_o_BUFG    | SOC/UART/uart_tx_en                                                          |                                                                        |                2 |              8 |         4.00 |
|  clk_o_BUFG    | SOC/UART/uart_rx/E[0]                                                        |                                                                        |                1 |              8 |         8.00 |
|  clk_o_BUFG    | SOC/UART/uart_rx/uart_rx_data[7]_i_1_n_0                                     |                                                                        |                2 |              8 |         4.00 |
|  clk_o_BUFG    |                                                                              | SOC/Processor/Core/Third_Stage/unaligned_access_in_progress_reg_6      |                4 |              8 |         2.00 |
|  clk_o_BUFG    | SOC/UART/tx_fifo/E[0]                                                        |                                                                        |                1 |              8 |         8.00 |
|  clk_o_BUFG    | SOC/UART/rx_fifo/E[0]                                                        | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |                3 |             11 |         3.67 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/FSM_onehot_unaligned_access_state[10]_i_1_n_0 | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |                3 |             11 |         3.67 |
|  clk_o_BUFG    | SOC/UART/tx_fifo/memory_reg_0_31_0_5_i_1_n_0                                 |                                                                        |                2 |             12 |         6.00 |
|  clk_o_BUFG    | SOC/UART/rx_fifo/memory_reg_0_31_0_5_i_1__0_n_0                              |                                                                        |                2 |             12 |         6.00 |
|  clk_o_BUFG    | SOC/UART/rx_fifo/read_data_o[7]_i_1__0_n_0                                   | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |                4 |             14 |         3.50 |
|  clk_o_BUFG    | SOC/UART/tx_fifo/read_data_o[7]_i_1_n_0                                      | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |                4 |             14 |         3.50 |
|  clk_o_BUFG    | SOC/UART/uart_rx/counter[15]_i_2_n_0                                         | SOC/UART/uart_rx/counter[15]_i_1_n_0                                   |                5 |             16 |         3.20 |
|  clk_o_BUFG    | SOC/UART/set_bit_period                                                      | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |                3 |             16 |         5.33 |
|  clk_o_BUFG    | SOC/UART/set_bit_period_reg_n_0                                              | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |                3 |             16 |         5.33 |
|  clk_o_BUFG    | SOC/UART/uart_tx/counter_0                                                   | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |                5 |             16 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/Merged_Word_o[31]_i_2_n_0                     | SOC/Processor/Core/Third_Stage/Merged_Word_o[31]_i_1_n_0               |                9 |             16 |         1.78 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/unaligned_access_in_progress_reg_1            | SOC/Processor/Core/i___98_n_0                                          |               16 |             21 |         1.31 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_15[0]                        |                                                                        |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/IDEXIR_o_reg[20]_0[0]                        | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |               11 |             32 |         2.91 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_17[0]                        |                                                                        |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_18[0]                        |                                                                        |               11 |             32 |         2.91 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_19[0]                        |                                                                        |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_20[0]                        |                                                                        |               19 |             32 |         1.68 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_21[0]                        |                                                                        |               20 |             32 |         1.60 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_22[0]                        |                                                                        |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_23[0]                        |                                                                        |                5 |             32 |         6.40 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_24[0]                        |                                                                        |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_25[0]                        |                                                                        |               11 |             32 |         2.91 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_26[0]                        |                                                                        |                7 |             32 |         4.57 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_27[0]                        |                                                                        |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/M1/i_cache_read_data[31]_i_1_n_0                               |                                                                        |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/M1/d_cache_read_data[31]_i_1_n_0                               |                                                                        |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/quociente[31]_i_1_n_0                    | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/E[0]                                         | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |               18 |             32 |         1.78 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/IDEXIR_o_reg[23]_0[0]                        | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/IDEXIR_o_reg[21]_0[0]                        | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |               13 |             32 |         2.46 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_28[0]                        |                                                                        |               19 |             32 |         1.68 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/IDEXIR_o_reg[26]_1[0]                        | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |               18 |             32 |         1.78 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_29[0]                        |                                                                        |               21 |             32 |         1.52 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/IDEXIR_o_reg[26]_0[0]                        | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |               20 |             32 |         1.60 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/IDEXIR_o_reg[22]_0[0]                        | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_0[0]                         |                                                                        |                6 |             32 |         5.33 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/flush_bus_o_reg_0[0]                          | SOC/Processor/Core/Third_Stage/SR[0]                                   |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/EXMEM_mem_data_value[31]_i_1_n_0              |                                                                        |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/First_Word[31]_i_1_n_0                        |                                                                        |               11 |             32 |         2.91 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/Second_Word[31]_i_1_n_0                       |                                                                        |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/M1/write_data                                                  |                                                                        |               20 |             32 |         1.60 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/dividendo[31]_i_1_n_0                    |                                                                        |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/DIV_RD                                   |                                                                        |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_16[0]                        |                                                                        |               11 |             32 |         2.91 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/E[0]                                         |                                                                        |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_3[0]                         |                                                                        |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_1[0]                         |                                                                        |                7 |             32 |         4.57 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_2[0]                         |                                                                        |                5 |             32 |         6.40 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_4[0]                         |                                                                        |               22 |             32 |         1.45 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_13[0]                        |                                                                        |               13 |             32 |         2.46 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_12[0]                        |                                                                        |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_10[0]                        |                                                                        |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_14[0]                        |                                                                        |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_9[0]                         |                                                                        |               11 |             32 |         2.91 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_8[0]                         |                                                                        |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_7[0]                         |                                                                        |               17 |             32 |         1.88 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_11[0]                        |                                                                        |               13 |             32 |         2.46 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_6[0]                         |                                                                        |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/reg_wr_en_o_reg_5[0]                         |                                                                        |               22 |             32 |         1.45 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/mul_ready_o                              | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/quociente_msk[31]_i_1_n_0                |                                                                        |               10 |             33 |         3.30 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/acumulador[16]_i_1_n_0                   |                                                                        |               10 |             34 |         3.40 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/E[0]                                          | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |               20 |             48 |         2.40 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/pc_is_unaligned_reg[0]                        |                                                                        |               19 |             48 |         2.53 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/Data_Address[0]_i_1_n_0                       |                                                                        |               18 |             55 |         3.06 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/EXMEMIR_o[14]_i_2_n_0                         | SOC/Processor/Core/Third_Stage/EXMEMIR_o[14]_i_1_n_0                   |               27 |             58 |         2.15 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/quociente_msk[31]_i_1_n_0                | SOC/Processor/Core/i___99_n_0                                          |               20 |             62 |         3.10 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/Mdu/E[0]                                     |                                                                        |               32 |             64 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Fourth_Stage/instruction_finished                         | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |               16 |             64 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/memory_operation_o_reg_5[0]                   |                                                                        |               20 |             64 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/EXMEMALUOut_o[31]_i_1_n_0                     |                                                                        |               23 |             64 |         2.78 |
|  clk_o_BUFG    | SOC/Processor/ICache/cache_tag_reg_0_255_0_0_i_1_n_0                         |                                                                        |               21 |             84 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/ICache/cache_tag_reg_256_511_0_0_i_1_n_0                       |                                                                        |               21 |             84 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/PC                                            | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |               43 |             88 |         2.05 |
|  clk_o_BUFG    | SOC/Processor/M1/requested_memory_addr[13]_i_1_n_0                           | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |               40 |             93 |         2.33 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/memory_operation_o_reg_4                      | SOC/Processor/Core/Second_Stage/Mdu/is_different_branch_address_reg[0] |               44 |            102 |         2.32 |
|  clk_o_BUFG    | SOC/Processor/M1/requested_memory_addr_reg[12]_2                             |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/ICache/cache_data_reg_0_255_0_0_i_1__0_n_0                     |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/ICache/cache_data_reg_256_511_0_0_i_1_n_0                      |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/write_request_reg_3                                         |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/write_request_reg_0                                         |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/write_request_reg_1                                         |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/write_request_reg_2                                         |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/requested_memory_addr_reg[13]_0                             |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/requested_memory_addr_reg[12]_0                             |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/write_request_reg_5                                         |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/requested_memory_addr_reg[13]_1                             |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/requested_memory_addr_reg[11]_0                             |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/requested_memory_addr_reg[13]_2                             |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/requested_memory_addr_reg[10]_0                             |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/requested_memory_addr_reg[11]_1                             |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/requested_memory_addr_reg[12]_1                             |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/requested_memory_addr_reg[13]_3                             |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/M1/write_request_reg_4                                         |                                                                        |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/EXMEMPC_o_reg[9]_rep_2                       |                                                                        |               33 |            132 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/EXMEMPC_o_reg[7]                             |                                                                        |               33 |            132 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/EXMEMPC_o_reg[8]_rep_0                       |                                                                        |               33 |            132 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/EXMEMPC_o_reg[8]_rep                         |                                                                        |               33 |            132 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/EXMEMPC_o_reg[9]_rep_3                       |                                                                        |               33 |            132 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/EXMEMPC_o_reg[9]_rep_1                       |                                                                        |               33 |            132 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/EXMEMPC_o_reg[9]_rep_0                       |                                                                        |               33 |            132 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/Core/Second_Stage/EXMEMPC_o_reg[9]_rep                         |                                                                        |               33 |            132 |         4.00 |
|  clk_o_BUFG    |                                                                              |                                                                        |               58 |            169 |         2.91 |
|  clk_o_BUFG    | SOC/Processor/Core/Third_Stage/p_1_in__0                                     |                                                                        |               54 |            216 |         4.00 |
|  clk_o_BUFG    |                                                                              | SOC/Processor/Core/First_Stage/Branch_Prediction/CPU_RESETN            |              631 |           1878 |         2.98 |
+----------------+------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+


