git clone --depth 1 --no-tags https://github.com/mohzakaria/AES-Encryption-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743743048
git clone --depth 1 --no-tags https://github.com/duyhieubui/xup_embedded_system_design_flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743802481
git clone --depth 1 --no-tags https://github.com/ashrav2912/HeadSoccer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742210049
git clone --depth 1 --no-tags https://github.com/cp024s/Altera-CookBook-Reference.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740313744
git clone --depth 1 --no-tags https://github.com/hihio112/risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742857802
git clone --depth 1 --no-tags https://github.com/HayatGamal2000/Image-Processing-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743120281
git clone --depth 1 --no-tags https://github.com/HelloFiona6/SUSTech_CS207_Project-Piano-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741887037
git clone --depth 1 --no-tags https://github.com/long385552/SoC_LabD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744582385
git clone --depth 1 --no-tags https://github.com/waseemnabi08/4-bit-Carry-Look-Ahead-Adder-CLA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744696507
git clone --depth 1 --no-tags https://github.com/yrabbit/bram-infer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744327232
git clone --depth 1 --no-tags https://github.com/Lewis-panda/Simple-CPU-Simulaor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744885623
git clone --depth 1 --no-tags https://github.com/tara2556/2023-nycu-computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744930164
git clone --depth 1 --no-tags https://github.com/gyuho1228/verilog-metacode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745825867
git clone --depth 1 --no-tags https://github.com/ShengdaChen1212/SOC_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745882410
git clone --depth 1 --no-tags https://github.com/AsahiroKenpachi/2scomplement_8bit_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746143003
git clone --depth 1 --no-tags https://github.com/im2juyong/UART_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746159853
git clone --depth 1 --no-tags https://github.com/Ashborn-SM/FFT-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745982075
git clone --depth 1 --no-tags https://github.com/maazhamidexe/Fastest-Finger-First-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748171256
git clone --depth 1 --no-tags https://github.com/ntienthanh75/lcd_nios.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748332818
git clone --depth 1 --no-tags https://github.com/Priya-Sivalingam/Priya-Sivalingam-Smart-Traffic-Control-System-using-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748349169
git clone --depth 1 --no-tags https://github.com/ViktorBalan/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744659250
git clone --depth 1 --no-tags https://github.com/spacecat-max/FPGA-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747920061
git clone --depth 1 --no-tags https://github.com/danglevm/Game-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739885930
git clone --depth 1 --no-tags https://github.com/CastleFirstKR/RV32I_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745320256
git clone --depth 1 --no-tags https://github.com/JeanSokolov/sysverification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746786910
git clone --depth 1 --no-tags https://github.com/Griseoh/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748311973
git clone --depth 1 --no-tags https://github.com/moquan4543/moquanMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747104151
git clone --depth 1 --no-tags https://github.com/kyun1016/Image_Filter_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746192935
git clone --depth 1 --no-tags https://github.com/SrimedhaK/RTLcodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744993734
git clone --depth 1 --no-tags https://github.com/ayush-mohril/AES_fpga_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740645692
git clone --depth 1 --no-tags https://github.com/lamby-yang/BUAA_CO_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743332611
git clone --depth 1 --no-tags https://github.com/aryapandit200408/Beginner_Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744899233
git clone --depth 1 --no-tags https://github.com/Erikovsky/dac82002.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741669863
git clone --depth 1 --no-tags https://github.com/iChenwei/CPU_Y86.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746456065
git clone --depth 1 --no-tags https://github.com/VigneshKarthikV/Mini-Project-in-VLSI-Design-EC383-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742910808
git clone --depth 1 --no-tags https://github.com/UCR-CS161L/Lab01-ClocksAndTestBenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741144726
git clone --depth 1 --no-tags https://github.com/Magio-Xiang/cpu_mips32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746694978
git clone --depth 1 --no-tags https://github.com/levyashvin/verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747551873
git clone --depth 1 --no-tags https://github.com/xunqianxun/LongArch-liguoqi-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741857685
git clone --depth 1 --no-tags https://github.com/Sayak8351/VERILOG-PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739765176
git clone --depth 1 --no-tags https://github.com/hhhh1300/CALab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740051086
git clone --depth 1 --no-tags https://github.com/111213026angel/FPGA-Flappy-Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740001899
git clone --depth 1 --no-tags https://github.com/RecepSaid/FPGA_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741653771
git clone --depth 1 --no-tags https://github.com/IgaZaj/Ledy-linijka-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740923242
git clone --depth 1 --no-tags https://github.com/magnus-hoangninh/Semicon_2023_IP_Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739827790
git clone --depth 1 --no-tags https://github.com/vk467/fibonacci-lfsr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741758072
git clone --depth 1 --no-tags https://github.com/andtyldai/Four-Digit-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742028007
git clone --depth 1 --no-tags https://github.com/zhix1008/1121-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742430506
git clone --depth 1 --no-tags https://github.com/Mohamed-Adel-ELshiemy/Tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742844410
git clone --depth 1 --no-tags https://github.com/Adnepukan/chisel-softmax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742801941
git clone --depth 1 --no-tags https://github.com/InfiniteAzure/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742594639
git clone --depth 1 --no-tags https://github.com/Penguin-N/5-stage-pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743073278
git clone --depth 1 --no-tags https://github.com/RAJ9852/Mini_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743219504
git clone --depth 1 --no-tags https://github.com/Tan-ruicong/asyn_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743602024
git clone --depth 1 --no-tags https://github.com/lowry0502/SOC_LAB-D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743457656
git clone --depth 1 --no-tags https://github.com/djt9/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743469241
git clone --depth 1 --no-tags https://github.com/SonalSinha237/Ripple_Carry_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742732099
git clone --depth 1 --no-tags https://github.com/unknownwyj/FlappyBird-in-DE2-115-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743593270
git clone --depth 1 --no-tags https://github.com/johnrscott/fpga_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741654499
git clone --depth 1 --no-tags https://github.com/SOrosco1/GNSS_Caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743815674
git clone --depth 1 --no-tags https://github.com/BatuCem/CPU_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744027757
git clone --depth 1 --no-tags https://github.com/AsahiroKenpachi/edgedetection_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745096618
git clone --depth 1 --no-tags https://github.com/TsaiMingZhe/Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746169760
git clone --depth 1 --no-tags https://github.com/HannahAlex004/Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746164934
git clone --depth 1 --no-tags https://github.com/VitoXie/HDLBits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746183626
git clone --depth 1 --no-tags https://github.com/lowry0502/SOC_Final-Project-UART_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746574806
git clone --depth 1 --no-tags https://github.com/Anusha-Aenugu1/HalfAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745833743
git clone --depth 1 --no-tags https://github.com/ffdm/chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746451293
git clone --depth 1 --no-tags https://github.com/MahmoudMohamed9988/Sign-Magnitude-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746357411
git clone --depth 1 --no-tags https://github.com/vjkr/Building_RISC-V_CPU_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743858364
git clone --depth 1 --no-tags https://github.com/Attilas98/CaravelTest_24.01.24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747645577
git clone --depth 1 --no-tags https://github.com/mj1069/configurable-puf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747494666
git clone --depth 1 --no-tags https://github.com/amr-elberry/RTL-Design-of-SPI-Master-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741132559
git clone --depth 1 --no-tags https://github.com/CastleFirstKR/UOS_ECE_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740363747
git clone --depth 1 --no-tags https://github.com/Panda-Code-Master/HDL-Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746324033
git clone --depth 1 --no-tags https://github.com/RESMIRNAIR/JK_FLIPFLOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747019881
git clone --depth 1 --no-tags https://github.com/tebartsch/verilog-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747450144
git clone --depth 1 --no-tags https://github.com/Biggestapple/MCS-51-IP-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743012883
git clone --depth 1 --no-tags https://github.com/Srishti262/Voting_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747375779
git clone --depth 1 --no-tags https://github.com/KElgenidy/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745868192
git clone --depth 1 --no-tags https://github.com/pigLetQ/demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742486672
git clone --depth 1 --no-tags https://github.com/hmoyen/Lab-Dig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744594506
git clone --depth 1 --no-tags https://github.com/Liber1917/Learn_DigitalLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746533923
git clone --depth 1 --no-tags https://github.com/hanjie-0619/Solutions_of_HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742225416
git clone --depth 1 --no-tags https://github.com/EECS150/eecs150.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744002374
git clone --depth 1 --no-tags https://github.com/antonetjuarez/Vending-Machine-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740273044
git clone --depth 1 --no-tags https://github.com/Samuelisusername/MIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739841377
git clone --depth 1 --no-tags https://github.com/Lingo823/Minesweeper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740925027
git clone --depth 1 --no-tags https://github.com/shun6-6/Time_Syn_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740847754
git clone --depth 1 --no-tags https://github.com/chatJohn/HardWare-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741399492
git clone --depth 1 --no-tags https://github.com/Sherr1Fu/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741534877
git clone --depth 1 --no-tags https://github.com/ZONG-RUI1216/SOC-Design-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741815014
git clone --depth 1 --no-tags https://github.com/collegebuddy1/handwriting-recognition-using-neural-networks-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742364506
git clone --depth 1 --no-tags https://github.com/alyQamar/verilog-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742437672
git clone --depth 1 --no-tags https://github.com/jeremy-joy/electronic-engineering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743151149
git clone --depth 1 --no-tags https://github.com/riccardognt/IIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741675508
