// Seed: 3174863154
module module_0;
  assign id_1 = id_1 == id_1 << id_1;
  id_3(
      1'b0, 1'b0, id_2
  );
  wire id_4;
  id_5(
      .id_0(1'h0), .id_1(id_1), .id_2(1)
  );
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    output supply1 id_2,
    input logic id_3,
    output logic id_4
);
  module_0();
  assign id_2 = id_0;
  assign id_4 = 1 ? id_3 : id_1;
  always @(posedge id_0, posedge 1'b0) begin
    id_2 = 1 << id_3;
    id_4 <= 1;
  end
endmodule
