Coverage Report by instance with details

=================================================================================
=== Instance: /SPI_slave_top/SPI_slave_ifi
=== Design Unit: work.SPI_slave_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        74         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_slave_top/SPI_slave_ifi --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                       MISO_golden           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[9-0]           1           1      100.00 
                               rx_data_golden[9-0]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                   rx_valid_golden           1           1      100.00 
                                      tx_data[7-0]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         37 
Toggled Node Count   =         37 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (74 of 74 bins)

=================================================================================
=== Instance: /SPI_slave_top/dut
=== Design Unit: work.SLAVE
=================================================================================

Assertion Coverage:
    Assertions                      14        14         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_slave_top/dut/a_rst_MISO
                     SPI_slave.sv(187)                  0          1
/SPI_slave_top/dut/a_rst_rx_valid
                     SPI_slave.sv(190)                  0          1
/SPI_slave_top/dut/a_rst_rx_data
                     SPI_slave.sv(193)                  0          1
/SPI_slave_top/dut/a_rx_valid_write_address
                     SPI_slave.sv(196)                  0          1
/SPI_slave_top/dut/a_rx_valid_write_data
                     SPI_slave.sv(199)                  0          1
/SPI_slave_top/dut/a_rx_valid_read_address
                     SPI_slave.sv(202)                  0          1
/SPI_slave_top/dut/a_rx_valid_read_data
                     SPI_slave.sv(205)                  0          1
/SPI_slave_top/dut/a_IDLE_to_CHK_CMD
                     SPI_slave.sv(208)                  0          1
/SPI_slave_top/dut/a_CHK_CMD_to_WRITE
                     SPI_slave.sv(211)                  0          1
/SPI_slave_top/dut/a_CHK_CMD_to_READ_ADD
                     SPI_slave.sv(214)                  0          1
/SPI_slave_top/dut/a_CHK_CMD_to_READ_DATA
                     SPI_slave.sv(217)                  0          1
/SPI_slave_top/dut/a_WRITE_to_IDLE
                     SPI_slave.sv(220)                  0          1
/SPI_slave_top/dut/a_READ_ADD_to_IDLE
                     SPI_slave.sv(223)                  0          1
/SPI_slave_top/dut/a_READ_DATA_to_IDLE
                     SPI_slave.sv(226)                  0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        27         0   100.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_top/dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
------------------------------------IF Branch------------------------------------
    19                                      3529     Count coming in to IF
    19              1                        510             if (~rst_n) begin
    22              1                       3019             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    30                                      1572     Count coming in to IF
    30              1                        460                     if (SS_n)
    32              1                       1112                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    36                                      1322     Count coming in to IF
    38              1                       1322                     else begin
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    39                                      1322     Count coming in to IF
    39              1                        911                         if (~MOSI)
    41              1                        411                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    42                                       411     Count coming in to IF
    42              1                        304                             if (!received_address) 
    44              1                        107                             else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                      2573     Count coming in to IF
    50              1                        263                     if (SS_n)
    52              1                       2310                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                      1874     Count coming in to IF
    56              1                        149                     if (SS_n)
    58              1                       1725                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                       587     Count coming in to IF
    62              1                         48                     if (SS_n)
    64              1                        539                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                     10001     Count coming in to IF
    71              1                        511             if (~rst_n) begin 
    77              1                       9490             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    86                                      3973     Count coming in to IF
    86              1                       3455                         if (counter > 0) begin
    90              1                        518                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    95                                      2734     Count coming in to IF
    95              1                       2238                         if (counter > 0) begin
    99              1                        496                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                     1013     Count coming in to IF
    105             1                        100                         if (tx_valid) begin
    115             1                        913                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    107                                      100     Count coming in to IF
    107             1                         92                             if (counter > 0) begin
    111             1                          8                             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    116                                      913     Count coming in to IF
    116             1                        790                             if (counter > 0 && !rx_valid) begin
    120             1                        123                             else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         5         0   100.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_top/dut --

  File SPI_slave.sv
----------------Focused Condition View-------------------
Line       86 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       95 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       107 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       116 Item    1  ((counter > 0) && ~rx_valid)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y
       rx_valid         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       ~rx_valid                     
  Row   3:          1  rx_valid_0            (counter > 0)                 
  Row   4:          1  rx_valid_1            (counter > 0)                 



Directive Coverage:
    Directives                      14        14         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_slave_top/dut/c_rst_MISO            SLAVE  Verilog  SVA  SPI_slave.sv(188)
                                                                               511 Covered   
/SPI_slave_top/dut/c_rst_rx_valid        SLAVE  Verilog  SVA  SPI_slave.sv(191)
                                                                               511 Covered   
/SPI_slave_top/dut/c_rst_rx_data         SLAVE  Verilog  SVA  SPI_slave.sv(194)
                                                                               511 Covered   
/SPI_slave_top/dut/c_rx_valid_write_address 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(197)
                                                                                45 Covered   
/SPI_slave_top/dut/c_rx_valid_write_data SLAVE  Verilog  SVA  SPI_slave.sv(200)
                                                                                39 Covered   
/SPI_slave_top/dut/c_rx_valid_read_address 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(203)
                                                                                36 Covered   
/SPI_slave_top/dut/c_rx_valid_read_data  SLAVE  Verilog  SVA  SPI_slave.sv(206)
                                                                                23 Covered   
/SPI_slave_top/dut/c_IDLE_to_CHK_CMD     SLAVE  Verilog  SVA  SPI_slave.sv(209)
                                                                               859 Covered   
/SPI_slave_top/dut/c_CHK_CMD_to_WRITE    SLAVE  Verilog  SVA  SPI_slave.sv(212)
                                                                               436 Covered   
/SPI_slave_top/dut/c_CHK_CMD_to_READ_ADD SLAVE  Verilog  SVA  SPI_slave.sv(215)
                                                                               276 Covered   
/SPI_slave_top/dut/c_CHK_CMD_to_READ_DATA 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(218)
                                                                                98 Covered   
/SPI_slave_top/dut/c_WRITE_to_IDLE       SLAVE  Verilog  SVA  SPI_slave.sv(221)
                                                                               240 Covered   
/SPI_slave_top/dut/c_READ_ADD_to_IDLE    SLAVE  Verilog  SVA  SPI_slave.sv(224)
                                                                               134 Covered   
/SPI_slave_top/dut/c_READ_DATA_to_IDLE   SLAVE  Verilog  SVA  SPI_slave.sv(227)
                                                                                45 Covered   
FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /SPI_slave_top/dut --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  29                IDLE                   0
  35             CHK_CMD                   2
  61           READ_DATA                   4
  55            READ_ADD                   3
  49               WRITE                   1
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 949          
                 CHK_CMD                 911          
               READ_DATA                 202          
                READ_ADD                 562          
                   WRITE                 905          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  33                   0                 911          IDLE -> CHK_CMD               
  45                   1                 104          CHK_CMD -> READ_DATA          
  43                   2                 286          CHK_CMD -> READ_ADD           
  40                   3                 469          CHK_CMD -> WRITE              
  37                   4                  52          CHK_CMD -> IDLE               
  63                   5                 104          READ_DATA -> IDLE             
  57                   6                 285          READ_ADD -> IDLE              
  51                   7                 469          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        37         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_top/dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
    1                                                module SLAVE (MOSI, MISO, SS_n, clk, rst_n, rx_data, rx_valid, tx_data, tx_valid);
    2                                                    localparam IDLE      = 3'b000;
    3                                                    localparam WRITE     = 3'b001;
    4                                                    localparam CHK_CMD   = 3'b010;
    5                                                    localparam READ_ADD  = 3'b011;
    6                                                    localparam READ_DATA = 3'b100;
    7                                                
    8                                                    input            MOSI, clk, rst_n, SS_n, tx_valid;
    9                                                    input      [7:0] tx_data;
    10                                                   output reg [9:0] rx_data;
    11                                                   output reg       rx_valid, MISO;
    12                                               
    13                                                   reg [3:0] counter;
    14                                                   reg       received_address;
    15                                               
    16                                                   reg [2:0] cs, ns;
    17                                               
    18              1                       3529         always @(posedge clk) begin
    19                                                       if (~rst_n) begin
    20              1                        510                 cs <= IDLE;
    21                                                       end
    22                                                       else begin
    23              1                       3019                 cs <= ns;
    24                                                       end
    25                                                   end
    26                                               
    27              1                       7928         always @(*) begin
    28                                                       case (cs)
    29                                                           IDLE : begin
    30                                                               if (SS_n)
    31              1                        460                         ns = IDLE;
    32                                                               else
    33              1                       1112                         ns = CHK_CMD;
    34                                                           end
    35                                                           CHK_CMD : begin
    36                                                               if (SS_n)
    37                                                                   ns = IDLE;
    38                                                               else begin
    39                                                                   if (~MOSI)
    40              1                        911                             ns = WRITE;
    41                                                                   else begin
    42                                                                       if (!received_address) 
    43              1                        304                                 ns = READ_ADD; 
    44                                                                       else
    45              1                        107                                 ns = READ_DATA;
    46                                                                   end
    47                                                               end
    48                                                           end
    49                                                           WRITE : begin
    50                                                               if (SS_n)
    51              1                        263                         ns = IDLE;
    52                                                               else
    53              1                       2310                         ns = WRITE;
    54                                                           end
    55                                                           READ_ADD : begin
    56                                                               if (SS_n)
    57              1                        149                         ns = IDLE;
    58                                                               else
    59              1                       1725                         ns = READ_ADD;
    60                                                           end
    61                                                           READ_DATA : begin
    62                                                               if (SS_n)
    63              1                         48                         ns = IDLE;
    64                                                               else
    65              1                        539                         ns = READ_DATA;
    66                                                           end
    67                                                       endcase
    68                                                   end
    69                                               
    70              1                      10001         always @(posedge clk) begin
    71                                                       if (~rst_n) begin 
    72              1                        511                 rx_data <= 0;
    73              1                        511                 rx_valid <= 0;
    74              1                        511                 received_address <= 0;
    75              1                        511                 MISO <= 0;
    76                                                       end
    77                                                       else begin
    78                                                           case (cs)
    79                                                               IDLE : begin
    80              1                        911                         rx_valid <= 0;
    81                                                               end
    82                                                               CHK_CMD : begin
    83              1                        859                         counter <= 10;      
    84                                                               end
    85                                                               WRITE : begin
    86                                                                   if (counter > 0) begin
    87              1                       3455                             rx_data[counter-1] <= MOSI;
    88              1                       3455                             counter <= counter - 1;
    89                                                                   end
    90                                                                   else begin
    91              1                        518                             rx_valid <= 1;
    92                                                                   end
    93                                                               end
    94                                                               READ_ADD : begin
    95                                                                   if (counter > 0) begin
    96              1                       2238                             rx_data[counter-1] <= MOSI;
    97              1                       2238                             counter <= counter - 1;
    98                                                                   end
    99                                                                   else begin
    100             1                        496                             rx_valid <= 1;
    101             1                        496                             received_address <= 1;
    102                                                                  end
    103                                                              end
    104                                                              READ_DATA : begin
    105                                                                  if (tx_valid) begin
    106             1                        100                             rx_valid <= 0;
    107                                                                      if (counter > 0) begin
    108             1                         92                                 MISO <= tx_data[counter-1];
    109             1                         92                                 counter <= counter - 1;
    110                                                                      end
    111                                                                      else begin
    112             1                          8                                 received_address <= 0;
    113                                                                      end
    114                                                                  end
    115                                                                  else begin
    116                                                                      if (counter > 0 && !rx_valid) begin
    117             1                        790                                 rx_data[counter-1] <= MOSI;
    118             1                        790                                 counter <= counter - 1;
    119                                                                      end
    120                                                                      else begin
    121             1                        123                                 rx_valid <= 1;
    122             1                        123                                 counter <= 8;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        72         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_slave_top/dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                      counter[3-0]           1           1      100.00 
                                           cs[2-0]           1           1      100.00 
                                           ns[2-0]           1           1      100.00 
                                  received_address           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[9-0]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (72 of 72 bins)

=================================================================================
=== Instance: /SPI_slave_top/golden
=== Design Unit: work.SPI_slave_golden
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        38        35         3    92.10%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_top/golden

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_golden.v
------------------------------------IF Branch------------------------------------
    23                                      3529     Count coming in to IF
    23              1                        510             if (~rst_n) begin
    25              1                       3019             end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    32                                      7942     Count coming in to CASE
    33              1                       1572                 IDLE: begin
    41              1                       1322                 CHK_CMD: begin
    55              1                       2573                 WRITE: begin
    63              1                       1874                 READ_ADD: begin
    71              1                        601                 READ_DATA: begin
    79              1                    ***0***                 default: begin
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    34                                      1572     Count coming in to IF
    34              1                       1111                     if (~SS_n) begin
    36              1                        461                     end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    42                                      1322     Count coming in to IF
    42              1                       1322                     if (~SS_n) begin
    50              1                    ***0***                     end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    43                                      1322     Count coming in to IF
    43              1                        911                         if (~MOSI) begin
    45              1                        304                         end else if (~is_read_data) begin
    47              1                        107                         end else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                      2573     Count coming in to IF
    56              1                       2310                     if (~SS_n) begin
    58              1                        263                     end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    64                                      1874     Count coming in to IF
    64              1                       1725                     if (~SS_n) begin
    66              1                        149                     end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                       601     Count coming in to IF
    72              1                        553                     if (~SS_n) begin
    74              1                         48                     end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                     10001     Count coming in to IF
    87              1                        511             if (~rst_n) begin
    93              1                       9490             end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    94                                      9490     Count coming in to CASE
    95              1                        911                     IDLE: rx_valid <= 0;
    96              1                        859                     CHK_CMD: count <= 0;
    98              1                       3973                     WRITE: begin
    107             1                       2734                     READ_ADD: begin
    117             1                       1013                     READ_DATA: begin
                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    99                                      3973     Count coming in to IF
    99              1                       3455                         if (count < 10) begin
    102             1                        518                         end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    108                                     2734     Count coming in to IF
    108             1                       2238                         if (count < 10) begin
    111             1                        496                         end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    118                                     1013     Count coming in to IF
    118             1                         68                         if (rx_valid && !tx_valid) begin
    120             1                        790                         end else if (count < 10 && !tx_valid) begin
    123             1                         55                         end else if (count == 10 && !tx_valid) begin
    125             1                         92                         end else if (tx_valid && count < 8) begin
                                               8     All False Count
Branch totals: 5 hits of 5 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10         8         2    80.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_top/golden --

  File SPI_slave_golden.v
----------------Focused Condition View-------------------
Line       99 Item    1  (count < 10)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count < 10)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count < 10)_0        -                             
  Row   2:          1  (count < 10)_1        -                             

----------------Focused Condition View-------------------
Line       108 Item    1  (count < 10)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count < 10)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count < 10)_0        -                             
  Row   2:          1  (count < 10)_1        -                             

----------------Focused Condition View-------------------
Line       118 Item    1  (rx_valid && ~tx_valid)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    rx_valid         Y
    tx_valid         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rx_valid_0            -                             
  Row   2:          1  rx_valid_1            ~tx_valid                     
  Row   3:          1  tx_valid_0            rx_valid                      
  Row   4:          1  tx_valid_1            rx_valid                      

----------------Focused Condition View-------------------
Line       120 Item    1  ((count < 10) && ~tx_valid)
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count < 10)         Y
      tx_valid         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count < 10)_0        -                             
  Row   2:          1  (count < 10)_1        ~tx_valid                     
  Row   3:          1  tx_valid_0            (count < 10)                  
  Row   4:          1  tx_valid_1            (count < 10)                  

----------------Focused Condition View-------------------
Line       123 Item    1  ((count == 10) && ~tx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (count == 10)         Y
       tx_valid         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 10)_0       -                             
  Row   2:          1  (count == 10)_1       ~tx_valid                     
  Row   3:          1  tx_valid_0            (count == 10)                 
  Row   4:    ***0***  tx_valid_1            (count == 10)                 

----------------Focused Condition View-------------------
Line       125 Item    1  (tx_valid && (count < 8))
Condition totals: 1 of 2 input terms covered = 50.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
     tx_valid         N  '_0' not hit             Hit '_0'
  (count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  tx_valid_0            -                             
  Row   2:          1  tx_valid_1            (count < 8)                   
  Row   3:          1  (count < 8)_0         tx_valid                      
  Row   4:          1  (count < 8)_1         tx_valid                      


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /SPI_slave_top/golden --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  33                IDLE                   0
  41             CHK_CMD                   1
  71           READ_DATA                   4
  63            READ_ADD                   3
  55               WRITE                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 949          
                 CHK_CMD                 911          
               READ_DATA                 202          
                READ_ADD                 562          
                   WRITE                 905          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  35                   0                 911          IDLE -> CHK_CMD               
  51                   1                  52          CHK_CMD -> IDLE               
  48                   2                 104          CHK_CMD -> READ_DATA          
  46                   3                 286          CHK_CMD -> READ_ADD           
  44                   4                 469          CHK_CMD -> WRITE              
  75                   5                 104          READ_DATA -> IDLE             
  67                   6                 285          READ_ADD -> IDLE              
  59                   7                 469          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      40        38         2    95.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_top/golden --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_golden.v
    1                                                module SPI_slave_golden (clk, rst_n, SS_n, MOSI, tx_valid, tx_data, rx_valid, rx_data, MISO);
    2                                                    parameter IDLE = 3'b000;
    3                                                    parameter CHK_CMD = 3'b001;
    4                                                    parameter WRITE = 3'b010;
    5                                                    parameter READ_ADD = 3'b011;
    6                                                    parameter READ_DATA = 3'b100;
    7                                                
    8                                                    input clk, rst_n, SS_n, MOSI, tx_valid;
    9                                                    input [7:0] tx_data;
    10                                                   
    11                                                   output reg rx_valid, MISO;
    12                                                   output reg [9:0] rx_data;
    13                                               
    14                                                   (* fsm_encoding = "gray" *)
    15                                                   reg [2:0] cs, ns;
    16                                               
    17                                                   reg is_read_data;
    18                                               
    19                                                   reg [3:0] count;
    20                                               
    21                                                   // State Memory
    22              1                       3529         always @(posedge clk) begin
    23                                                       if (~rst_n) begin
    24              1                        510                 cs <= IDLE;
    25                                                       end else begin
    26              1                       3019                 cs <= ns;
    27                                                       end
    28                                                   end
    29                                               
    30                                                   // Next State Logic
    31              1                       7942         always @(*) begin
    32                                                       case (cs)
    33                                                           IDLE: begin
    34                                                               if (~SS_n) begin
    35              1                       1111                         ns = CHK_CMD;
    36                                                               end else begin
    37              1                        461                         ns = IDLE;
    38                                                               end
    39                                                           end
    40                                               
    41                                                           CHK_CMD: begin
    42                                                               if (~SS_n) begin
    43                                                                   if (~MOSI) begin
    44              1                        911                             ns = WRITE;
    45                                                                   end else if (~is_read_data) begin
    46              1                        304                             ns = READ_ADD;
    47                                                                   end else begin
    48              1                        107                             ns = READ_DATA;
    49                                                                   end
    50                                                               end else begin
    51              1                    ***0***                         ns = IDLE;
    52                                                               end
    53                                                           end
    54                                               
    55                                                           WRITE: begin
    56                                                               if (~SS_n) begin
    57              1                       2310                         ns = WRITE;
    58                                                               end else begin
    59              1                        263                         ns = IDLE;
    60                                                               end
    61                                                           end
    62                                               
    63                                                           READ_ADD: begin
    64                                                               if (~SS_n) begin
    65              1                       1725                         ns = READ_ADD;
    66                                                               end else begin
    67              1                        149                         ns = IDLE;
    68                                                               end
    69                                                           end
    70                                               
    71                                                           READ_DATA: begin
    72                                                               if (~SS_n) begin
    73              1                        553                         ns = READ_DATA;
    74                                                               end else begin
    75              1                         48                         ns = IDLE;
    76                                                               end
    77                                                           end
    78                                               
    79                                                           default: begin
    80              1                    ***0***                     ns = IDLE;
    81                                                           end
    82                                                       endcase
    83                                                   end
    84                                               
    85                                                   // Output Logic
    86              1                      10001         always @(posedge clk) begin
    87                                                       if (~rst_n) begin
    88              1                        511                 is_read_data <= 0;
    89              1                        511                 count <= 0;
    90              1                        511                 rx_valid <= 0;
    91              1                        511                 rx_data <= 0;
    92              1                        511                 MISO <= 0;
    93                                                       end else begin
    94                                                           case (cs)
    95              1                        911                     IDLE: rx_valid <= 0;
    96              1                        859                     CHK_CMD: count <= 0;
    97                                               
    98                                                               WRITE: begin
    99                                                                   if (count < 10) begin
    100             1                       3455                             rx_data[9 - count] <= MOSI;
    101             1                       3455                             count <= count + 1;
    102                                                                  end else begin
    103             1                        518                             rx_valid <= 1;
    104                                                                  end
    105                                                              end
    106                                              
    107                                                              READ_ADD: begin
    108                                                                  if (count < 10) begin
    109             1                       2238                             rx_data[9 - count] <= MOSI;
    110             1                       2238                             count <= count + 1;
    111                                                                  end else begin
    112             1                        496                             rx_valid <= 1;
    113             1                        496                             is_read_data <= 1;
    114                                                                  end
    115                                                              end
    116                                              
    117                                                              READ_DATA: begin
    118                                                                  if (rx_valid && !tx_valid) begin
    119             1                         68                             count <= 0;
    120                                                                  end else if (count < 10 && !tx_valid) begin
    121             1                        790                             rx_data[9 - count] <= MOSI;
    122             1                        790                             count <= count + 1;
    123                                                                  end else if (count == 10 && !tx_valid) begin
    124             1                         55                             rx_valid <= 1;
    125                                                                  end else if (tx_valid && count < 8) begin
    126             1                         92                             is_read_data <= 0;
    127             1                         92                             rx_valid <= 0;
    128             1                         92                             MISO <= tx_data[7 - count];
    129             1                         92                             count <= count + 1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        72         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_slave_top/golden --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                        count[3-0]           1           1      100.00 
                                           cs[2-0]           1           1      100.00 
                                      is_read_data           1           1      100.00 
                                           ns[2-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[9-0]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (72 of 72 bins)

=================================================================================
=== Instance: /SPI_slave_top
=== Design Unit: work.SPI_slave_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_top.sv
    5                                                module SPI_slave_top();
    6                                                    bit clk;
    7                                                
    8               1                      20003         always #1 clk = ~clk;
    8               2                      20002     
    9                                                
    10                                                   SPI_slave_if SPI_slave_ifi (clk);
    11                                                   SLAVE dut (SPI_slave_ifi.MOSI, SPI_slave_ifi.MISO, SPI_slave_ifi.SS_n, SPI_slave_ifi.clk, SPI_slave_ifi.rst_n,
    12                                                               SPI_slave_ifi.rx_data, SPI_slave_ifi.rx_valid, SPI_slave_ifi.tx_data, SPI_slave_ifi.tx_valid);
    13                                                   SPI_slave_golden golden (SPI_slave_ifi.clk, SPI_slave_ifi.rst_n, SPI_slave_ifi.SS_n,
    14                                                                               SPI_slave_ifi.MOSI, SPI_slave_ifi.tx_valid, SPI_slave_ifi.tx_data,
    15                                                                               SPI_slave_ifi.rx_valid_golden, SPI_slave_ifi.rx_data_golden, SPI_slave_ifi.MISO_golden);
    16                                               
    17                                                   initial begin
    18              1                          1             uvm_config_db #(virtual SPI_slave_if)::set(null, "uvm_test_top", "SPI_SLAVE_IF", SPI_slave_ifi);
    19              1                          1             run_test("SPI_slave_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_slave_top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /SPI_slave_config_pkg
=== Design Unit: work.SPI_slave_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_config.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***             `uvm_object_utils(SPI_slave_config);
    6               4                    ***0***             `uvm_object_utils(SPI_slave_config);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_config_pkg --

  File SPI_slave_config.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_config.sv
    1                                                package SPI_slave_config_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    class SPI_slave_config extends uvm_object;
    6               1                    ***0***             `uvm_object_utils(SPI_slave_config);
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                        virtual SPI_slave_if SPI_slave_vif;
    9                                                        uvm_active_passive_enum is_active;
    10                                               
    11                                                       function new(string name = "SPI_slave_config");
    12              1                          1                 super.new(name);


=================================================================================
=== Instance: /SPI_slave_seq_item_pkg
=== Design Unit: work.SPI_slave_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26        18         8    69.23%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_seq_item.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(SPI_slave_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                      10001     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(SPI_slave_seq_item)
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(SPI_slave_seq_item)
    7               4                    ***0***             `uvm_object_utils(SPI_slave_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                      10001     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(SPI_slave_seq_item)
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(SPI_slave_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    62                                     10000     Count coming in to IF
    62              1                        950                 if (count == 0) begin
                                            9050     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    66                                     10000     Count coming in to IF
    66              1                       1247                 if (curr_op[10:8] == 3'b111) begin
    68              1                       8753                 end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                     10000     Count coming in to IF
    72              1                        460                 if (count == period) begin
    74              1                       9540                 end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                     10000     Count coming in to IF
    78              1                       1743                 if (curr_op[10:8] == 3'b110) begin
                                            8257     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                     10000     Count coming in to IF
    82              1                       1687                 if (curr_op[10:8] == 3'b111 || !rst_n) begin
                                            8313     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    86                                     10000     Count coming in to IF
    86              1                       7742                 if (count > 0 && count < 12) begin
    88              1                       2258                 end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    92                                     10000     Count coming in to IF
    92              1                        510                 if (!rst_n) begin
    94              1                       9490                 end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    95                                      9490     Count coming in to IF
    95              1                        439                     if (count == period) begin
    97              1                       9051                     end else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      11         9         2    81.81%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_seq_item_pkg --

  File SPI_slave_seq_item.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       62 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       66 Item    1  (curr_op[10:8] == 7)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (curr_op[10:8] == 7)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (curr_op[10:8] == 7)_0  -                             
  Row   2:          1  (curr_op[10:8] == 7)_1  -                             

----------------Focused Condition View-------------------
Line       72 Item    1  (count == period)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (count == period)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == period)_0   -                             
  Row   2:          1  (count == period)_1   -                             

----------------Focused Condition View-------------------
Line       78 Item    1  (curr_op[10:8] == 6)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (curr_op[10:8] == 6)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (curr_op[10:8] == 6)_0  -                             
  Row   2:          1  (curr_op[10:8] == 6)_1  -                             

----------------Focused Condition View-------------------
Line       82 Item    1  ((curr_op[10:8] == 7) || ~this.rst_n)
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (curr_op[10:8] == 7)         Y
            this.rst_n         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (curr_op[10:8] == 7)_0  this.rst_n                    
  Row   2:          1  (curr_op[10:8] == 7)_1  -                             
  Row   3:          1  this.rst_n_0            ~(curr_op[10:8] == 7)         
  Row   4:          1  this.rst_n_1            ~(curr_op[10:8] == 7)         

----------------Focused Condition View-------------------
Line       86 Item    1  ((count > 0) && (count < 12))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   (count > 0)         Y
  (count < 12)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count > 0)_0         -                             
  Row   2:          1  (count > 0)_1         (count < 12)                  
  Row   3:          1  (count < 12)_0        (count > 0)                   
  Row   4:          1  (count < 12)_1        (count > 0)                   

----------------Focused Condition View-------------------
Line       95 Item    1  (count == period)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (count == period)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == period)_0   -                             
  Row   2:          1  (count == period)_1   -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      25        15        10    60.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_seq_item.sv
    1                                                package SPI_slave_seq_item_pkg;
    2                                                    import shared_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_slave_seq_item extends uvm_sequence_item;
    7               1                    ***0***             `uvm_object_utils(SPI_slave_seq_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                      10001     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                      10001     
    7              10                    ***0***     
    8                                                
    9                                                        rand logic rst_n;
    10                                                       rand logic SS_n;
    11                                                       logic MOSI;
    12                                                       rand logic tx_valid;
    13                                                       rand logic [7:0] tx_data;
    14                                                       logic MISO;
    15                                                       logic rx_valid;
    16                                                       logic [9:0] rx_data;
    17                                                       logic MISO_golden;
    18                                                       logic rx_valid_golden;
    19                                                       logic [9:0] rx_data_golden;
    20                                                       rand logic [10:0] MOSI_arr;
    21                                               
    22                                                       function new(string name = "SPI_slave_seq_item");
    23              1                      30005                 super.new(name);
    24                                                       endfunction
    25                                               
    26                                                       function string convert2string();
    27              1                    ***0***                 return $sformatf("%s rst_n: %b, SS_n: %b, MOSI: %b, tx_valid: %b, tx_data: %h, 
    28                                                                               MISO: %b, rx_valid: %b, rx_data: %h,
    29                                                                               MISO_golden: %b, rx_valid_golden: %b, rx_data_golden: %h",
    30                                                                               super.convert2string(), rst_n, SS_n, MOSI, tx_valid, tx_data,
    31                                                                               MISO, rx_valid, rx_data, MISO_golden, rx_valid_golden, rx_data_golden);
    32                                                       endfunction
    33                                               
    34                                                       function string convert2string_stimulus();
    35              1                    ***0***                 return $sformatf("rst_n: %b, SS_n: %b, MOSI: %b, tx_valid: %b, tx_data: %h",
    36                                                                               rst_n, SS_n, MOSI, tx_valid, tx_data);
    37                                                       endfunction
    38                                               
    39                                                       constraint SPI_SLAVE_1 {
    40                                                           rst_n dist {1 :/ 95, 0 :/ 5};
    41                                                       }
    42                                               
    43                                                       constraint SPI_SLAVE_6 {
    44                                                           if (SS_n == 0) {
    45                                                               MOSI_arr[10:8] inside {3'b000, 3'b001, 3'b110, 3'b111};
    46                                               
    47                                                               if (!have_address) {
    48                                                                   MOSI_arr[10:8] != 3'b111;
    49                                                               }
    50                                                           }
    51                                                       }
    52                                               
    53                                                       constraint SPI_SLAVE_8 {
    54                                                           if (count > 14) {
    55                                                               tx_valid == 1;
    56                                                           } else {
    57                                                               tx_valid == 0;
    58                                                           }
    59                                                       }
    60                                               
    61                                                       function void post_randomize();
    62                                                           if (count == 0) begin
    63              1                        950                     curr_op = MOSI_arr;
    64                                                           end
    65                                               
    66                                                           if (curr_op[10:8] == 3'b111) begin
    67              1                       1247                     period = 23;
    68                                                           end else begin
    69              1                       8753                     period = 13;
    70                                                           end
    71                                               
    72                                                           if (count == period) begin
    73              1                        460                     SS_n = 1;
    74                                                           end else begin
    75              1                       9540                     SS_n = 0;
    76                                                           end
    77                                               
    78                                                           if (curr_op[10:8] == 3'b110) begin
    79              1                       1743                     have_address = 1;
    80                                                           end
    81                                               
    82                                                           if (curr_op[10:8] == 3'b111 || !rst_n) begin
    83              1                       1687                     have_address = 0;
    84                                                           end
    85                                               
    86                                                           if (count > 0 && count < 12) begin
    87              1                       7742                     MOSI = curr_op[11 - count];
    88                                                           end else begin
    89              1                       2258                     MOSI = 0;
    90                                                           end
    91                                               
    92                                                           if (!rst_n) begin
    93              1                        510                     count = 0;
    94                                                           end else begin
    95                                                               if (count == period) begin
    96              1                        439                         count = 0;
    97                                                               end else begin
    98              1                       9051                         count++;


=================================================================================
=== Instance: /SPI_slave_monitor_pkg
=== Design Unit: work.SPI_slave_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_monitor.sv
------------------------------------IF Branch------------------------------------
    45                                     10001     Count coming in to IF
    45              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string(), UVM_HIGH)
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        20         3    86.95%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_monitor.sv
    1                                                package SPI_slave_monitor_pkg;
    2                                                    import SPI_slave_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_slave_monitor extends uvm_monitor;
    7               1                    ***0***             `uvm_component_utils(SPI_slave_monitor);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        virtual SPI_slave_if SPI_slave_vif;
    10                                                       SPI_slave_seq_item seq_item;
    11                                                       uvm_analysis_port #(SPI_slave_seq_item) monitor_ap;
    12                                               
    13                                                       function new(string name = "SPI_slave_monitor", uvm_component parent = null);
    14              1                          1                 super.new(name, parent);
    15                                                       endfunction
    16                                               
    17                                                       function void build_phase(uvm_phase phase);
    18              1                          1                 super.build_phase(phase);
    19                                               
    20              1                          1                 monitor_ap = new("monitor_ap", this);
    21                                                       endfunction
    22                                               
    23                                                       task run_phase(uvm_phase phase);
    24              1                          1                 super.run_phase(phase);
    25                                               
    26              1                          1                 forever begin
    27              1                      10002                     seq_item = SPI_slave_seq_item::type_id::create("seq_item");
    28                                               
    29              1                      10002                     @(negedge SPI_slave_vif.clk);
    30                                               
    31              1                      10001                     seq_item.rst_n = SPI_slave_vif.rst_n;
    32              1                      10001                     seq_item.SS_n = SPI_slave_vif.SS_n;
    33              1                      10001                     seq_item.MOSI = SPI_slave_vif.MOSI;
    34              1                      10001                     seq_item.tx_valid = SPI_slave_vif.tx_valid;
    35              1                      10001                     seq_item.tx_data = SPI_slave_vif.tx_data;
    36              1                      10001                     seq_item.MISO = SPI_slave_vif.MISO;
    37              1                      10001                     seq_item.rx_valid = SPI_slave_vif.rx_valid;
    38              1                      10001                     seq_item.rx_data = SPI_slave_vif.rx_data;
    39              1                      10001                     seq_item.MISO_golden = SPI_slave_vif.MISO_golden;
    40              1                      10001                     seq_item.rx_valid_golden = SPI_slave_vif.rx_valid_golden;
    41              1                      10001                     seq_item.rx_data_golden = SPI_slave_vif.rx_data_golden;
    42                                               
    43              1                      10001                     monitor_ap.write(seq_item);
    44                                               
    45              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string(), UVM_HIGH)


=================================================================================
=== Instance: /SPI_slave_driver_pkg
=== Design Unit: work.SPI_slave_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_driver.sv
------------------------------------IF Branch------------------------------------
    34                                     10001     Count coming in to IF
    34              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string_stimulus(), UVM_HIGH)
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        13         3    81.25%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_driver.sv
    1                                                package SPI_slave_driver_pkg;
    2                                                    import SPI_slave_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_slave_driver extends uvm_driver #(SPI_slave_seq_item);
    7               1                    ***0***             `uvm_component_utils(SPI_slave_driver);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        virtual SPI_slave_if SPI_slave_vif;
    10                                                       SPI_slave_seq_item seq_item;
    11                                               
    12                                                       function new(string name = "SPI_slave_driver", uvm_component parent = null);
    13              1                          1                 super.new(name, parent);
    14                                                       endfunction
    15                                               
    16                                                       task run_phase(uvm_phase phase);
    17              1                          1                 super.run_phase(phase);
    18                                               
    19              1                          1                 forever begin
    20              1                      10002                     seq_item = SPI_slave_seq_item::type_id::create("seq_item");
    21                                               
    22              1                      10002                     seq_item_port.get_next_item(seq_item);
    23                                               
    24              1                      10001                     SPI_slave_vif.rst_n = seq_item.rst_n;
    25              1                      10001                     SPI_slave_vif.SS_n = seq_item.SS_n;
    26              1                      10001                     SPI_slave_vif.MOSI = seq_item.MOSI;
    27              1                      10001                     SPI_slave_vif.tx_valid = seq_item.tx_valid;
    28              1                      10001                     SPI_slave_vif.tx_data = seq_item.tx_data;
    29                                               
    30              1                      10001                     @(negedge SPI_slave_vif.clk);
    31                                               
    32              1                      10001                     seq_item_port.item_done();
    33                                               
    34              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /SPI_slave_sequencer_pkg
=== Design Unit: work.SPI_slave_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_sequencer.sv
    1                                                package SPI_slave_sequencer_pkg;
    2                                                    import SPI_slave_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_slave_sequencer extends uvm_sequencer #(SPI_slave_seq_item);
    7               1                    ***0***             `uvm_component_utils(SPI_slave_sequencer);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        function new(string name = "SPI_slave_sequencer", uvm_component parent = null);
    10              1                          1                 super.new(name, parent);


=================================================================================
=== Instance: /SPI_slave_agent_pkg
=== Design Unit: work.SPI_slave_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_agent.sv
------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              1                    ***0***                 if (!uvm_config_db #(SPI_slave_config)::get(this, "", "SPI_SLAVE_CFG", cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              1                    ***0***                     `uvm_fatal("build_phase", "unable to get config object");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    29                                         1     Count coming in to IF
    29              1                          1                 if (cfg.is_active == UVM_ACTIVE) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                         1     Count coming in to IF
    41              1                          1                 if (cfg.is_active == UVM_ACTIVE) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_agent.sv
    1                                                package SPI_slave_agent_pkg;
    2                                                    import SPI_slave_sequencer_pkg::*;
    3                                                    import SPI_slave_seq_item_pkg::*;
    4                                                    import SPI_slave_driver_pkg::*;
    5                                                    import SPI_slave_monitor_pkg::*;
    6                                                    import SPI_slave_config_pkg::*;
    7                                                    import uvm_pkg::*;
    8                                                    `include "uvm_macros.svh"
    9                                                
    10                                                   class SPI_slave_agent extends uvm_agent;
    11              1                    ***0***             `uvm_component_utils(SPI_slave_agent);
    11              2                    ***0***     
    11              3                          2     
    12                                               
    13                                                       SPI_slave_sequencer sequencer;
    14                                                       SPI_slave_driver driver;
    15                                                       SPI_slave_monitor monitor;
    16                                                       SPI_slave_config cfg;
    17                                                       uvm_analysis_port #(SPI_slave_seq_item) agent_ap;
    18                                               
    19                                                       function new(string name = "SPI_slave_agent", uvm_component parent = null);
    20              1                          1                 super.new(name, parent);
    21                                                       endfunction
    22                                               
    23                                                       function void build_phase(uvm_phase phase);
    24              1                          1                 super.build_phase(phase);
    25                                               
    26                                                           if (!uvm_config_db #(SPI_slave_config)::get(this, "", "SPI_SLAVE_CFG", cfg))
    27              1                    ***0***                     `uvm_fatal("build_phase", "unable to get config object");
    28                                               
    29                                                           if (cfg.is_active == UVM_ACTIVE) begin
    30              1                          1                     sequencer = SPI_slave_sequencer::type_id::create("sequencer", this);
    31              1                          1                     driver = SPI_slave_driver::type_id::create("driver", this);
    32                                                           end
    33                                               
    34              1                          1                 monitor = SPI_slave_monitor::type_id::create("monitor", this);
    35              1                          1                 agent_ap = new("agent_ap", this);
    36                                                       endfunction
    37                                               
    38                                                       function void connect_phase(uvm_phase phase);
    39              1                          1                 super.connect_phase(phase);
    40                                               
    41                                                           if (cfg.is_active == UVM_ACTIVE) begin
    42              1                          1                     driver.SPI_slave_vif = cfg.SPI_slave_vif;
    43              1                          1                     driver.seq_item_port.connect(sequencer.seq_item_export);
    44                                                           end
    45                                               
    46              1                          1                 monitor.SPI_slave_vif = cfg.SPI_slave_vif;
    47              1                          1                 monitor.monitor_ap.connect(agent_ap);


=================================================================================
=== Instance: /SPI_slave_cov_pkg
=== Design Unit: work.SPI_slave_cov_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins         23        23         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_slave_cov_pkg/SPI_slave_cov/cg             100.00%        100          -    Covered              
    covered/total bins:                                    23         23          -                      
    missing/total bins:                                     0         23          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_rx_data                             100.00%        100          -    Covered              
        covered/total bins:                                12         12          -                      
        missing/total bins:                                 0         12          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_SS_n                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cr_SS_n_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/SPI_slave_cov_pkg::SPI_slave_cov::cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    23         23          -                      
    missing/total bins:                                     0         23          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_rx_data                             100.00%        100          -    Covered              
        covered/total bins:                                12         12          -                      
        missing/total bins:                                 0         12          -                      
        % Hit:                                        100.00%        100          -                      
        bin all_values[0]                                3225          1          -    Covered              
        bin all_values[1]                                1999          1          -    Covered              
        bin all_values[2]                                2273          1          -    Covered              
        bin all_values[3]                                1717          1          -    Covered              
        bin write_address_write_data                      152          1          -    Covered              
        bin write_address_read_address                    254          1          -    Covered              
        bin write_data_write_address                      136          1          -    Covered              
        bin write_data_read_data                           48          1          -    Covered              
        bin read_address_write_address                    175          1          -    Covered              
        bin read_address_read_data                        120          1          -    Covered              
        bin read_data_write_data                           32          1          -    Covered              
        bin read_data_read_address                         42          1          -    Covered              
    Coverpoint cp_SS_n                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin normal_sequence                               197          1          -    Covered              
        bin read_data_sequence                             19          1          -    Covered              
        bin MOSI_related                                  439          1          -    Covered              
    Coverpoint cp_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_address                                2552          1          -    Covered              
        bin write_data                                   1197          1          -    Covered              
        bin read_address                                  916          1          -    Covered              
        bin read_data                                     633          1          -    Covered              
    Cross cr_SS_n_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <MOSI_related,read_data>                   46          1          -    Covered              
            bin <MOSI_related,write_data>                  81          1          -    Covered              
            bin <MOSI_related,read_address>                75          1          -    Covered              
            bin <MOSI_related,write_address>               77          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin SS_n_read_data                     17                     -    Occurred             
            illegal_bin SS_n_normal                       104                     -    Occurred             
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_cov_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_cov.sv
    1                                                package SPI_slave_cov_pkg;
    2                                                    import SPI_slave_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_slave_cov extends uvm_component;
    7               1                    ***0***             `uvm_component_utils(SPI_slave_cov);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        uvm_analysis_export #(SPI_slave_seq_item) cov_export;
    10                                                       uvm_tlm_analysis_fifo #(SPI_slave_seq_item) cov_fifo;
    11                                                       SPI_slave_seq_item seq_item;
    12                                               
    13                                                       covergroup cg;
    14                                                           cp_rx_data: coverpoint seq_item.rx_data[9:8] iff (seq_item.rst_n) {
    15                                                               bins all_values[] = {2'b00, 2'b01, 2'b10, 2'b11};
    16                                               
    17                                                               bins write_address_write_data = (2'b00 => 2'b01);
    18                                                               bins write_address_read_address = (2'b00 => 2'b10); 
    19                                               
    20                                                               bins write_data_write_address = (2'b01 => 2'b00);
    21                                                               bins write_data_read_data = (2'b01 => 2'b11);
    22                                               
    23                                                               bins read_address_write_address = (2'b10 => 2'b00);
    24                                                               bins read_address_read_data = (2'b10 => 2'b11);
    25                                               
    26                                                               bins read_data_write_data = (2'b11 => 2'b01);
    27                                                               bins read_data_read_address = (2'b11 => 2'b10);
    28                                                           }
    29                                               
    30                                                           cp_SS_n: coverpoint seq_item.SS_n iff (seq_item.rst_n) {
    31                                                               bins normal_sequence = (1 => 0 [*13] => 1);
    32                                                               bins read_data_sequence = (1 => 0 [*23] => 1);
    33                                               
    34                                                               bins MOSI_related = (1 => 0 [*4]);
    35                                                           }
    36                                               
    37                                                           cp_MOSI: coverpoint seq_item.MOSI iff (seq_item.rst_n) {
    38                                                               bins write_address = (0 => 0 => 0);
    39                                                               bins write_data = (0 => 0 => 1);
    40                                                               bins read_address = (1 => 1 => 0);
    41                                                               bins read_data = (1 => 1 => 1);
    42                                                           }
    43                                               
    44                                                           cr_SS_n_MOSI: cross cp_SS_n, cp_MOSI iff (seq_item.rst_n) {
    45                                                               illegal_bins SS_n_normal = binsof(cp_SS_n.normal_sequence);
    46                                                               illegal_bins SS_n_read_data = binsof(cp_SS_n.read_data_sequence);
    47                                                           }
    48                                                       endgroup
    49                                               
    50                                                       function new(string name = "SPI_slave_cov", uvm_component parent = null);
    51              1                          1                 super.new(name, parent);
    52              1                          1                 cg = new();
    53                                                       endfunction
    54                                               
    55                                                       function void build_phase(uvm_phase phase);
    56              1                          1                 super.build_phase(phase);
    57                                               
    58              1                          1                 cov_export = new("cov_export", this);
    59              1                          1                 cov_fifo = new("cov_fifo", this);
    60                                                       endfunction
    61                                               
    62                                                       function void connect_phase(uvm_phase phase);
    63              1                          1                 super.connect_phase(phase);
    64                                               
    65              1                          1                 cov_export.connect(cov_fifo.analysis_export);
    66                                                       endfunction
    67                                               
    68                                                       task run_phase(uvm_phase phase);
    69              1                          1                 super.run_phase(phase);
    70                                               
    71              1                          1                 forever begin
    72              1                      10002                     cov_fifo.get(seq_item);
    73              1                      10001                     cg.sample();


=================================================================================
=== Instance: /SPI_slave_scoreboard_pkg
=== Design Unit: work.SPI_slave_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_scoreboard.sv
------------------------------------IF Branch------------------------------------
    38                                     10001     Count coming in to IF
    38              1                    ***0***                     if (seq_item.MISO != seq_item.MISO_golden || seq_item.rx_valid != seq_item.rx_valid_golden ||
    44              1                      10001                     end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***                         `uvm_error("run_phase", $sformatf("Wrong Output: %s",
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                     10001     Count coming in to IF
    47              1                    ***0***                         `uvm_info("run_phase", $sformatf("Correct Output: %s",
                                           10001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    56                                         1     Count coming in to IF
    56              1                          1                 `uvm_info("report_phase", $sformatf("total correct: %d, total error: %d", correct_count, error_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         0         3     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_scoreboard_pkg --

  File SPI_slave_scoreboard.sv
----------------Focused Condition View-------------------
Line       38 Item    1  ((this.seq_item.MISO != this.seq_item.MISO_golden) || (this.seq_item.rx_valid != this.seq_item.rx_valid_golden) || (this.seq_item.rx_data != this.seq_item.rx_data_golden))
Condition totals: 0 of 3 input terms covered = 0.00%

                                                 Input Term   Covered  Reason for no coverage   Hint
                                                -----------  --------  -----------------------  --------------
          (this.seq_item.MISO != this.seq_item.MISO_golden)         N  '_1' not hit             Hit '_1'
  (this.seq_item.rx_valid != this.seq_item.rx_valid_golden)         N  '_1' not hit             Hit '_1'
    (this.seq_item.rx_data != this.seq_item.rx_data_golden)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                   Non-masking condition(s)      
 ---------  ---------  --------------------                                         -------------------------     
  Row   1:          1  (this.seq_item.MISO != this.seq_item.MISO_golden)_0          ~((this.seq_item.rx_valid != this.seq_item.rx_valid_golden) || (this.seq_item.rx_data != this.seq_item.rx_data_golden))
  Row   2:    ***0***  (this.seq_item.MISO != this.seq_item.MISO_golden)_1          -                             
  Row   3:          1  (this.seq_item.rx_valid != this.seq_item.rx_valid_golden)_0  (~(this.seq_item.MISO != this.seq_item.MISO_golden) && ~(this.seq_item.rx_data != this.seq_item.rx_data_golden))
  Row   4:    ***0***  (this.seq_item.rx_valid != this.seq_item.rx_valid_golden)_1  ~(this.seq_item.MISO != this.seq_item.MISO_golden)
  Row   5:          1  (this.seq_item.rx_data != this.seq_item.rx_data_golden)_0    (~(this.seq_item.MISO != this.seq_item.MISO_golden) && ~(this.seq_item.rx_valid != this.seq_item.rx_valid_golden))
  Row   6:    ***0***  (this.seq_item.rx_data != this.seq_item.rx_data_golden)_1    (~(this.seq_item.MISO != this.seq_item.MISO_golden) && ~(this.seq_item.rx_valid != this.seq_item.rx_valid_golden))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        13         5    72.22%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_scoreboard.sv
    1                                                package SPI_slave_scoreboard_pkg;
    2                                                    import SPI_slave_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_slave_scoreboard extends uvm_scoreboard;
    7               1                    ***0***             `uvm_component_utils(SPI_slave_scoreboard);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        uvm_analysis_export #(SPI_slave_seq_item) sb_export;
    10                                                       uvm_tlm_analysis_fifo #(SPI_slave_seq_item) sb_fifo;
    11                                                       SPI_slave_seq_item seq_item;
    12                                               
    13                                                       int error_count, correct_count;
    14                                               
    15                                                       function new(string name = "SPI_slave_scoreboard", uvm_component parent = null);
    16              1                          1                 super.new(name, parent);
    17                                                       endfunction
    18                                               
    19                                                       function void build_phase(uvm_phase phase);
    20              1                          1                 super.build_phase(phase);
    21                                               
    22              1                          1                 sb_export = new("sb_export", this);
    23              1                          1                 sb_fifo = new("sb_fifo", this);
    24                                                       endfunction
    25                                               
    26                                                       function void connect_phase(uvm_phase phase);
    27              1                          1                 super.connect_phase(phase);
    28                                               
    29              1                          1                 sb_export.connect(sb_fifo.analysis_export);
    30                                                       endfunction
    31                                               
    32                                                       task run_phase(uvm_phase phase);
    33              1                          1                 super.run_phase(phase);
    34                                               
    35              1                          1                 forever begin
    36              1                      10002                     sb_fifo.get(seq_item);
    37                                               
    38                                                               if (seq_item.MISO != seq_item.MISO_golden || seq_item.rx_valid != seq_item.rx_valid_golden ||
    39                                                                   seq_item.rx_data != seq_item.rx_data_golden) begin
    40              1                    ***0***                         error_count++;
    41                                               
    42              1                    ***0***                         `uvm_error("run_phase", $sformatf("Wrong Output: %s",
    43                                                                               seq_item.convert2string()));
    44                                                               end else begin
    45              1                      10001                         correct_count++;
    46                                               
    47              1                    ***0***                         `uvm_info("run_phase", $sformatf("Correct Output: %s",
    48                                                                               seq_item.convert2string()), UVM_HIGH);
    49                                                               end
    50                                                           end
    51                                                       endtask
    52                                               
    53                                                       function void report_phase(uvm_phase phase);
    54              1                          1                 super.report_phase(phase);
    55                                               
    56              1                          1                 `uvm_info("report_phase", $sformatf("total correct: %d, total error: %d", correct_count, error_count), UVM_MEDIUM);


=================================================================================
=== Instance: /SPI_slave_env_pkg
=== Design Unit: work.SPI_slave_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_env.sv
    1                                                package SPI_slave_env_pkg;
    2                                                    import SPI_slave_scoreboard_pkg::*;
    3                                                    import SPI_slave_cov_pkg::*;
    4                                                    import SPI_slave_agent_pkg::*;
    5                                                    import uvm_pkg::*;
    6                                                    `include "uvm_macros.svh"
    7                                                
    8                                                    class SPI_slave_env extends uvm_env;
    9               1                    ***0***             `uvm_component_utils(SPI_slave_env)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                                       SPI_slave_scoreboard sb;
    12                                                       SPI_slave_agent agent;
    13                                                       SPI_slave_cov cov;
    14                                               
    15                                                       function new(string name = "SPI_slave_env", uvm_component parent = null);
    16              1                          1                 super.new(name, parent);
    17                                                       endfunction
    18                                               
    19                                                       function void build_phase(uvm_phase phase);
    20              1                          1                 super.build_phase(phase);
    21                                               
    22              1                          1                 sb = SPI_slave_scoreboard::type_id::create("sb", this);
    23              1                          1                 agent = SPI_slave_agent::type_id::create("agent", this);
    24              1                          1                 cov = SPI_slave_cov::type_id::create("cov", this);
    25                                                       endfunction
    26                                               
    27                                                       function void connect_phase(uvm_phase phase);
    28              1                          1                 super.connect_phase(phase);
    29                                               
    30              1                          1                 agent.agent_ap.connect(sb.sb_export);
    31              1                          1                 agent.agent_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /SPI_slave_main_seq_pkg
=== Design Unit: work.SPI_slave_main_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_slave_main_seq_pkg/SPI_slave_main_seq/body/#ublk#223898391#16/immed__21
                     SPI_slave_main_seq.sv(21)          0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_main_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_main_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(SPI_slave_main_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(SPI_slave_main_seq);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(SPI_slave_main_seq);
    7               4                    ***0***             `uvm_object_utils(SPI_slave_main_seq);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(SPI_slave_main_seq);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(SPI_slave_main_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_main_seq_pkg --

  File SPI_slave_main_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         7         8    46.66%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_main_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_main_seq.sv
    1                                                package SPI_slave_main_seq_pkg;
    2                                                    import SPI_slave_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_slave_main_seq extends uvm_sequence #(SPI_slave_seq_item);
    7               1                    ***0***             `uvm_object_utils(SPI_slave_main_seq);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                
    9                                                        SPI_slave_seq_item seq_item;
    10                                               
    11                                                       function new(string name = "SPI_slave_main_seq");
    12              1                          1                 super.new(name);
    13                                                       endfunction
    14                                               
    15                                                       task body;
    16              1                      10000                 repeat (10000) begin
    17              1                      10000                     seq_item = SPI_slave_seq_item::type_id::create("seq_item");
    18                                               
    19              1                      10000                     start_item(seq_item);
    20                                               
    21                                                               assert(seq_item.randomize());
    22                                               
    23              1                      10000                     finish_item(seq_item);


=================================================================================
=== Instance: /SPI_slave_rst_seq_pkg
=== Design Unit: work.SPI_slave_rst_seq_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_rst_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_rst_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(SPI_slave_rst_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(SPI_slave_rst_seq);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(SPI_slave_rst_seq);
    7               4                    ***0***             `uvm_object_utils(SPI_slave_rst_seq);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(SPI_slave_rst_seq);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(SPI_slave_rst_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_rst_seq_pkg --

  File SPI_slave_rst_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         7         8    46.66%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_rst_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_rst_seq.sv
    1                                                package SPI_slave_rst_seq_pkg;
    2                                                    import SPI_slave_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_slave_rst_seq extends uvm_sequence #(SPI_slave_seq_item);
    7               1                    ***0***             `uvm_object_utils(SPI_slave_rst_seq);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                
    9                                                        SPI_slave_seq_item seq_item;
    10                                               
    11                                                       function new(string name = "SPI_slave_rst_seq");
    12              1                          1                 super.new(name);
    13                                                       endfunction
    14                                               
    15                                                       task body;
    16              1                          1                 seq_item = SPI_slave_seq_item::type_id::create("seq_item");
    17                                                           
    18              1                          1                 start_item(seq_item);
    19                                               
    20              1                          1                 seq_item.rst_n = 0;
    21                                               
    22              1                          1                 finish_item(seq_item);


=================================================================================
=== Instance: /SPI_slave_test_pkg
=== Design Unit: work.SPI_slave_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         5         7    41.66%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_test.sv
------------------------------------IF Branch------------------------------------
    30                                         1     Count coming in to IF
    30              1                    ***0***                 if (!uvm_config_db #(virtual SPI_slave_if)::get(this, "", "SPI_SLAVE_IF", SPI_slave_cfg.SPI_slave_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                   ***0***     Count coming in to IF
    31              1                    ***0***                     `uvm_fatal("build_phase", "Test - unable to get the virtual interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    43                                         1     Count coming in to IF
    43              1                          1                 `uvm_info("run_phase", "reset asserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                         1     Count coming in to IF
    47              1                          1                 `uvm_info("run_phase", "reset deasserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                         1     Count coming in to IF
    49              1                          1                 `uvm_info("run_phase", "stimulus generation started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              1                          1                 `uvm_info("run_phase", "stimulus generation ended", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        18         3    85.71%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_test.sv
    1                                                package SPI_slave_test_pkg;
    2                                                    import SPI_slave_rst_seq_pkg::*;
    3                                                    import SPI_slave_main_seq_pkg::*;
    4                                                    import SPI_slave_env_pkg::*;
    5                                                    import SPI_slave_config_pkg::*;
    6                                                    import uvm_pkg::*;
    7                                                    `include "uvm_macros.svh"
    8                                                
    9                                                    class SPI_slave_test extends uvm_test;
    10              1                    ***0***             `uvm_component_utils(SPI_slave_test)
    10              2                    ***0***     
    10              3                          4     
    11                                               
    12                                                       SPI_slave_env env;
    13                                                       SPI_slave_config SPI_slave_cfg;
    14                                                       virtual SPI_slave_if SPI_slave_vif;
    15                                                       SPI_slave_rst_seq rst_seq;
    16                                                       SPI_slave_main_seq main_seq;
    17                                               
    18                                                       function new(string name = "SPI_slave_test", uvm_component parent = null);
    19              1                          1                 super.new(name, parent);
    20                                                       endfunction
    21                                               
    22                                                       function void build_phase(uvm_phase phase);
    23              1                          1                 super.build_phase(phase);
    24                                               
    25              1                          1                 env = SPI_slave_env::type_id::create("env" ,this);
    26              1                          1                 SPI_slave_cfg = SPI_slave_config::type_id::create("SPI_slave_cfg" ,this);
    27              1                          1                 rst_seq = SPI_slave_rst_seq::type_id::create("rst_seq", this);
    28              1                          1                 main_seq = SPI_slave_main_seq::type_id::create("main_seq", this);
    29                                               
    30                                                           if (!uvm_config_db #(virtual SPI_slave_if)::get(this, "", "SPI_SLAVE_IF", SPI_slave_cfg.SPI_slave_vif))
    31              1                    ***0***                     `uvm_fatal("build_phase", "Test - unable to get the virtual interface");
    32                                               
    33              1                          1                 SPI_slave_cfg.is_active = UVM_ACTIVE;
    34                                               
    35              1                          1                 uvm_config_db #(SPI_slave_config)::set(this, "*", "SPI_SLAVE_CFG", SPI_slave_cfg);
    36                                                       endfunction
    37                                               
    38                                                       task run_phase(uvm_phase phase);
    39              1                          1                 super.run_phase(phase);
    40                                               
    41              1                          1                 phase.raise_objection(this);
    42                                               
    43              1                          1                 `uvm_info("run_phase", "reset asserted", UVM_LOW);
    44                                                           
    45              1                          1                 rst_seq.start(env.agent.sequencer);
    46                                               
    47              1                          1                 `uvm_info("run_phase", "reset deasserted", UVM_LOW);
    48                                               
    49              1                          1                 `uvm_info("run_phase", "stimulus generation started", UVM_LOW);
    50                                               
    51              1                          1                 main_seq.start(env.agent.sequencer);
    52                                               
    53              1                          1                 `uvm_info("run_phase", "stimulus generation ended", UVM_LOW);
    54                                               
    55              1                          1                 phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_slave_cov_pkg/SPI_slave_cov/cg             100.00%        100          -    Covered              
    covered/total bins:                                    23         23          -                      
    missing/total bins:                                     0         23          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_rx_data                             100.00%        100          -    Covered              
        covered/total bins:                                12         12          -                      
        missing/total bins:                                 0         12          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_SS_n                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cr_SS_n_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/SPI_slave_cov_pkg::SPI_slave_cov::cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    23         23          -                      
    missing/total bins:                                     0         23          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_rx_data                             100.00%        100          -    Covered              
        covered/total bins:                                12         12          -                      
        missing/total bins:                                 0         12          -                      
        % Hit:                                        100.00%        100          -                      
        bin all_values[0]                                3225          1          -    Covered              
        bin all_values[1]                                1999          1          -    Covered              
        bin all_values[2]                                2273          1          -    Covered              
        bin all_values[3]                                1717          1          -    Covered              
        bin write_address_write_data                      152          1          -    Covered              
        bin write_address_read_address                    254          1          -    Covered              
        bin write_data_write_address                      136          1          -    Covered              
        bin write_data_read_data                           48          1          -    Covered              
        bin read_address_write_address                    175          1          -    Covered              
        bin read_address_read_data                        120          1          -    Covered              
        bin read_data_write_data                           32          1          -    Covered              
        bin read_data_read_address                         42          1          -    Covered              
    Coverpoint cp_SS_n                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin normal_sequence                               197          1          -    Covered              
        bin read_data_sequence                             19          1          -    Covered              
        bin MOSI_related                                  439          1          -    Covered              
    Coverpoint cp_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_address                                2552          1          -    Covered              
        bin write_data                                   1197          1          -    Covered              
        bin read_address                                  916          1          -    Covered              
        bin read_data                                     633          1          -    Covered              
    Cross cr_SS_n_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <MOSI_related,read_data>                   46          1          -    Covered              
            bin <MOSI_related,write_data>                  81          1          -    Covered              
            bin <MOSI_related,read_address>                75          1          -    Covered              
            bin <MOSI_related,write_address>               77          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin SS_n_read_data                     17                     -    Occurred             
            illegal_bin SS_n_normal                       104                     -    Occurred             

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_slave_top/dut/c_rst_MISO            SLAVE  Verilog  SVA  SPI_slave.sv(188)
                                                                               511 Covered   
/SPI_slave_top/dut/c_rst_rx_valid        SLAVE  Verilog  SVA  SPI_slave.sv(191)
                                                                               511 Covered   
/SPI_slave_top/dut/c_rst_rx_data         SLAVE  Verilog  SVA  SPI_slave.sv(194)
                                                                               511 Covered   
/SPI_slave_top/dut/c_rx_valid_write_address 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(197)
                                                                                45 Covered   
/SPI_slave_top/dut/c_rx_valid_write_data SLAVE  Verilog  SVA  SPI_slave.sv(200)
                                                                                39 Covered   
/SPI_slave_top/dut/c_rx_valid_read_address 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(203)
                                                                                36 Covered   
/SPI_slave_top/dut/c_rx_valid_read_data  SLAVE  Verilog  SVA  SPI_slave.sv(206)
                                                                                23 Covered   
/SPI_slave_top/dut/c_IDLE_to_CHK_CMD     SLAVE  Verilog  SVA  SPI_slave.sv(209)
                                                                               859 Covered   
/SPI_slave_top/dut/c_CHK_CMD_to_WRITE    SLAVE  Verilog  SVA  SPI_slave.sv(212)
                                                                               436 Covered   
/SPI_slave_top/dut/c_CHK_CMD_to_READ_ADD SLAVE  Verilog  SVA  SPI_slave.sv(215)
                                                                               276 Covered   
/SPI_slave_top/dut/c_CHK_CMD_to_READ_DATA 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(218)
                                                                                98 Covered   
/SPI_slave_top/dut/c_WRITE_to_IDLE       SLAVE  Verilog  SVA  SPI_slave.sv(221)
                                                                               240 Covered   
/SPI_slave_top/dut/c_READ_ADD_to_IDLE    SLAVE  Verilog  SVA  SPI_slave.sv(224)
                                                                               134 Covered   
/SPI_slave_top/dut/c_READ_DATA_to_IDLE   SLAVE  Verilog  SVA  SPI_slave.sv(227)
                                                                                45 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 14

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_slave_top/dut/a_rst_MISO
                     SPI_slave.sv(187)                  0          1
/SPI_slave_top/dut/a_rst_rx_valid
                     SPI_slave.sv(190)                  0          1
/SPI_slave_top/dut/a_rst_rx_data
                     SPI_slave.sv(193)                  0          1
/SPI_slave_top/dut/a_rx_valid_write_address
                     SPI_slave.sv(196)                  0          1
/SPI_slave_top/dut/a_rx_valid_write_data
                     SPI_slave.sv(199)                  0          1
/SPI_slave_top/dut/a_rx_valid_read_address
                     SPI_slave.sv(202)                  0          1
/SPI_slave_top/dut/a_rx_valid_read_data
                     SPI_slave.sv(205)                  0          1
/SPI_slave_top/dut/a_IDLE_to_CHK_CMD
                     SPI_slave.sv(208)                  0          1
/SPI_slave_top/dut/a_CHK_CMD_to_WRITE
                     SPI_slave.sv(211)                  0          1
/SPI_slave_top/dut/a_CHK_CMD_to_READ_ADD
                     SPI_slave.sv(214)                  0          1
/SPI_slave_top/dut/a_CHK_CMD_to_READ_DATA
                     SPI_slave.sv(217)                  0          1
/SPI_slave_top/dut/a_WRITE_to_IDLE
                     SPI_slave.sv(220)                  0          1
/SPI_slave_top/dut/a_READ_ADD_to_IDLE
                     SPI_slave.sv(223)                  0          1
/SPI_slave_top/dut/a_READ_DATA_to_IDLE
                     SPI_slave.sv(226)                  0          1
/SPI_slave_main_seq_pkg/SPI_slave_main_seq/body/#ublk#223898391#16/immed__21
                     SPI_slave_main_seq.sv(21)          0          1

Total Coverage By Instance (filtered view): 89.28%

