// Seed: 4147967566
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  assign id_2 = id_4;
  logic id_5;
  ;
  integer id_6;
  ;
  assign id_2[1] = id_4;
  wire [1 : -1] id_7, id_8;
  wire id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd64
) (
    _id_1,
    id_2,
    id_3[id_1 : ""],
    id_4
);
  inout supply0 id_4;
  output logic [7:0] id_3;
  output tri0 id_2;
  input wire _id_1;
  assign id_2 = -1;
  assign id_3 = id_4;
  assign id_4 = id_1.find * id_4;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_2,
      id_4
  );
endmodule
