

================================================================
== Vitis HLS Report for 'prependPseudoHeader_512_s'
================================================================
* Date:           Sat Mar 18 14:38:59 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.677 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       64|    -|
|Register             |        -|     -|     1258|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1258|       96|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_143                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_150                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_154                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_157                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_161                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_180                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op21_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op34_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_327_nbreadreq_fu_62_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_48_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          16|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                        |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_sendWord_data_V_9_reg_83  |  14|          3|  512|       1536|
    |rxEng_dataBuffer1_blk_n                        |   9|          2|    1|          2|
    |rxEng_dataBuffer1_din                          |  14|          3|  577|       1731|
    |rxEng_dataBuffer5_blk_n                        |   9|          2|    1|          2|
    |rxEng_pseudoHeaderFifo_blk_n                   |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  64|         14| 1093|       3275|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+-----+----+-----+-----------+
    |                      Name                     |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                      |    1|   0|    1|          0|
    |ap_done_reg                                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_data_V_9_reg_83  |  512|   0|  512|          0|
    |firstPayload                                   |    1|   0|    1|          0|
    |prevWord_data_V_7                              |   96|   0|   96|          0|
    |state_2                                        |    1|   0|    1|          0|
    |state_2_load_reg_196                           |    1|   0|    1|          0|
    |tmp_289_reg_207                                |    1|   0|    1|          0|
    |tmp_i_327_reg_216                              |    1|   0|    1|          0|
    |tmp_i_reg_203                                  |    1|   0|    1|          0|
    |tmp_reg_233                                    |   65|   0|   65|          0|
    |trunc_ln173_reg_211                            |  576|   0|  576|          0|
    +-----------------------------------------------+-----+----+-----+-----------+
    |Total                                          | 1258|   0| 1258|          0|
    +-----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+--------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |       Source Object      |    C Type    |
+--------------------------------+-----+------+------------+--------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  prependPseudoHeader<512>|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  prependPseudoHeader<512>|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  prependPseudoHeader<512>|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  prependPseudoHeader<512>|  return value|
|ap_continue                     |   in|     1|  ap_ctrl_hs|  prependPseudoHeader<512>|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  prependPseudoHeader<512>|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  prependPseudoHeader<512>|  return value|
|rxEng_pseudoHeaderFifo_dout     |   in|  1024|     ap_fifo|    rxEng_pseudoHeaderFifo|       pointer|
|rxEng_pseudoHeaderFifo_empty_n  |   in|     1|     ap_fifo|    rxEng_pseudoHeaderFifo|       pointer|
|rxEng_pseudoHeaderFifo_read     |  out|     1|     ap_fifo|    rxEng_pseudoHeaderFifo|       pointer|
|rxEng_dataBuffer5_dout          |   in|  1024|     ap_fifo|         rxEng_dataBuffer5|       pointer|
|rxEng_dataBuffer5_empty_n       |   in|     1|     ap_fifo|         rxEng_dataBuffer5|       pointer|
|rxEng_dataBuffer5_read          |  out|     1|     ap_fifo|         rxEng_dataBuffer5|       pointer|
|rxEng_dataBuffer1_din           |  out|   577|     ap_fifo|         rxEng_dataBuffer1|       pointer|
|rxEng_dataBuffer1_full_n        |   in|     1|     ap_fifo|         rxEng_dataBuffer1|       pointer|
|rxEng_dataBuffer1_write         |  out|     1|     ap_fifo|         rxEng_dataBuffer1|       pointer|
+--------------------------------+-----+------+------------+--------------------------+--------------+

