{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 12 19:11:55 2013 " "Info: Processing started: Sat Jan 12 19:11:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "AICLK " "Info: Assuming node \"AICLK\" is an undefined clock" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AICLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SerialCLK " "Info: Detected ripple clock \"SerialCLK\" as buffer" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 199 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SerialCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AICLK register AORBStateMachineInProgress register MPCDataInternal\[11\] 50.96 MHz 19.622 ns Internal " "Info: Clock \"AICLK\" has Internal fmax of 50.96 MHz between source register \"AORBStateMachineInProgress\" and destination register \"MPCDataInternal\[11\]\" (period= 19.622 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.582 ns + Longest register register " "Info: + Longest register to register delay is 4.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AORBStateMachineInProgress 1 REG LC_X12_Y10_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y10_N2; Fanout = 2; REG Node = 'AORBStateMachineInProgress'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AORBStateMachineInProgress } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 722 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.200 ns) 1.099 ns Selector4~5 2 COMB LC_X12_Y10_N6 1 " "Info: 2: + IC(0.899 ns) + CELL(0.200 ns) = 1.099 ns; Loc. = LC_X12_Y10_N6; Fanout = 1; COMB Node = 'Selector4~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { AORBStateMachineInProgress Selector4~5 } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 386 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.387 ns) + CELL(0.200 ns) 3.686 ns Selector4~7 3 COMB LC_X16_Y8_N2 1 " "Info: 3: + IC(2.387 ns) + CELL(0.200 ns) = 3.686 ns; Loc. = LC_X16_Y8_N2; Fanout = 1; COMB Node = 'Selector4~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { Selector4~5 Selector4~7 } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 386 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 4.582 ns MPCDataInternal\[11\] 4 REG LC_X16_Y8_N3 1 " "Info: 4: + IC(0.305 ns) + CELL(0.591 ns) = 4.582 ns; Loc. = LC_X16_Y8_N3; Fanout = 1; REG Node = 'MPCDataInternal\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { Selector4~7 MPCDataInternal[11] } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 376 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.991 ns ( 21.63 % ) " "Info: Total cell delay = 0.991 ns ( 21.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.591 ns ( 78.37 % ) " "Info: Total interconnect delay = 3.591 ns ( 78.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.582 ns" { AORBStateMachineInProgress Selector4~5 Selector4~7 MPCDataInternal[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.582 ns" { AORBStateMachineInProgress {} Selector4~5 {} Selector4~7 {} MPCDataInternal[11] {} } { 0.000ns 0.899ns 2.387ns 0.305ns } { 0.000ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.520 ns - Smallest " "Info: - Smallest clock skew is -4.520 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AICLK destination 3.953 ns + Shortest register " "Info: + Shortest clock path from clock \"AICLK\" to destination register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns AICLK 1 CLK PIN_H5 813 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 813; CLK Node = 'AICLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AICLK } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns MPCDataInternal\[11\] 2 REG LC_X16_Y8_N3 1 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X16_Y8_N3; Fanout = 1; REG Node = 'MPCDataInternal\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { AICLK MPCDataInternal[11] } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 376 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { AICLK MPCDataInternal[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { AICLK {} AICLK~combout {} MPCDataInternal[11] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AICLK source 8.473 ns - Longest register " "Info: - Longest clock path from clock \"AICLK\" to source register is 8.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns AICLK 1 CLK PIN_H5 813 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 813; CLK Node = 'AICLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AICLK } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(1.294 ns) 4.329 ns SerialCLK 2 REG LC_X14_Y3_N5 54 " "Info: 2: + IC(1.872 ns) + CELL(1.294 ns) = 4.329 ns; Loc. = LC_X14_Y3_N5; Fanout = 54; REG Node = 'SerialCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { AICLK SerialCLK } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.226 ns) + CELL(0.918 ns) 8.473 ns AORBStateMachineInProgress 3 REG LC_X12_Y10_N2 2 " "Info: 3: + IC(3.226 ns) + CELL(0.918 ns) = 8.473 ns; Loc. = LC_X12_Y10_N2; Fanout = 2; REG Node = 'AORBStateMachineInProgress'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { SerialCLK AORBStateMachineInProgress } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 722 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.83 % ) " "Info: Total cell delay = 3.375 ns ( 39.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.098 ns ( 60.17 % ) " "Info: Total interconnect delay = 5.098 ns ( 60.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.473 ns" { AICLK SerialCLK AORBStateMachineInProgress } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.473 ns" { AICLK {} AICLK~combout {} SerialCLK {} AORBStateMachineInProgress {} } { 0.000ns 0.000ns 1.872ns 3.226ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { AICLK MPCDataInternal[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { AICLK {} AICLK~combout {} MPCDataInternal[11] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.473 ns" { AICLK SerialCLK AORBStateMachineInProgress } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.473 ns" { AICLK {} AICLK~combout {} SerialCLK {} AORBStateMachineInProgress {} } { 0.000ns 0.000ns 1.872ns 3.226ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 722 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 376 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 722 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 376 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.582 ns" { AORBStateMachineInProgress Selector4~5 Selector4~7 MPCDataInternal[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.582 ns" { AORBStateMachineInProgress {} Selector4~5 {} Selector4~7 {} MPCDataInternal[11] {} } { 0.000ns 0.899ns 2.387ns 0.305ns } { 0.000ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { AICLK MPCDataInternal[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { AICLK {} AICLK~combout {} MPCDataInternal[11] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.473 ns" { AICLK SerialCLK AORBStateMachineInProgress } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.473 ns" { AICLK {} AICLK~combout {} SerialCLK {} AORBStateMachineInProgress {} } { 0.000ns 0.000ns 1.872ns 3.226ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AICLK 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"AICLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LEDTrigger P_OE~reg0 AICLK 2.325 ns " "Info: Found hold time violation between source  pin or register \"LEDTrigger\" and destination pin or register \"P_OE~reg0\" for clock \"AICLK\" (Hold time is 2.325 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.520 ns + Largest " "Info: + Largest clock skew is 4.520 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AICLK destination 8.473 ns + Longest register " "Info: + Longest clock path from clock \"AICLK\" to destination register is 8.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns AICLK 1 CLK PIN_H5 813 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 813; CLK Node = 'AICLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AICLK } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(1.294 ns) 4.329 ns SerialCLK 2 REG LC_X14_Y3_N5 54 " "Info: 2: + IC(1.872 ns) + CELL(1.294 ns) = 4.329 ns; Loc. = LC_X14_Y3_N5; Fanout = 54; REG Node = 'SerialCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { AICLK SerialCLK } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.226 ns) + CELL(0.918 ns) 8.473 ns P_OE~reg0 3 REG LC_X15_Y10_N8 2 " "Info: 3: + IC(3.226 ns) + CELL(0.918 ns) = 8.473 ns; Loc. = LC_X15_Y10_N8; Fanout = 2; REG Node = 'P_OE~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { SerialCLK P_OE~reg0 } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 577 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.83 % ) " "Info: Total cell delay = 3.375 ns ( 39.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.098 ns ( 60.17 % ) " "Info: Total interconnect delay = 5.098 ns ( 60.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.473 ns" { AICLK SerialCLK P_OE~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.473 ns" { AICLK {} AICLK~combout {} SerialCLK {} P_OE~reg0 {} } { 0.000ns 0.000ns 1.872ns 3.226ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AICLK source 3.953 ns - Shortest register " "Info: - Shortest clock path from clock \"AICLK\" to source register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns AICLK 1 CLK PIN_H5 813 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 813; CLK Node = 'AICLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AICLK } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns LEDTrigger 2 REG LC_X15_Y10_N7 6 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X15_Y10_N7; Fanout = 6; REG Node = 'LEDTrigger'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { AICLK LEDTrigger } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { AICLK LEDTrigger } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { AICLK {} AICLK~combout {} LEDTrigger {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.473 ns" { AICLK SerialCLK P_OE~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.473 ns" { AICLK {} AICLK~combout {} SerialCLK {} P_OE~reg0 {} } { 0.000ns 0.000ns 1.872ns 3.226ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { AICLK LEDTrigger } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { AICLK {} AICLK~combout {} LEDTrigger {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.040 ns - Shortest register register " "Info: - Shortest register to register delay is 2.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDTrigger 1 REG LC_X15_Y10_N7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y10_N7; Fanout = 6; REG Node = 'LEDTrigger'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDTrigger } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(1.061 ns) 2.040 ns P_OE~reg0 2 REG LC_X15_Y10_N8 2 " "Info: 2: + IC(0.979 ns) + CELL(1.061 ns) = 2.040 ns; Loc. = LC_X15_Y10_N8; Fanout = 2; REG Node = 'P_OE~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { LEDTrigger P_OE~reg0 } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 577 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 52.01 % ) " "Info: Total cell delay = 1.061 ns ( 52.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 47.99 % ) " "Info: Total interconnect delay = 0.979 ns ( 47.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { LEDTrigger P_OE~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.040 ns" { LEDTrigger {} P_OE~reg0 {} } { 0.000ns 0.979ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 577 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 200 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 577 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.473 ns" { AICLK SerialCLK P_OE~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.473 ns" { AICLK {} AICLK~combout {} SerialCLK {} P_OE~reg0 {} } { 0.000ns 0.000ns 1.872ns 3.226ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { AICLK LEDTrigger } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { AICLK {} AICLK~combout {} LEDTrigger {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { LEDTrigger P_OE~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.040 ns" { LEDTrigger {} P_OE~reg0 {} } { 0.000ns 0.979ns } { 0.000ns 1.061ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MPCDataInternal\[15\] P_ADDR\[1\] AICLK 13.849 ns register " "Info: tsu for register \"MPCDataInternal\[15\]\" (data pin = \"P_ADDR\[1\]\", clock pin = \"AICLK\") is 13.849 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.469 ns + Longest pin register " "Info: + Longest pin to register delay is 17.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns P_ADDR\[1\] 1 PIN PIN_D15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_D15; Fanout = 1; PIN Node = 'P_ADDR\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_ADDR[1] } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.504 ns) + CELL(0.740 ns) 4.376 ns Equal15~4 2 COMB LC_X17_Y8_N8 4 " "Info: 2: + IC(2.504 ns) + CELL(0.740 ns) = 4.376 ns; Loc. = LC_X17_Y8_N8; Fanout = 4; COMB Node = 'Equal15~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { P_ADDR[1] Equal15~4 } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.914 ns) 6.008 ns Equal2~1 3 COMB LC_X17_Y8_N7 12 " "Info: 3: + IC(0.718 ns) + CELL(0.914 ns) = 6.008 ns; Loc. = LC_X17_Y8_N7; Fanout = 12; COMB Node = 'Equal2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { Equal15~4 Equal2~1 } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 389 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.200 ns) 8.124 ns Equal0~1 4 COMB LC_X17_Y6_N9 7 " "Info: 4: + IC(1.916 ns) + CELL(0.200 ns) = 8.124 ns; Loc. = LC_X17_Y6_N9; Fanout = 7; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { Equal2~1 Equal0~1 } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.161 ns) + CELL(0.200 ns) 12.485 ns Selector0~5 5 COMB LC_X1_Y4_N8 1 " "Info: 5: + IC(4.161 ns) + CELL(0.200 ns) = 12.485 ns; Loc. = LC_X1_Y4_N8; Fanout = 1; COMB Node = 'Selector0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.361 ns" { Equal0~1 Selector0~5 } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 386 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.888 ns) + CELL(0.200 ns) 16.573 ns Selector0~10 6 COMB LC_X18_Y4_N3 1 " "Info: 6: + IC(3.888 ns) + CELL(0.200 ns) = 16.573 ns; Loc. = LC_X18_Y4_N3; Fanout = 1; COMB Node = 'Selector0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.088 ns" { Selector0~5 Selector0~10 } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 386 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 17.469 ns MPCDataInternal\[15\] 7 REG LC_X18_Y4_N4 1 " "Info: 7: + IC(0.305 ns) + CELL(0.591 ns) = 17.469 ns; Loc. = LC_X18_Y4_N4; Fanout = 1; REG Node = 'MPCDataInternal\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { Selector0~10 MPCDataInternal[15] } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 376 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.977 ns ( 22.77 % ) " "Info: Total cell delay = 3.977 ns ( 22.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.492 ns ( 77.23 % ) " "Info: Total interconnect delay = 13.492 ns ( 77.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.469 ns" { P_ADDR[1] Equal15~4 Equal2~1 Equal0~1 Selector0~5 Selector0~10 MPCDataInternal[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.469 ns" { P_ADDR[1] {} P_ADDR[1]~combout {} Equal15~4 {} Equal2~1 {} Equal0~1 {} Selector0~5 {} Selector0~10 {} MPCDataInternal[15] {} } { 0.000ns 0.000ns 2.504ns 0.718ns 1.916ns 4.161ns 3.888ns 0.305ns } { 0.000ns 1.132ns 0.740ns 0.914ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 376 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AICLK destination 3.953 ns - Shortest register " "Info: - Shortest clock path from clock \"AICLK\" to destination register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns AICLK 1 CLK PIN_H5 813 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 813; CLK Node = 'AICLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AICLK } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.918 ns) 3.953 ns MPCDataInternal\[15\] 2 REG LC_X18_Y4_N4 1 " "Info: 2: + IC(1.872 ns) + CELL(0.918 ns) = 3.953 ns; Loc. = LC_X18_Y4_N4; Fanout = 1; REG Node = 'MPCDataInternal\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { AICLK MPCDataInternal[15] } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 376 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 52.64 % ) " "Info: Total cell delay = 2.081 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.872 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { AICLK MPCDataInternal[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { AICLK {} AICLK~combout {} MPCDataInternal[15] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.469 ns" { P_ADDR[1] Equal15~4 Equal2~1 Equal0~1 Selector0~5 Selector0~10 MPCDataInternal[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.469 ns" { P_ADDR[1] {} P_ADDR[1]~combout {} Equal15~4 {} Equal2~1 {} Equal0~1 {} Selector0~5 {} Selector0~10 {} MPCDataInternal[15] {} } { 0.000ns 0.000ns 2.504ns 0.718ns 1.916ns 4.161ns 3.888ns 0.305ns } { 0.000ns 1.132ns 0.740ns 0.914ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { AICLK MPCDataInternal[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { AICLK {} AICLK~combout {} MPCDataInternal[15] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "AICLK CLEAR3 CLEAR1~reg0 15.783 ns register " "Info: tco from clock \"AICLK\" to destination pin \"CLEAR3\" through register \"CLEAR1~reg0\" is 15.783 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AICLK source 8.473 ns + Longest register " "Info: + Longest clock path from clock \"AICLK\" to source register is 8.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns AICLK 1 CLK PIN_H5 813 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 813; CLK Node = 'AICLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AICLK } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(1.294 ns) 4.329 ns SerialCLK 2 REG LC_X14_Y3_N5 54 " "Info: 2: + IC(1.872 ns) + CELL(1.294 ns) = 4.329 ns; Loc. = LC_X14_Y3_N5; Fanout = 54; REG Node = 'SerialCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { AICLK SerialCLK } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.226 ns) + CELL(0.918 ns) 8.473 ns CLEAR1~reg0 3 REG LC_X12_Y4_N0 5 " "Info: 3: + IC(3.226 ns) + CELL(0.918 ns) = 8.473 ns; Loc. = LC_X12_Y4_N0; Fanout = 5; REG Node = 'CLEAR1~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { SerialCLK CLEAR1~reg0 } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 634 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.83 % ) " "Info: Total cell delay = 3.375 ns ( 39.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.098 ns ( 60.17 % ) " "Info: Total interconnect delay = 5.098 ns ( 60.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.473 ns" { AICLK SerialCLK CLEAR1~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.473 ns" { AICLK {} AICLK~combout {} SerialCLK {} CLEAR1~reg0 {} } { 0.000ns 0.000ns 1.872ns 3.226ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 634 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.934 ns + Longest register pin " "Info: + Longest register to pin delay is 6.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLEAR1~reg0 1 REG LC_X12_Y4_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y4_N0; Fanout = 5; REG Node = 'CLEAR1~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR1~reg0 } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 634 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.612 ns) + CELL(2.322 ns) 6.934 ns CLEAR3 2 PIN PIN_E1 0 " "Info: 2: + IC(4.612 ns) + CELL(2.322 ns) = 6.934 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = 'CLEAR3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { CLEAR1~reg0 CLEAR3 } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 33.49 % ) " "Info: Total cell delay = 2.322 ns ( 33.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.612 ns ( 66.51 % ) " "Info: Total interconnect delay = 4.612 ns ( 66.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { CLEAR1~reg0 CLEAR3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { CLEAR1~reg0 {} CLEAR3 {} } { 0.000ns 4.612ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.473 ns" { AICLK SerialCLK CLEAR1~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.473 ns" { AICLK {} AICLK~combout {} SerialCLK {} CLEAR1~reg0 {} } { 0.000ns 0.000ns 1.872ns 3.226ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { CLEAR1~reg0 CLEAR3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { CLEAR1~reg0 {} CLEAR3 {} } { 0.000ns 4.612ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "P_OEn P_DATA\[7\] 11.209 ns Longest " "Info: Longest tpd from source pin \"P_OEn\" to destination pin \"P_DATA\[7\]\" is 11.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns P_OEn 1 PIN PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_A13; Fanout = 2; PIN Node = 'P_OEn'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_OEn } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.474 ns) + CELL(0.511 ns) 5.117 ns P_DATA~32 2 COMB LC_X20_Y8_N4 32 " "Info: 2: + IC(3.474 ns) + CELL(0.511 ns) = 5.117 ns; Loc. = LC_X20_Y8_N4; Fanout = 32; COMB Node = 'P_DATA~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.985 ns" { P_OEn P_DATA~32 } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.488 ns) + CELL(1.604 ns) 11.209 ns P_DATA\[7\] 3 PIN PIN_C6 0 " "Info: 3: + IC(4.488 ns) + CELL(1.604 ns) = 11.209 ns; Loc. = PIN_C6; Fanout = 0; PIN Node = 'P_DATA\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.092 ns" { P_DATA~32 P_DATA[7] } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.247 ns ( 28.97 % ) " "Info: Total cell delay = 3.247 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.962 ns ( 71.03 % ) " "Info: Total interconnect delay = 7.962 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.209 ns" { P_OEn P_DATA~32 P_DATA[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.209 ns" { P_OEn {} P_OEn~combout {} P_DATA~32 {} P_DATA[7] {} } { 0.000ns 0.000ns 3.474ns 4.488ns } { 0.000ns 1.132ns 0.511ns 1.604ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "AORBChannel\[0\] RST_INn AICLK 0.872 ns register " "Info: th for register \"AORBChannel\[0\]\" (data pin = \"RST_INn\", clock pin = \"AICLK\") is 0.872 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AICLK destination 8.473 ns + Longest register " "Info: + Longest clock path from clock \"AICLK\" to destination register is 8.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns AICLK 1 CLK PIN_H5 813 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 813; CLK Node = 'AICLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AICLK } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(1.294 ns) 4.329 ns SerialCLK 2 REG LC_X14_Y3_N5 54 " "Info: 2: + IC(1.872 ns) + CELL(1.294 ns) = 4.329 ns; Loc. = LC_X14_Y3_N5; Fanout = 54; REG Node = 'SerialCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { AICLK SerialCLK } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.226 ns) + CELL(0.918 ns) 8.473 ns AORBChannel\[0\] 3 REG LC_X15_Y7_N6 5 " "Info: 3: + IC(3.226 ns) + CELL(0.918 ns) = 8.473 ns; Loc. = LC_X15_Y7_N6; Fanout = 5; REG Node = 'AORBChannel\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { SerialCLK AORBChannel[0] } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 722 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 39.83 % ) " "Info: Total cell delay = 3.375 ns ( 39.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.098 ns ( 60.17 % ) " "Info: Total interconnect delay = 5.098 ns ( 60.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.473 ns" { AICLK SerialCLK AORBChannel[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.473 ns" { AICLK {} AICLK~combout {} SerialCLK {} AORBChannel[0] {} } { 0.000ns 0.000ns 1.872ns 3.226ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 722 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.822 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RST_INn 1 PIN PIN_D4 266 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_D4; Fanout = 266; PIN Node = 'RST_INn'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_INn } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.886 ns) + CELL(0.804 ns) 7.822 ns AORBChannel\[0\] 2 REG LC_X15_Y7_N6 5 " "Info: 2: + IC(5.886 ns) + CELL(0.804 ns) = 7.822 ns; Loc. = LC_X15_Y7_N6; Fanout = 5; REG Node = 'AORBChannel\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.690 ns" { RST_INn AORBChannel[0] } "NODE_NAME" } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/IOP_ADC_30bit_2/IOP_ADCmodf2/IOP_Analog_Proto.vhd" 722 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 24.75 % ) " "Info: Total cell delay = 1.936 ns ( 24.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.886 ns ( 75.25 % ) " "Info: Total interconnect delay = 5.886 ns ( 75.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.822 ns" { RST_INn AORBChannel[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.822 ns" { RST_INn {} RST_INn~combout {} AORBChannel[0] {} } { 0.000ns 0.000ns 5.886ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.473 ns" { AICLK SerialCLK AORBChannel[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.473 ns" { AICLK {} AICLK~combout {} SerialCLK {} AORBChannel[0] {} } { 0.000ns 0.000ns 1.872ns 3.226ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.822 ns" { RST_INn AORBChannel[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.822 ns" { RST_INn {} RST_INn~combout {} AORBChannel[0] {} } { 0.000ns 0.000ns 5.886ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 12 19:11:58 2013 " "Info: Processing ended: Sat Jan 12 19:11:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
