<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\TangPrimer20K_LUT-Network\primer25k\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>H:\git\TangPrimer20K_LUT-Network\primer25k\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Feb 23 01:44:14 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>12365</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10483</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>12</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>73</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>621</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Base</td>
<td>80.000</td>
<td>12.500
<td>0.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk </td>
</tr>
<tr>
<td>mem_clk</td>
<td>Base</td>
<td>7.519</td>
<td>132.996
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>memory_clk </td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_vsync_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>Pout_vs_dn[2]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Pout_vs_dn_2_s0/Q </td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>6.667</td>
<td>150.000
<td>0.000</td>
<td>3.333</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>pll_tmds/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>3.158</td>
<td>316.667
<td>0.000</td>
<td>1.579</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_tmds/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>15.789</td>
<td>63.333
<td>0.000</td>
<td>7.895</td>
<td>pll_tmds/PLLA_inst/CLKOUT0</td>
<td>pll_tmds/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cmos_16bit_clk</td>
<td>12.500(MHz)</td>
<td>111.456(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>mem_clk</td>
<td>132.996(MHz)</td>
<td style="color: #FF0000;" class = "error">132.013(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cmos_pclk</td>
<td>25.000(MHz)</td>
<td>579.082(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>98.765(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>117.365(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>Pout_vs_dn[2]</td>
<td>100.000(MHz)</td>
<td>648.298(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>130.837(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>150.000(MHz)</td>
<td style="color: #FF0000;" class = "error">149.212(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>63.333(MHz)</td>
<td>87.712(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cmos_vsync!</h4>
<h4>No timing paths to get frequency of pll_tmds/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Setup</td>
<td>-0.226</td>
<td>8</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Pout_vs_dn[2]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Pout_vs_dn[2]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>-0.035</td>
<td>1</td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_tmds/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_tmds/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.394</td>
<td>bin_img[26]_5_s0/Q</td>
<td>bin_view_s0/D</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.053</td>
<td>1.277</td>
<td>9.144</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.580</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.522</td>
<td>6.293</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.472</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.517</td>
<td>6.190</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.342</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_0.lut_0_ff_s0/Q</td>
<td>mnist_view_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.053</td>
<td>0.909</td>
<td>4.386</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.280</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_15_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.517</td>
<td>5.997</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.265</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.507</td>
<td>5.992</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.224</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.507</td>
<td>5.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.218</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.517</td>
<td>5.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.074</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.504</td>
<td>5.805</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.074</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.504</td>
<td>5.805</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.036</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_14_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.539</td>
<td>5.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.891</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.513</td>
<td>5.612</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.882</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.504</td>
<td>5.612</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.858</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.531</td>
<td>5.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.843</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.539</td>
<td>5.539</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.753</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_15_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.539</td>
<td>5.449</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.663</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.522</td>
<td>5.375</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.631</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_13_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.533</td>
<td>5.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.427</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.520</td>
<td>5.141</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.346</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.530</td>
<td>5.051</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.278</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_14_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.523</td>
<td>4.990</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.277</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.533</td>
<td>4.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.275</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.526</td>
<td>4.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.246</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.520</td>
<td>4.960</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.127</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>1.507</td>
<td>4.606</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.025</td>
<td>prev_vsync_s0/D</td>
<td>prev_vsync_s0/D</td>
<td>cmos_vsync:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.014</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.703</td>
<td>vga_timing_m0/hs_reg_s7/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.298</td>
<td>0.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.569</td>
<td>vga_timing_m0/rd_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.299</td>
<td>0.741</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.423</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.264</td>
<td>0.852</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.343</td>
<td>bin_shr[17]_7_s0/Q</td>
<td>bin_img[17]_7_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.343</td>
<td>bin_shr[1]_25_s0/Q</td>
<td>bin_img[1]_25_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.343</td>
<td>bin_shr[5]_7_s0/Q</td>
<td>bin_img[5]_7_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.343</td>
<td>bin_shr[5]_9_s0/Q</td>
<td>bin_img[5]_9_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.343</td>
<td>bin_shr[5]_23_s0/Q</td>
<td>bin_img[5]_23_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.343</td>
<td>bin_shr[6]_7_s0/Q</td>
<td>bin_img[6]_7_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.343</td>
<td>bin_shr[13]_16_s0/Q</td>
<td>bin_img[13]_16_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.343</td>
<td>bin_shr[15]_17_s0/Q</td>
<td>bin_img[15]_17_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.343</td>
<td>bin_shr[21]_22_s0/Q</td>
<td>bin_img[21]_22_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.343</td>
<td>bin_shr[3]_4_s0/Q</td>
<td>bin_img[3]_4_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.343</td>
<td>bin_shr[4]_8_s0/Q</td>
<td>bin_img[4]_8_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.343</td>
<td>bin_shr[5]_2_s0/Q</td>
<td>bin_img[5]_2_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.343</td>
<td>bin_shr[6]_6_s0/Q</td>
<td>bin_img[6]_6_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.343</td>
<td>bin_shr[7]_7_s0/Q</td>
<td>bin_img[7]_7_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.343</td>
<td>bin_shr[10]_15_s0/Q</td>
<td>bin_img[10]_15_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.343</td>
<td>bin_shr[11]_10_s0/Q</td>
<td>bin_img[11]_10_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.343</td>
<td>bin_shr[12]_4_s0/Q</td>
<td>bin_img[12]_4_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.343</td>
<td>bin_shr[12]_5_s0/Q</td>
<td>bin_img[12]_5_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.343</td>
<td>bin_shr[15]_2_s0/Q</td>
<td>bin_img[15]_2_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.343</td>
<td>bin_shr[16]_4_s0/Q</td>
<td>bin_img[16]_4_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.343</td>
<td>bin_shr[18]_8_s0/Q</td>
<td>bin_img[18]_8_s0/D</td>
<td>cmos_16bit_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.760</td>
<td>0.454</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.515</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.028</td>
<td>2.443</td>
</tr>
<tr>
<td>2</td>
<td>0.519</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.010</td>
<td>2.457</td>
</tr>
<tr>
<td>3</td>
<td>0.519</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.006</td>
<td>2.461</td>
</tr>
<tr>
<td>4</td>
<td>0.519</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.010</td>
<td>2.457</td>
</tr>
<tr>
<td>5</td>
<td>0.519</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.010</td>
<td>2.457</td>
</tr>
<tr>
<td>6</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_14_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>7</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>8</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>9</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>10</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>11</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>12</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>13</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>14</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>15</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>16</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>17</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_14_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>18</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.013</td>
<td>2.449</td>
</tr>
<tr>
<td>19</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.013</td>
<td>2.449</td>
</tr>
<tr>
<td>20</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.013</td>
<td>2.449</td>
</tr>
<tr>
<td>21</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>22</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>23</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>24</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.007</td>
<td>2.455</td>
</tr>
<tr>
<td>25</td>
<td>0.524</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>3.333</td>
<td>0.013</td>
<td>2.449</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.360</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-0.869</td>
<td>1.075</td>
</tr>
<tr>
<td>2</td>
<td>0.365</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-0.864</td>
<td>1.075</td>
</tr>
<tr>
<td>3</td>
<td>0.376</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-0.000</td>
<td>-0.845</td>
<td>1.068</td>
</tr>
<tr>
<td>4</td>
<td>1.880</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>-0.001</td>
<td>0.442</td>
</tr>
<tr>
<td>5</td>
<td>1.880</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>-0.001</td>
<td>0.442</td>
</tr>
<tr>
<td>6</td>
<td>1.880</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>-0.001</td>
<td>0.442</td>
</tr>
<tr>
<td>7</td>
<td>1.887</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_4_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>-0.002</td>
<td>0.450</td>
</tr>
<tr>
<td>8</td>
<td>1.892</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_8_s0/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>0.003</td>
<td>0.450</td>
</tr>
<tr>
<td>9</td>
<td>2.005</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_0_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>-0.006</td>
<td>0.572</td>
</tr>
<tr>
<td>10</td>
<td>2.005</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_5_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>-0.006</td>
<td>0.572</td>
</tr>
<tr>
<td>11</td>
<td>2.010</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>0.001</td>
<td>0.570</td>
</tr>
<tr>
<td>12</td>
<td>2.010</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>0.001</td>
<td>0.570</td>
</tr>
<tr>
<td>13</td>
<td>2.019</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_4_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>0.002</td>
<td>0.577</td>
</tr>
<tr>
<td>14</td>
<td>2.019</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_7_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>0.002</td>
<td>0.577</td>
</tr>
<tr>
<td>15</td>
<td>2.145</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full_s0/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>0.009</td>
<td>0.697</td>
</tr>
<tr>
<td>16</td>
<td>2.146</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_3_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>0.007</td>
<td>0.700</td>
</tr>
<tr>
<td>17</td>
<td>2.153</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_8_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>0.002</td>
<td>0.712</td>
</tr>
<tr>
<td>18</td>
<td>2.153</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_11_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>0.002</td>
<td>0.712</td>
</tr>
<tr>
<td>19</td>
<td>2.153</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_11_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>0.002</td>
<td>0.712</td>
</tr>
<tr>
<td>20</td>
<td>2.270</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>0.004</td>
<td>0.827</td>
</tr>
<tr>
<td>21</td>
<td>2.272</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_7_s0/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>0.014</td>
<td>0.820</td>
</tr>
<tr>
<td>22</td>
<td>2.272</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_6_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>0.014</td>
<td>0.820</td>
</tr>
<tr>
<td>23</td>
<td>2.280</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>-0.008</td>
<td>0.850</td>
</tr>
<tr>
<td>24</td>
<td>2.285</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_9_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>-0.003</td>
<td>0.850</td>
</tr>
<tr>
<td>25</td>
<td>2.392</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s1/CLEAR</td>
<td>mem_clk:[F]</td>
<td>mem_clk:[R]</td>
<td>-1.250</td>
<td>-0.004</td>
<td>0.957</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-0.249</td>
<td>0.751</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>mem_clk</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>2</td>
<td>-0.249</td>
<td>0.751</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>mem_clk</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>-0.244</td>
<td>0.756</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>mem_clk</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>-0.244</td>
<td>0.756</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>mem_clk</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>-0.244</td>
<td>0.756</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>mem_clk</td>
<td>sdram_controller0/sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>-0.240</td>
<td>0.760</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>mem_clk</td>
<td>sdram_controller0/sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>0.493</td>
<td>0.743</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>mem_clk</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.497</td>
<td>0.747</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>mem_clk</td>
<td>sdram_controller0/sdrc_top_inst/U0/Count_cmd_delay_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>0.497</td>
<td>0.747</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>mem_clk</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_autorefresh_ack_s2</td>
</tr>
<tr>
<td>10</td>
<td>0.497</td>
<td>0.747</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>mem_clk</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>531.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>521.916</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_img[26]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_view_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>520.000</td>
<td>520.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>520.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>521.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>522.166</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td>bin_img[26]_5_s0/CLK</td>
</tr>
<tr>
<td>522.549</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C36[0][B]</td>
<td style=" font-weight:bold;">bin_img[26]_5_s0/Q</td>
</tr>
<tr>
<td>527.376</td>
<td>4.828</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[3][B]</td>
<td>n5208_s79/I1</td>
</tr>
<tr>
<td>527.874</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C39[3][B]</td>
<td style=" background: #97FFFF;">n5208_s79/F</td>
</tr>
<tr>
<td>527.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[3][A]</td>
<td>n5208_s53/I1</td>
</tr>
<tr>
<td>528.010</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C39[3][A]</td>
<td style=" background: #97FFFF;">n5208_s53/O</td>
</tr>
<tr>
<td>528.167</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[3][A]</td>
<td>n5379_s61/I1</td>
</tr>
<tr>
<td>528.665</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C38[3][A]</td>
<td style=" background: #97FFFF;">n5379_s61/F</td>
</tr>
<tr>
<td>529.072</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td>n5379_s49/I0</td>
</tr>
<tr>
<td>529.570</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C35[3][B]</td>
<td style=" background: #97FFFF;">n5379_s49/F</td>
</tr>
<tr>
<td>530.587</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[3][A]</td>
<td>n5379_s113/I1</td>
</tr>
<tr>
<td>531.085</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C33[3][A]</td>
<td style=" background: #97FFFF;">n5379_s113/F</td>
</tr>
<tr>
<td>531.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[3][A]</td>
<td>n5379_s111/I0</td>
</tr>
<tr>
<td>531.221</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C33[3][A]</td>
<td style=" background: #97FFFF;">n5379_s111/O</td>
</tr>
<tr>
<td>531.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>n5379_s41/I0</td>
</tr>
<tr>
<td>531.307</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">n5379_s41/O</td>
</tr>
<tr>
<td>531.310</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td style=" font-weight:bold;">bin_view_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>521.053</td>
<td>521.053</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>521.053</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>521.053</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>LEFTSIDE[0]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>521.941</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>bin_view_s0/CLK</td>
</tr>
<tr>
<td>521.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_view_s0</td>
</tr>
<tr>
<td>521.916</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>bin_view_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.277</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.349, 25.687%; route: 6.412, 70.130%; tC2Q: 0.382, 4.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.889, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.699</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/CLK</td>
</tr>
<tr>
<td>54.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C63[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
</tr>
<tr>
<td>55.024</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I3</td>
</tr>
<tr>
<td>55.541</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>55.878</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s19/I2</td>
</tr>
<tr>
<td>56.404</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s19/F</td>
</tr>
<tr>
<td>56.604</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s22/I2</td>
</tr>
<tr>
<td>57.131</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R32C65[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s22/F</td>
</tr>
<tr>
<td>57.499</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C67[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s24/I1</td>
</tr>
<tr>
<td>57.961</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C67[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s24/F</td>
</tr>
<tr>
<td>58.123</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s17/I1</td>
</tr>
<tr>
<td>58.639</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C67[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s17/F</td>
</tr>
<tr>
<td>58.797</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C66[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s16/I2</td>
</tr>
<tr>
<td>59.318</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C66[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s16/F</td>
</tr>
<tr>
<td>59.476</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C66[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s13/I3</td>
</tr>
<tr>
<td>59.992</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C66[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s13/F</td>
</tr>
<tr>
<td>59.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C66[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.511</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C66[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0/CLK</td>
</tr>
<tr>
<td>55.476</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0</td>
</tr>
<tr>
<td>55.412</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C66[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 36.898%; route: 2.334, 63.102%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.584, 56.953%; route: 2.326, 36.969%; tC2Q: 0.382, 6.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.879, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.683</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/CLK</td>
</tr>
<tr>
<td>54.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
</tr>
<tr>
<td>54.643</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/I0</td>
</tr>
<tr>
<td>55.104</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/F</td>
</tr>
<tr>
<td>55.452</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/I0</td>
</tr>
<tr>
<td>56.008</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/COUT</td>
</tr>
<tr>
<td>56.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/CIN</td>
</tr>
<tr>
<td>56.058</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/COUT</td>
</tr>
<tr>
<td>56.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/CIN</td>
</tr>
<tr>
<td>56.108</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/COUT</td>
</tr>
<tr>
<td>56.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/CIN</td>
</tr>
<tr>
<td>56.158</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/COUT</td>
</tr>
<tr>
<td>56.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/CIN</td>
</tr>
<tr>
<td>56.208</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/COUT</td>
</tr>
<tr>
<td>56.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/CIN</td>
</tr>
<tr>
<td>56.258</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/COUT</td>
</tr>
<tr>
<td>56.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/CIN</td>
</tr>
<tr>
<td>56.308</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/COUT</td>
</tr>
<tr>
<td>56.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/CIN</td>
</tr>
<tr>
<td>56.358</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/COUT</td>
</tr>
<tr>
<td>56.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/CIN</td>
</tr>
<tr>
<td>56.408</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/COUT</td>
</tr>
<tr>
<td>56.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/CIN</td>
</tr>
<tr>
<td>56.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/COUT</td>
</tr>
<tr>
<td>56.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/CIN</td>
</tr>
<tr>
<td>56.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/COUT</td>
</tr>
<tr>
<td>56.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/CIN</td>
</tr>
<tr>
<td>56.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/COUT</td>
</tr>
<tr>
<td>56.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/CIN</td>
</tr>
<tr>
<td>56.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/COUT</td>
</tr>
<tr>
<td>56.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/CIN</td>
</tr>
<tr>
<td>56.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C65[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/COUT</td>
</tr>
<tr>
<td>57.324</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/I1</td>
</tr>
<tr>
<td>57.822</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C62[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/F</td>
</tr>
<tr>
<td>59.357</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n326_s1/I3</td>
</tr>
<tr>
<td>59.873</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C67[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n326_s1/F</td>
</tr>
<tr>
<td>59.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.499</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1/CLK</td>
</tr>
<tr>
<td>55.464</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
<tr>
<td>55.401</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C67[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.517</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 37.064%; route: 2.318, 62.936%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.681, 43.316%; route: 3.126, 50.505%; tC2Q: 0.382, 6.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1126.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1121.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_0.lut_0_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mnist_view_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1120.000</td>
<td>1120.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1120.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>1120.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>1121.817</td>
<td>1.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C56[0][A]</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_0.lut_0_ff_s0/CLK</td>
</tr>
<tr>
<td>1122.199</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C56[0][A]</td>
<td style=" font-weight:bold;">u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_0.lut_0_ff_s0/Q</td>
</tr>
<tr>
<td>1123.284</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C55[1][A]</td>
<td>n5425_s29/I1</td>
</tr>
<tr>
<td>1123.801</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[1][A]</td>
<td style=" background: #97FFFF;">n5425_s29/F</td>
</tr>
<tr>
<td>1123.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C55[1][A]</td>
<td>n5425_s27/I0</td>
</tr>
<tr>
<td>1123.937</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[1][A]</td>
<td style=" background: #97FFFF;">n5425_s27/O</td>
</tr>
<tr>
<td>1123.937</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td>n5425_s24/I0</td>
</tr>
<tr>
<td>1124.023</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C55[0][B]</td>
<td style=" background: #97FFFF;">n5425_s24/O</td>
</tr>
<tr>
<td>1125.677</td>
<td>1.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>n5425_s25/I2</td>
</tr>
<tr>
<td>1126.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n5425_s25/F</td>
</tr>
<tr>
<td>1126.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">mnist_view_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1121.053</td>
<td>1121.053</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1121.053</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1121.053</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>LEFTSIDE[0]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1121.960</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>mnist_view_s0/CLK</td>
</tr>
<tr>
<td>1121.925</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mnist_view_s0</td>
</tr>
<tr>
<td>1121.861</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>mnist_view_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.909</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.817, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.265, 28.840%; route: 2.739, 62.439%; tC2Q: 0.382, 8.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.908, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.683</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/CLK</td>
</tr>
<tr>
<td>54.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
</tr>
<tr>
<td>54.643</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/I0</td>
</tr>
<tr>
<td>55.104</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/F</td>
</tr>
<tr>
<td>55.452</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/I0</td>
</tr>
<tr>
<td>56.008</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/COUT</td>
</tr>
<tr>
<td>56.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/CIN</td>
</tr>
<tr>
<td>56.058</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/COUT</td>
</tr>
<tr>
<td>56.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/CIN</td>
</tr>
<tr>
<td>56.108</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/COUT</td>
</tr>
<tr>
<td>56.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/CIN</td>
</tr>
<tr>
<td>56.158</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/COUT</td>
</tr>
<tr>
<td>56.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/CIN</td>
</tr>
<tr>
<td>56.208</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/COUT</td>
</tr>
<tr>
<td>56.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/CIN</td>
</tr>
<tr>
<td>56.258</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/COUT</td>
</tr>
<tr>
<td>56.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/CIN</td>
</tr>
<tr>
<td>56.308</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/COUT</td>
</tr>
<tr>
<td>56.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/CIN</td>
</tr>
<tr>
<td>56.358</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/COUT</td>
</tr>
<tr>
<td>56.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/CIN</td>
</tr>
<tr>
<td>56.408</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/COUT</td>
</tr>
<tr>
<td>56.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/CIN</td>
</tr>
<tr>
<td>56.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/COUT</td>
</tr>
<tr>
<td>56.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/CIN</td>
</tr>
<tr>
<td>56.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/COUT</td>
</tr>
<tr>
<td>56.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/CIN</td>
</tr>
<tr>
<td>56.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/COUT</td>
</tr>
<tr>
<td>56.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/CIN</td>
</tr>
<tr>
<td>56.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/COUT</td>
</tr>
<tr>
<td>56.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/CIN</td>
</tr>
<tr>
<td>56.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C65[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/COUT</td>
</tr>
<tr>
<td>57.324</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/I1</td>
</tr>
<tr>
<td>57.822</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C62[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/F</td>
</tr>
<tr>
<td>59.219</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s2/I3</td>
</tr>
<tr>
<td>59.680</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C67[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s2/F</td>
</tr>
<tr>
<td>59.680</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.499</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_15_s1/CLK</td>
</tr>
<tr>
<td>55.464</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_15_s1</td>
</tr>
<tr>
<td>55.401</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C67[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.517</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 37.064%; route: 2.318, 62.936%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.626, 43.789%; route: 2.989, 49.833%; tC2Q: 0.382, 6.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.683</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/CLK</td>
</tr>
<tr>
<td>54.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
</tr>
<tr>
<td>54.643</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/I0</td>
</tr>
<tr>
<td>55.104</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/F</td>
</tr>
<tr>
<td>55.452</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/I0</td>
</tr>
<tr>
<td>56.008</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/COUT</td>
</tr>
<tr>
<td>56.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/CIN</td>
</tr>
<tr>
<td>56.058</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/COUT</td>
</tr>
<tr>
<td>56.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/CIN</td>
</tr>
<tr>
<td>56.108</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/COUT</td>
</tr>
<tr>
<td>56.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/CIN</td>
</tr>
<tr>
<td>56.158</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/COUT</td>
</tr>
<tr>
<td>56.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/CIN</td>
</tr>
<tr>
<td>56.208</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/COUT</td>
</tr>
<tr>
<td>56.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/CIN</td>
</tr>
<tr>
<td>56.258</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/COUT</td>
</tr>
<tr>
<td>56.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/CIN</td>
</tr>
<tr>
<td>56.308</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/COUT</td>
</tr>
<tr>
<td>56.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/CIN</td>
</tr>
<tr>
<td>56.358</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/COUT</td>
</tr>
<tr>
<td>56.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/CIN</td>
</tr>
<tr>
<td>56.408</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/COUT</td>
</tr>
<tr>
<td>56.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/CIN</td>
</tr>
<tr>
<td>56.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/COUT</td>
</tr>
<tr>
<td>56.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/CIN</td>
</tr>
<tr>
<td>56.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/COUT</td>
</tr>
<tr>
<td>56.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/CIN</td>
</tr>
<tr>
<td>56.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/COUT</td>
</tr>
<tr>
<td>56.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/CIN</td>
</tr>
<tr>
<td>56.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/COUT</td>
</tr>
<tr>
<td>56.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/CIN</td>
</tr>
<tr>
<td>56.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C65[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/COUT</td>
</tr>
<tr>
<td>57.324</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/I1</td>
</tr>
<tr>
<td>57.822</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C62[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/F</td>
</tr>
<tr>
<td>59.159</td>
<td>1.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C66[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n327_s1/I3</td>
</tr>
<tr>
<td>59.675</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C66[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n327_s1/F</td>
</tr>
<tr>
<td>59.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C66[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.509</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C66[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>55.474</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td>55.410</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C66[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.507</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 37.064%; route: 2.318, 62.936%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.681, 44.743%; route: 2.929, 48.874%; tC2Q: 0.382, 6.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.683</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/CLK</td>
</tr>
<tr>
<td>54.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
</tr>
<tr>
<td>54.643</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/I0</td>
</tr>
<tr>
<td>55.104</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/F</td>
</tr>
<tr>
<td>55.452</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/I0</td>
</tr>
<tr>
<td>56.008</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/COUT</td>
</tr>
<tr>
<td>56.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/CIN</td>
</tr>
<tr>
<td>56.058</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/COUT</td>
</tr>
<tr>
<td>56.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/CIN</td>
</tr>
<tr>
<td>56.108</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/COUT</td>
</tr>
<tr>
<td>56.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/CIN</td>
</tr>
<tr>
<td>56.158</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/COUT</td>
</tr>
<tr>
<td>56.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/CIN</td>
</tr>
<tr>
<td>56.208</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/COUT</td>
</tr>
<tr>
<td>56.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/CIN</td>
</tr>
<tr>
<td>56.258</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/COUT</td>
</tr>
<tr>
<td>56.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/CIN</td>
</tr>
<tr>
<td>56.308</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/COUT</td>
</tr>
<tr>
<td>56.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/CIN</td>
</tr>
<tr>
<td>56.358</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/COUT</td>
</tr>
<tr>
<td>56.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/CIN</td>
</tr>
<tr>
<td>56.408</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/COUT</td>
</tr>
<tr>
<td>56.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/CIN</td>
</tr>
<tr>
<td>56.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/COUT</td>
</tr>
<tr>
<td>56.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/CIN</td>
</tr>
<tr>
<td>56.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/COUT</td>
</tr>
<tr>
<td>56.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/CIN</td>
</tr>
<tr>
<td>56.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/COUT</td>
</tr>
<tr>
<td>56.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/CIN</td>
</tr>
<tr>
<td>56.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/COUT</td>
</tr>
<tr>
<td>56.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/CIN</td>
</tr>
<tr>
<td>56.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C65[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/COUT</td>
</tr>
<tr>
<td>57.324</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/I1</td>
</tr>
<tr>
<td>57.822</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C62[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/F</td>
</tr>
<tr>
<td>59.219</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C66[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n333_s1/I3</td>
</tr>
<tr>
<td>59.634</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C66[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n333_s1/F</td>
</tr>
<tr>
<td>59.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C66[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.509</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C66[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>55.474</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td>55.410</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C66[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.507</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 37.064%; route: 2.318, 62.936%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.580, 43.352%; route: 2.989, 50.221%; tC2Q: 0.382, 6.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.683</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/CLK</td>
</tr>
<tr>
<td>54.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
</tr>
<tr>
<td>54.643</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/I0</td>
</tr>
<tr>
<td>55.104</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/F</td>
</tr>
<tr>
<td>55.452</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/I0</td>
</tr>
<tr>
<td>56.008</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/COUT</td>
</tr>
<tr>
<td>56.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/CIN</td>
</tr>
<tr>
<td>56.058</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/COUT</td>
</tr>
<tr>
<td>56.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/CIN</td>
</tr>
<tr>
<td>56.108</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/COUT</td>
</tr>
<tr>
<td>56.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/CIN</td>
</tr>
<tr>
<td>56.158</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/COUT</td>
</tr>
<tr>
<td>56.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/CIN</td>
</tr>
<tr>
<td>56.208</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/COUT</td>
</tr>
<tr>
<td>56.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/CIN</td>
</tr>
<tr>
<td>56.258</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/COUT</td>
</tr>
<tr>
<td>56.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/CIN</td>
</tr>
<tr>
<td>56.308</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/COUT</td>
</tr>
<tr>
<td>56.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/CIN</td>
</tr>
<tr>
<td>56.358</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/COUT</td>
</tr>
<tr>
<td>56.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/CIN</td>
</tr>
<tr>
<td>56.408</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/COUT</td>
</tr>
<tr>
<td>56.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/CIN</td>
</tr>
<tr>
<td>56.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/COUT</td>
</tr>
<tr>
<td>56.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/CIN</td>
</tr>
<tr>
<td>56.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/COUT</td>
</tr>
<tr>
<td>56.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/CIN</td>
</tr>
<tr>
<td>56.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/COUT</td>
</tr>
<tr>
<td>56.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/CIN</td>
</tr>
<tr>
<td>56.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/COUT</td>
</tr>
<tr>
<td>56.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/CIN</td>
</tr>
<tr>
<td>56.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C65[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/COUT</td>
</tr>
<tr>
<td>57.324</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/I1</td>
</tr>
<tr>
<td>57.822</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C62[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/F</td>
</tr>
<tr>
<td>59.357</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n328_s1/I3</td>
</tr>
<tr>
<td>59.619</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C67[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n328_s1/F</td>
</tr>
<tr>
<td>59.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.499</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>55.464</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td>55.401</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C67[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.517</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 37.064%; route: 2.318, 62.936%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.427, 40.893%; route: 3.126, 52.664%; tC2Q: 0.382, 6.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.683</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/CLK</td>
</tr>
<tr>
<td>54.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
</tr>
<tr>
<td>54.643</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/I0</td>
</tr>
<tr>
<td>55.104</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/F</td>
</tr>
<tr>
<td>55.452</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/I0</td>
</tr>
<tr>
<td>56.008</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/COUT</td>
</tr>
<tr>
<td>56.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/CIN</td>
</tr>
<tr>
<td>56.058</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/COUT</td>
</tr>
<tr>
<td>56.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/CIN</td>
</tr>
<tr>
<td>56.108</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/COUT</td>
</tr>
<tr>
<td>56.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/CIN</td>
</tr>
<tr>
<td>56.158</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/COUT</td>
</tr>
<tr>
<td>56.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/CIN</td>
</tr>
<tr>
<td>56.208</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/COUT</td>
</tr>
<tr>
<td>56.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/CIN</td>
</tr>
<tr>
<td>56.258</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/COUT</td>
</tr>
<tr>
<td>56.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/CIN</td>
</tr>
<tr>
<td>56.308</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/COUT</td>
</tr>
<tr>
<td>56.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/CIN</td>
</tr>
<tr>
<td>56.358</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/COUT</td>
</tr>
<tr>
<td>56.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/CIN</td>
</tr>
<tr>
<td>56.408</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/COUT</td>
</tr>
<tr>
<td>56.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/CIN</td>
</tr>
<tr>
<td>56.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/COUT</td>
</tr>
<tr>
<td>56.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/CIN</td>
</tr>
<tr>
<td>56.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/COUT</td>
</tr>
<tr>
<td>56.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/CIN</td>
</tr>
<tr>
<td>56.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/COUT</td>
</tr>
<tr>
<td>56.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/CIN</td>
</tr>
<tr>
<td>56.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/COUT</td>
</tr>
<tr>
<td>56.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/CIN</td>
</tr>
<tr>
<td>56.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C65[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/COUT</td>
</tr>
<tr>
<td>57.324</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/I1</td>
</tr>
<tr>
<td>57.822</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C62[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/F</td>
</tr>
<tr>
<td>58.972</td>
<td>1.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n334_s1/I3</td>
</tr>
<tr>
<td>59.488</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C66[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n334_s1/F</td>
</tr>
<tr>
<td>59.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.512</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>55.477</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td>55.414</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C66[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 37.064%; route: 2.318, 62.936%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.681, 46.189%; route: 2.741, 47.222%; tC2Q: 0.382, 6.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.881, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.683</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/CLK</td>
</tr>
<tr>
<td>54.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
</tr>
<tr>
<td>54.643</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/I0</td>
</tr>
<tr>
<td>55.104</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/F</td>
</tr>
<tr>
<td>55.452</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/I0</td>
</tr>
<tr>
<td>56.008</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/COUT</td>
</tr>
<tr>
<td>56.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/CIN</td>
</tr>
<tr>
<td>56.058</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/COUT</td>
</tr>
<tr>
<td>56.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/CIN</td>
</tr>
<tr>
<td>56.108</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/COUT</td>
</tr>
<tr>
<td>56.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/CIN</td>
</tr>
<tr>
<td>56.158</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/COUT</td>
</tr>
<tr>
<td>56.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/CIN</td>
</tr>
<tr>
<td>56.208</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/COUT</td>
</tr>
<tr>
<td>56.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/CIN</td>
</tr>
<tr>
<td>56.258</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/COUT</td>
</tr>
<tr>
<td>56.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/CIN</td>
</tr>
<tr>
<td>56.308</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/COUT</td>
</tr>
<tr>
<td>56.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/CIN</td>
</tr>
<tr>
<td>56.358</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/COUT</td>
</tr>
<tr>
<td>56.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/CIN</td>
</tr>
<tr>
<td>56.408</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/COUT</td>
</tr>
<tr>
<td>56.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/CIN</td>
</tr>
<tr>
<td>56.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/COUT</td>
</tr>
<tr>
<td>56.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/CIN</td>
</tr>
<tr>
<td>56.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/COUT</td>
</tr>
<tr>
<td>56.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/CIN</td>
</tr>
<tr>
<td>56.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/COUT</td>
</tr>
<tr>
<td>56.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/CIN</td>
</tr>
<tr>
<td>56.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/COUT</td>
</tr>
<tr>
<td>56.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/CIN</td>
</tr>
<tr>
<td>56.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C65[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/COUT</td>
</tr>
<tr>
<td>57.324</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/I1</td>
</tr>
<tr>
<td>57.822</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C62[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/F</td>
</tr>
<tr>
<td>58.972</td>
<td>1.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n330_s1/I3</td>
</tr>
<tr>
<td>59.488</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C66[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n330_s1/F</td>
</tr>
<tr>
<td>59.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.512</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>55.477</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td>55.414</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C66[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 37.064%; route: 2.318, 62.936%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.681, 46.189%; route: 2.741, 47.222%; tC2Q: 0.382, 6.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.881, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.699</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/CLK</td>
</tr>
<tr>
<td>54.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C63[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
</tr>
<tr>
<td>55.024</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I3</td>
</tr>
<tr>
<td>55.541</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>55.878</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s19/I2</td>
</tr>
<tr>
<td>56.404</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s19/F</td>
</tr>
<tr>
<td>56.604</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s22/I2</td>
</tr>
<tr>
<td>57.131</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R32C65[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s22/F</td>
</tr>
<tr>
<td>57.149</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s15/I3</td>
</tr>
<tr>
<td>57.611</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C65[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s15/F</td>
</tr>
<tr>
<td>57.811</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C67[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s22/I3</td>
</tr>
<tr>
<td>58.327</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C67[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s22/F</td>
</tr>
<tr>
<td>58.484</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C66[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s18/I3</td>
</tr>
<tr>
<td>59.011</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C66[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s18/F</td>
</tr>
<tr>
<td>59.168</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s15/I3</td>
</tr>
<tr>
<td>59.431</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C65[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s15/F</td>
</tr>
<tr>
<td>59.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C65[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.493</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_14_s0/CLK</td>
</tr>
<tr>
<td>55.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_14_s0</td>
</tr>
<tr>
<td>55.395</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 36.898%; route: 2.334, 63.102%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.335, 58.190%; route: 2.014, 35.136%; tC2Q: 0.382, 6.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.683</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/CLK</td>
</tr>
<tr>
<td>54.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
</tr>
<tr>
<td>54.643</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/I0</td>
</tr>
<tr>
<td>55.104</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/F</td>
</tr>
<tr>
<td>55.452</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/I0</td>
</tr>
<tr>
<td>56.008</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/COUT</td>
</tr>
<tr>
<td>56.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/CIN</td>
</tr>
<tr>
<td>56.058</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/COUT</td>
</tr>
<tr>
<td>56.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/CIN</td>
</tr>
<tr>
<td>56.108</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/COUT</td>
</tr>
<tr>
<td>56.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/CIN</td>
</tr>
<tr>
<td>56.158</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/COUT</td>
</tr>
<tr>
<td>56.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/CIN</td>
</tr>
<tr>
<td>56.208</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/COUT</td>
</tr>
<tr>
<td>56.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/CIN</td>
</tr>
<tr>
<td>56.258</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/COUT</td>
</tr>
<tr>
<td>56.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/CIN</td>
</tr>
<tr>
<td>56.308</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/COUT</td>
</tr>
<tr>
<td>56.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/CIN</td>
</tr>
<tr>
<td>56.358</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/COUT</td>
</tr>
<tr>
<td>56.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/CIN</td>
</tr>
<tr>
<td>56.408</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/COUT</td>
</tr>
<tr>
<td>56.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/CIN</td>
</tr>
<tr>
<td>56.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/COUT</td>
</tr>
<tr>
<td>56.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/CIN</td>
</tr>
<tr>
<td>56.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/COUT</td>
</tr>
<tr>
<td>56.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/CIN</td>
</tr>
<tr>
<td>56.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/COUT</td>
</tr>
<tr>
<td>56.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/CIN</td>
</tr>
<tr>
<td>56.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/COUT</td>
</tr>
<tr>
<td>56.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/CIN</td>
</tr>
<tr>
<td>56.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C65[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/COUT</td>
</tr>
<tr>
<td>57.324</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/I1</td>
</tr>
<tr>
<td>57.822</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C62[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/F</td>
</tr>
<tr>
<td>58.834</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n332_s1/I3</td>
</tr>
<tr>
<td>59.295</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n332_s1/F</td>
</tr>
<tr>
<td>59.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C65[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.503</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>55.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td>55.404</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.513</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 37.064%; route: 2.318, 62.936%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.626, 46.793%; route: 2.604, 46.392%; tC2Q: 0.382, 6.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.683</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/CLK</td>
</tr>
<tr>
<td>54.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
</tr>
<tr>
<td>54.643</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/I0</td>
</tr>
<tr>
<td>55.104</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/F</td>
</tr>
<tr>
<td>55.452</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/I0</td>
</tr>
<tr>
<td>56.008</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/COUT</td>
</tr>
<tr>
<td>56.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/CIN</td>
</tr>
<tr>
<td>56.058</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/COUT</td>
</tr>
<tr>
<td>56.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/CIN</td>
</tr>
<tr>
<td>56.108</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/COUT</td>
</tr>
<tr>
<td>56.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/CIN</td>
</tr>
<tr>
<td>56.158</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/COUT</td>
</tr>
<tr>
<td>56.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/CIN</td>
</tr>
<tr>
<td>56.208</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/COUT</td>
</tr>
<tr>
<td>56.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/CIN</td>
</tr>
<tr>
<td>56.258</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/COUT</td>
</tr>
<tr>
<td>56.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/CIN</td>
</tr>
<tr>
<td>56.308</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/COUT</td>
</tr>
<tr>
<td>56.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/CIN</td>
</tr>
<tr>
<td>56.358</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/COUT</td>
</tr>
<tr>
<td>56.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/CIN</td>
</tr>
<tr>
<td>56.408</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/COUT</td>
</tr>
<tr>
<td>56.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/CIN</td>
</tr>
<tr>
<td>56.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/COUT</td>
</tr>
<tr>
<td>56.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/CIN</td>
</tr>
<tr>
<td>56.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/COUT</td>
</tr>
<tr>
<td>56.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/CIN</td>
</tr>
<tr>
<td>56.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/COUT</td>
</tr>
<tr>
<td>56.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/CIN</td>
</tr>
<tr>
<td>56.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/COUT</td>
</tr>
<tr>
<td>56.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/CIN</td>
</tr>
<tr>
<td>56.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C65[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/COUT</td>
</tr>
<tr>
<td>57.324</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/I1</td>
</tr>
<tr>
<td>57.822</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C62[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/F</td>
</tr>
<tr>
<td>58.834</td>
<td>1.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n331_s1/I3</td>
</tr>
<tr>
<td>59.295</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C66[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n331_s1/F</td>
</tr>
<tr>
<td>59.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.512</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>55.477</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>55.414</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C66[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 37.064%; route: 2.318, 62.936%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.626, 46.793%; route: 2.604, 46.392%; tC2Q: 0.382, 6.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.881, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.699</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/CLK</td>
</tr>
<tr>
<td>54.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C63[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
</tr>
<tr>
<td>55.024</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I3</td>
</tr>
<tr>
<td>55.541</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>55.878</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s19/I2</td>
</tr>
<tr>
<td>56.404</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s19/F</td>
</tr>
<tr>
<td>56.412</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s14/I2</td>
</tr>
<tr>
<td>56.873</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R32C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s14/F</td>
</tr>
<tr>
<td>57.793</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C67[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s17/I3</td>
</tr>
<tr>
<td>58.314</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C67[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s17/F</td>
</tr>
<tr>
<td>58.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C67[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s15/I2</td>
</tr>
<tr>
<td>58.732</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C67[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s15/F</td>
</tr>
<tr>
<td>58.734</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C67[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s12/I3</td>
</tr>
<tr>
<td>59.261</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C67[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s12/F</td>
</tr>
<tr>
<td>59.261</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C67[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.501</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C67[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/CLK</td>
</tr>
<tr>
<td>55.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
<tr>
<td>55.402</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C67[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 36.898%; route: 2.334, 63.102%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.966, 53.338%; route: 2.213, 39.784%; tC2Q: 0.382, 6.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.699</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/CLK</td>
</tr>
<tr>
<td>54.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C63[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
</tr>
<tr>
<td>55.024</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I3</td>
</tr>
<tr>
<td>55.541</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>55.878</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s19/I2</td>
</tr>
<tr>
<td>56.404</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s19/F</td>
</tr>
<tr>
<td>56.604</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s22/I2</td>
</tr>
<tr>
<td>57.131</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R32C65[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s22/F</td>
</tr>
<tr>
<td>57.149</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s27/I3</td>
</tr>
<tr>
<td>57.611</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R32C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s27/F</td>
</tr>
<tr>
<td>58.001</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C65[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s14/I1</td>
</tr>
<tr>
<td>58.527</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C65[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s14/F</td>
</tr>
<tr>
<td>58.722</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s11/I3</td>
</tr>
<tr>
<td>59.238</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s11/F</td>
</tr>
<tr>
<td>59.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C64[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.494</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/CLK</td>
</tr>
<tr>
<td>55.459</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
<tr>
<td>55.395</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 36.898%; route: 2.334, 63.102%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.073, 55.473%; route: 2.084, 37.621%; tC2Q: 0.382, 6.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.699</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/CLK</td>
</tr>
<tr>
<td>54.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C63[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
</tr>
<tr>
<td>55.024</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I3</td>
</tr>
<tr>
<td>55.541</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>55.878</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s19/I2</td>
</tr>
<tr>
<td>56.404</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s19/F</td>
</tr>
<tr>
<td>56.412</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s14/I2</td>
</tr>
<tr>
<td>56.873</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R32C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s14/F</td>
</tr>
<tr>
<td>57.458</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C66[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s25/I1</td>
</tr>
<tr>
<td>57.974</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C66[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s25/F</td>
</tr>
<tr>
<td>57.977</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C66[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s19/I2</td>
</tr>
<tr>
<td>58.474</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C66[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s19/F</td>
</tr>
<tr>
<td>58.632</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C67[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s16/I2</td>
</tr>
<tr>
<td>59.148</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C67[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_15_s16/F</td>
</tr>
<tr>
<td>59.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C67[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.493</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C67[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_15_s0/CLK</td>
</tr>
<tr>
<td>55.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_15_s0</td>
</tr>
<tr>
<td>55.395</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C67[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 36.898%; route: 2.334, 63.102%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.034, 55.678%; route: 2.033, 37.302%; tC2Q: 0.382, 7.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.683</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/CLK</td>
</tr>
<tr>
<td>54.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
</tr>
<tr>
<td>54.643</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/I0</td>
</tr>
<tr>
<td>55.104</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/F</td>
</tr>
<tr>
<td>55.452</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/I0</td>
</tr>
<tr>
<td>56.008</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/COUT</td>
</tr>
<tr>
<td>56.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/CIN</td>
</tr>
<tr>
<td>56.058</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/COUT</td>
</tr>
<tr>
<td>56.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/CIN</td>
</tr>
<tr>
<td>56.108</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/COUT</td>
</tr>
<tr>
<td>56.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/CIN</td>
</tr>
<tr>
<td>56.158</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/COUT</td>
</tr>
<tr>
<td>56.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/CIN</td>
</tr>
<tr>
<td>56.208</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/COUT</td>
</tr>
<tr>
<td>56.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/CIN</td>
</tr>
<tr>
<td>56.258</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/COUT</td>
</tr>
<tr>
<td>56.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/CIN</td>
</tr>
<tr>
<td>56.308</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/COUT</td>
</tr>
<tr>
<td>56.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/CIN</td>
</tr>
<tr>
<td>56.358</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/COUT</td>
</tr>
<tr>
<td>56.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/CIN</td>
</tr>
<tr>
<td>56.408</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/COUT</td>
</tr>
<tr>
<td>56.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/CIN</td>
</tr>
<tr>
<td>56.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/COUT</td>
</tr>
<tr>
<td>56.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/CIN</td>
</tr>
<tr>
<td>56.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/COUT</td>
</tr>
<tr>
<td>56.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/CIN</td>
</tr>
<tr>
<td>56.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/COUT</td>
</tr>
<tr>
<td>56.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/CIN</td>
</tr>
<tr>
<td>56.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/COUT</td>
</tr>
<tr>
<td>56.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/CIN</td>
</tr>
<tr>
<td>56.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C65[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/COUT</td>
</tr>
<tr>
<td>57.324</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/I1</td>
</tr>
<tr>
<td>57.822</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C62[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/F</td>
</tr>
<tr>
<td>58.597</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n329_s1/I3</td>
</tr>
<tr>
<td>59.058</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n329_s1/F</td>
</tr>
<tr>
<td>59.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C64[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.494</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>55.459</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td>55.395</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.522</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 37.064%; route: 2.318, 62.936%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.626, 48.860%; route: 2.366, 44.023%; tC2Q: 0.382, 7.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.699</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/CLK</td>
</tr>
<tr>
<td>54.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C63[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
</tr>
<tr>
<td>55.024</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I3</td>
</tr>
<tr>
<td>55.541</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>55.878</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s10/I2</td>
</tr>
<tr>
<td>56.394</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R32C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s10/F</td>
</tr>
<tr>
<td>57.014</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C67[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s23/I1</td>
</tr>
<tr>
<td>57.279</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C67[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s23/F</td>
</tr>
<tr>
<td>57.607</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C65[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s19/I3</td>
</tr>
<tr>
<td>58.068</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C65[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s19/F</td>
</tr>
<tr>
<td>58.071</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C65[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s16/I2</td>
</tr>
<tr>
<td>58.568</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C65[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s16/F</td>
</tr>
<tr>
<td>58.571</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s14/I2</td>
</tr>
<tr>
<td>59.032</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s14/F</td>
</tr>
<tr>
<td>59.032</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.499</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_13_s0/CLK</td>
</tr>
<tr>
<td>55.464</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_13_s0</td>
</tr>
<tr>
<td>55.401</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 36.898%; route: 2.334, 63.102%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.717, 50.961%; route: 2.233, 41.866%; tC2Q: 0.382, 7.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.699</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/CLK</td>
</tr>
<tr>
<td>54.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C63[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
</tr>
<tr>
<td>55.024</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I3</td>
</tr>
<tr>
<td>55.541</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>55.878</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s10/I2</td>
</tr>
<tr>
<td>56.394</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R32C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s10/F</td>
</tr>
<tr>
<td>57.177</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C67[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s13/I1</td>
</tr>
<tr>
<td>57.703</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C67[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s13/F</td>
</tr>
<tr>
<td>57.706</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C67[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s11/I3</td>
</tr>
<tr>
<td>58.167</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C67[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s11/F</td>
</tr>
<tr>
<td>58.324</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9/I3</td>
</tr>
<tr>
<td>58.841</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C66[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9/F</td>
</tr>
<tr>
<td>58.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.512</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/CLK</td>
</tr>
<tr>
<td>55.477</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
<tr>
<td>55.414</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C66[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 36.898%; route: 2.334, 63.102%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.536, 49.331%; route: 2.223, 43.229%; tC2Q: 0.382, 7.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.881, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.699</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/CLK</td>
</tr>
<tr>
<td>54.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C63[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
</tr>
<tr>
<td>55.024</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I3</td>
</tr>
<tr>
<td>55.541</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>55.878</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s19/I2</td>
</tr>
<tr>
<td>56.404</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s19/F</td>
</tr>
<tr>
<td>56.412</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s14/I2</td>
</tr>
<tr>
<td>56.873</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R32C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s14/F</td>
</tr>
<tr>
<td>57.696</td>
<td>0.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C65[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s10/I1</td>
</tr>
<tr>
<td>58.222</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C65[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s10/F</td>
</tr>
<tr>
<td>58.224</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s8/I3</td>
</tr>
<tr>
<td>58.751</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s8/F</td>
</tr>
<tr>
<td>58.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C65[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.503</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0/CLK</td>
</tr>
<tr>
<td>55.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0</td>
</tr>
<tr>
<td>55.404</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.530</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 36.898%; route: 2.334, 63.102%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.556, 50.606%; route: 2.112, 41.821%; tC2Q: 0.382, 7.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.683</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/CLK</td>
</tr>
<tr>
<td>54.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
</tr>
<tr>
<td>54.643</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/I0</td>
</tr>
<tr>
<td>55.104</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/F</td>
</tr>
<tr>
<td>55.452</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/I0</td>
</tr>
<tr>
<td>56.008</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/COUT</td>
</tr>
<tr>
<td>56.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/CIN</td>
</tr>
<tr>
<td>56.058</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/COUT</td>
</tr>
<tr>
<td>56.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/CIN</td>
</tr>
<tr>
<td>56.108</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/COUT</td>
</tr>
<tr>
<td>56.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/CIN</td>
</tr>
<tr>
<td>56.158</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/COUT</td>
</tr>
<tr>
<td>56.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/CIN</td>
</tr>
<tr>
<td>56.208</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/COUT</td>
</tr>
<tr>
<td>56.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/CIN</td>
</tr>
<tr>
<td>56.258</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/COUT</td>
</tr>
<tr>
<td>56.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/CIN</td>
</tr>
<tr>
<td>56.308</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/COUT</td>
</tr>
<tr>
<td>56.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/CIN</td>
</tr>
<tr>
<td>56.358</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/COUT</td>
</tr>
<tr>
<td>56.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/CIN</td>
</tr>
<tr>
<td>56.408</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/COUT</td>
</tr>
<tr>
<td>56.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/CIN</td>
</tr>
<tr>
<td>56.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/COUT</td>
</tr>
<tr>
<td>56.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/CIN</td>
</tr>
<tr>
<td>56.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/COUT</td>
</tr>
<tr>
<td>56.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/CIN</td>
</tr>
<tr>
<td>56.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/COUT</td>
</tr>
<tr>
<td>56.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/CIN</td>
</tr>
<tr>
<td>56.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/COUT</td>
</tr>
<tr>
<td>56.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/CIN</td>
</tr>
<tr>
<td>56.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C65[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/COUT</td>
</tr>
<tr>
<td>57.324</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/I1</td>
</tr>
<tr>
<td>57.822</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C62[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/F</td>
</tr>
<tr>
<td>58.212</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s1/I3</td>
</tr>
<tr>
<td>58.673</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C63[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n325_s1/F</td>
</tr>
<tr>
<td>58.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C63[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.493</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_14_s1/CLK</td>
</tr>
<tr>
<td>55.458</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_14_s1</td>
</tr>
<tr>
<td>55.395</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.523</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 37.064%; route: 2.318, 62.936%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.626, 52.630%; route: 1.981, 39.704%; tC2Q: 0.382, 7.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.704</td>
<td>2.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C62[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/CLK</td>
</tr>
<tr>
<td>54.087</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C62[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
</tr>
<tr>
<td>54.699</td>
<td>0.612</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C67[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1202_s0/I1</td>
</tr>
<tr>
<td>55.262</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C67[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1202_s0/COUT</td>
</tr>
<tr>
<td>55.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C67[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1203_s0/CIN</td>
</tr>
<tr>
<td>55.312</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R27C67[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1203_s0/COUT</td>
</tr>
<tr>
<td>57.178</td>
<td>1.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C57[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1244_s1/I0</td>
</tr>
<tr>
<td>57.639</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C57[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1244_s1/F</td>
</tr>
<tr>
<td>57.777</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C57[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s3/I3</td>
</tr>
<tr>
<td>58.298</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C57[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s3/F</td>
</tr>
<tr>
<td>58.436</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C57[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.505</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>55.470</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td>55.159</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.533</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 36.848%; route: 2.339, 63.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.595, 33.712%; route: 2.754, 58.203%; tC2Q: 0.382, 8.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.683</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/CLK</td>
</tr>
<tr>
<td>54.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
</tr>
<tr>
<td>54.643</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/I0</td>
</tr>
<tr>
<td>55.104</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/F</td>
</tr>
<tr>
<td>55.452</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/I0</td>
</tr>
<tr>
<td>56.008</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/COUT</td>
</tr>
<tr>
<td>56.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/CIN</td>
</tr>
<tr>
<td>56.058</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/COUT</td>
</tr>
<tr>
<td>56.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/CIN</td>
</tr>
<tr>
<td>56.108</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/COUT</td>
</tr>
<tr>
<td>56.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/CIN</td>
</tr>
<tr>
<td>56.158</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/COUT</td>
</tr>
<tr>
<td>56.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/CIN</td>
</tr>
<tr>
<td>56.208</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/COUT</td>
</tr>
<tr>
<td>56.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/CIN</td>
</tr>
<tr>
<td>56.258</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/COUT</td>
</tr>
<tr>
<td>56.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/CIN</td>
</tr>
<tr>
<td>56.308</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/COUT</td>
</tr>
<tr>
<td>56.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/CIN</td>
</tr>
<tr>
<td>56.358</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/COUT</td>
</tr>
<tr>
<td>56.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/CIN</td>
</tr>
<tr>
<td>56.408</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/COUT</td>
</tr>
<tr>
<td>56.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/CIN</td>
</tr>
<tr>
<td>56.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/COUT</td>
</tr>
<tr>
<td>56.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/CIN</td>
</tr>
<tr>
<td>56.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/COUT</td>
</tr>
<tr>
<td>56.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/CIN</td>
</tr>
<tr>
<td>56.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/COUT</td>
</tr>
<tr>
<td>56.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/CIN</td>
</tr>
<tr>
<td>56.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/COUT</td>
</tr>
<tr>
<td>56.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/CIN</td>
</tr>
<tr>
<td>56.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C65[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/COUT</td>
</tr>
<tr>
<td>57.324</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C62[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/I1</td>
</tr>
<tr>
<td>57.822</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R34C62[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n324_s4/F</td>
</tr>
<tr>
<td>58.404</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n335_s1/I3</td>
</tr>
<tr>
<td>58.667</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n335_s1/F</td>
</tr>
<tr>
<td>58.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C64[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.490</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>55.455</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>55.391</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.526</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 37.064%; route: 2.318, 62.936%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.427, 48.708%; route: 2.174, 43.617%; tC2Q: 0.382, 7.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.699</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C63[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/CLK</td>
</tr>
<tr>
<td>54.082</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C63[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_15_s0/Q</td>
</tr>
<tr>
<td>55.024</td>
<td>0.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/I3</td>
</tr>
<tr>
<td>55.541</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R32C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s8/F</td>
</tr>
<tr>
<td>55.878</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s19/I2</td>
</tr>
<tr>
<td>56.404</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_14_s19/F</td>
</tr>
<tr>
<td>56.412</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C64[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s12/I3</td>
</tr>
<tr>
<td>56.827</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R32C64[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s12/F</td>
</tr>
<tr>
<td>57.609</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11/I0</td>
</tr>
<tr>
<td>58.131</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C66[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11/F</td>
</tr>
<tr>
<td>58.133</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10/I2</td>
</tr>
<tr>
<td>58.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C66[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10/F</td>
</tr>
<tr>
<td>58.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.512</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C66[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/CLK</td>
</tr>
<tr>
<td>55.477</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
<tr>
<td>55.414</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C66[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.520</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 36.898%; route: 2.334, 63.102%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.505, 50.504%; route: 2.072, 41.784%; tC2Q: 0.382, 7.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.881, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.683</td>
<td>2.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/CLK</td>
</tr>
<tr>
<td>54.065</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_2_s0/Q</td>
</tr>
<tr>
<td>54.643</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/I0</td>
</tr>
<tr>
<td>55.104</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n241_s0/F</td>
</tr>
<tr>
<td>55.452</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/I0</td>
</tr>
<tr>
<td>56.008</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0/COUT</td>
</tr>
<tr>
<td>56.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/CIN</td>
</tr>
<tr>
<td>56.058</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n258_s0/COUT</td>
</tr>
<tr>
<td>56.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/CIN</td>
</tr>
<tr>
<td>56.108</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n259_s0/COUT</td>
</tr>
<tr>
<td>56.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/CIN</td>
</tr>
<tr>
<td>56.158</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n260_s0/COUT</td>
</tr>
<tr>
<td>56.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/CIN</td>
</tr>
<tr>
<td>56.208</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0/COUT</td>
</tr>
<tr>
<td>56.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/CIN</td>
</tr>
<tr>
<td>56.258</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0/COUT</td>
</tr>
<tr>
<td>56.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/CIN</td>
</tr>
<tr>
<td>56.308</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s0/COUT</td>
</tr>
<tr>
<td>56.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/CIN</td>
</tr>
<tr>
<td>56.358</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n264_s0/COUT</td>
</tr>
<tr>
<td>56.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/CIN</td>
</tr>
<tr>
<td>56.408</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n265_s0/COUT</td>
</tr>
<tr>
<td>56.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C64[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/CIN</td>
</tr>
<tr>
<td>56.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C64[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n266_s0/COUT</td>
</tr>
<tr>
<td>56.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/CIN</td>
</tr>
<tr>
<td>56.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s0/COUT</td>
</tr>
<tr>
<td>56.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/CIN</td>
</tr>
<tr>
<td>56.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n268_s0/COUT</td>
</tr>
<tr>
<td>56.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/CIN</td>
</tr>
<tr>
<td>56.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C65[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n269_s0/COUT</td>
</tr>
<tr>
<td>56.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C65[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/CIN</td>
</tr>
<tr>
<td>56.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R34C65[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n270_s0/COUT</td>
</tr>
<tr>
<td>57.654</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C62[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/I2</td>
</tr>
<tr>
<td>58.152</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C62[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s6/F</td>
</tr>
<tr>
<td>58.289</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C62[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>53.333</td>
<td>53.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>53.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>54.631</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>55.509</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>55.474</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>55.162</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.507</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 37.064%; route: 2.318, 62.936%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.165, 47.001%; route: 2.059, 44.695%; tC2Q: 0.382, 8.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>prev_vsync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prev_vsync_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_vsync</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>cmos_vsync_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOL3[B]</td>
<td>cmos_vsync_ibuf/O</td>
</tr>
<tr>
<td>40.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">prev_vsync_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>41.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>41.689</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>prev_vsync_s0/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>prev_vsync_s0</td>
</tr>
<tr>
<td>41.701</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>prev_vsync_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/hs_reg_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>LEFTSIDE[0]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.394</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[0][A]</td>
<td>vga_timing_m0/hs_reg_s7/CLK</td>
</tr>
<tr>
<td>0.574</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C52[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/hs_reg_s7/Q</td>
</tr>
<tr>
<td>1.000</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C53[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.692</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C53[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/CLK</td>
</tr>
<tr>
<td>1.727</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td>1.704</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C53[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 70.309%; tC2Q: 0.180, 29.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.699</td>
</tr>
<tr>
<td class="label">From</td>
<td>vga_timing_m0/rd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>LEFTSIDE[0]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.389</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C57[0][A]</td>
<td>vga_timing_m0/rd_s0/CLK</td>
</tr>
<tr>
<td>0.569</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C57[0][A]</td>
<td style=" font-weight:bold;">vga_timing_m0/rd_s0/Q</td>
</tr>
<tr>
<td>1.130</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.688</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C55[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/CLK</td>
</tr>
<tr>
<td>1.723</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td>1.699</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C55[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.561, 75.717%; tC2Q: 0.180, 24.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>209</td>
<td>LEFTSIDE[0]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.387</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C54[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>0.567</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R7C54[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>1.240</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.652</td>
<td>0.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C56[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td>1.663</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C56[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.672, 78.886%; tC2Q: 0.180, 21.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[17]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[17]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.937</td>
<td>0.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>bin_shr[17]_7_s0/CLK</td>
</tr>
<tr>
<td>1.113</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td style=" font-weight:bold;">bin_shr[17]_7_s0/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" font-weight:bold;">bin_img[17]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.697</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>bin_img[17]_7_s0/CLK</td>
</tr>
<tr>
<td>1.732</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[17]_7_s0</td>
</tr>
<tr>
<td>1.734</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>bin_img[17]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.937, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[1]_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[1]_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.901</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>bin_shr[1]_25_s0/CLK</td>
</tr>
<tr>
<td>1.078</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">bin_shr[1]_25_s0/Q</td>
</tr>
<tr>
<td>1.355</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" font-weight:bold;">bin_img[1]_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.662</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>bin_img[1]_25_s0/CLK</td>
</tr>
<tr>
<td>1.697</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[1]_25_s0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>bin_img[1]_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.901, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[5]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[5]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.914</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C43[2][A]</td>
<td>bin_shr[5]_7_s0/CLK</td>
</tr>
<tr>
<td>1.091</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C43[2][A]</td>
<td style=" font-weight:bold;">bin_shr[5]_7_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][B]</td>
<td style=" font-weight:bold;">bin_img[5]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.675</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C43[0][B]</td>
<td>bin_img[5]_7_s0/CLK</td>
</tr>
<tr>
<td>1.710</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[5]_7_s0</td>
</tr>
<tr>
<td>1.711</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C43[0][B]</td>
<td>bin_img[5]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.914, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[5]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[5]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.911</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[2][B]</td>
<td>bin_shr[5]_9_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C43[2][B]</td>
<td style=" font-weight:bold;">bin_shr[5]_9_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C43[1][B]</td>
<td style=" font-weight:bold;">bin_img[5]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.672</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[1][B]</td>
<td>bin_img[5]_9_s0/CLK</td>
</tr>
<tr>
<td>1.707</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[5]_9_s0</td>
</tr>
<tr>
<td>1.708</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C43[1][B]</td>
<td>bin_img[5]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[5]_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[5]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.901</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[1][B]</td>
<td>bin_shr[5]_23_s0/CLK</td>
</tr>
<tr>
<td>1.078</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C47[1][B]</td>
<td style=" font-weight:bold;">bin_shr[5]_23_s0/Q</td>
</tr>
<tr>
<td>1.355</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[0][A]</td>
<td style=" font-weight:bold;">bin_img[5]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.662</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[0][A]</td>
<td>bin_img[5]_23_s0/CLK</td>
</tr>
<tr>
<td>1.697</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[5]_23_s0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C47[0][A]</td>
<td>bin_img[5]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.901, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[6]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[6]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.933</td>
<td>0.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[2][B]</td>
<td>bin_shr[6]_7_s0/CLK</td>
</tr>
<tr>
<td>1.109</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C43[2][B]</td>
<td style=" font-weight:bold;">bin_shr[6]_7_s0/Q</td>
</tr>
<tr>
<td>1.386</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td style=" font-weight:bold;">bin_img[6]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>bin_img[6]_7_s0/CLK</td>
</tr>
<tr>
<td>1.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[6]_7_s0</td>
</tr>
<tr>
<td>1.729</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>bin_img[6]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.933, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[13]_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[13]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.943</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[3][B]</td>
<td>bin_shr[13]_16_s0/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C47[3][B]</td>
<td style=" font-weight:bold;">bin_shr[13]_16_s0/Q</td>
</tr>
<tr>
<td>1.397</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" font-weight:bold;">bin_img[13]_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.704</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>bin_img[13]_16_s0/CLK</td>
</tr>
<tr>
<td>1.739</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[13]_16_s0</td>
</tr>
<tr>
<td>1.740</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>bin_img[13]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.943, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.406, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[15]_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[15]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.920</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td>bin_shr[15]_17_s0/CLK</td>
</tr>
<tr>
<td>1.096</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C39[2][B]</td>
<td style=" font-weight:bold;">bin_shr[15]_17_s0/Q</td>
</tr>
<tr>
<td>1.374</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">bin_img[15]_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.680</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>bin_img[15]_17_s0/CLK</td>
</tr>
<tr>
<td>1.715</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[15]_17_s0</td>
</tr>
<tr>
<td>1.717</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>bin_img[15]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.920, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[21]_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[21]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.911</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C39[2][B]</td>
<td>bin_shr[21]_22_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C39[2][B]</td>
<td style=" font-weight:bold;">bin_shr[21]_22_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][A]</td>
<td style=" font-weight:bold;">bin_img[21]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.672</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C39[1][A]</td>
<td>bin_img[21]_22_s0/CLK</td>
</tr>
<tr>
<td>1.707</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[21]_22_s0</td>
</tr>
<tr>
<td>1.708</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C39[1][A]</td>
<td>bin_img[21]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[3]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.913</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td>bin_shr[3]_4_s0/CLK</td>
</tr>
<tr>
<td>1.089</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C43[1][B]</td>
<td style=" font-weight:bold;">bin_shr[3]_4_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">bin_img[3]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.673</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>bin_img[3]_4_s0/CLK</td>
</tr>
<tr>
<td>1.708</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[3]_4_s0</td>
</tr>
<tr>
<td>1.709</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>bin_img[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[4]_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[4]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[1][B]</td>
<td>bin_shr[4]_8_s0/CLK</td>
</tr>
<tr>
<td>1.083</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R32C43[1][B]</td>
<td style=" font-weight:bold;">bin_shr[4]_8_s0/Q</td>
</tr>
<tr>
<td>1.360</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[2][A]</td>
<td style=" font-weight:bold;">bin_img[4]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.667</td>
<td>0.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[2][A]</td>
<td>bin_img[4]_8_s0/CLK</td>
</tr>
<tr>
<td>1.702</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[4]_8_s0</td>
</tr>
<tr>
<td>1.703</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C43[2][A]</td>
<td>bin_img[4]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.369, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[5]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[5]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.901</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>bin_shr[5]_2_s0/CLK</td>
</tr>
<tr>
<td>1.078</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C39[2][A]</td>
<td style=" font-weight:bold;">bin_shr[5]_2_s0/Q</td>
</tr>
<tr>
<td>1.355</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td style=" font-weight:bold;">bin_img[5]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.662</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>bin_img[5]_2_s0/CLK</td>
</tr>
<tr>
<td>1.697</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[5]_2_s0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>bin_img[5]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.901, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[6]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[6]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.933</td>
<td>0.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>bin_shr[6]_6_s0/CLK</td>
</tr>
<tr>
<td>1.109</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C43[0][B]</td>
<td style=" font-weight:bold;">bin_shr[6]_6_s0/Q</td>
</tr>
<tr>
<td>1.386</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td style=" font-weight:bold;">bin_img[6]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>bin_img[6]_6_s0/CLK</td>
</tr>
<tr>
<td>1.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[6]_6_s0</td>
</tr>
<tr>
<td>1.729</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C43[1][B]</td>
<td>bin_img[6]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.933, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[7]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[7]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.926</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>bin_shr[7]_7_s0/CLK</td>
</tr>
<tr>
<td>1.103</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C43[1][B]</td>
<td style=" font-weight:bold;">bin_shr[7]_7_s0/Q</td>
</tr>
<tr>
<td>1.380</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td style=" font-weight:bold;">bin_img[7]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>bin_img[7]_7_s0/CLK</td>
</tr>
<tr>
<td>1.722</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[7]_7_s0</td>
</tr>
<tr>
<td>1.723</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>bin_img[7]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.926, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[10]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[10]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.926</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>bin_shr[10]_15_s0/CLK</td>
</tr>
<tr>
<td>1.103</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C31[1][B]</td>
<td style=" font-weight:bold;">bin_shr[10]_15_s0/Q</td>
</tr>
<tr>
<td>1.380</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">bin_img[10]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>bin_img[10]_15_s0/CLK</td>
</tr>
<tr>
<td>1.722</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[10]_15_s0</td>
</tr>
<tr>
<td>1.723</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>bin_img[10]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.926, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[11]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[11]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.896</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td>bin_shr[11]_10_s0/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C43[2][A]</td>
<td style=" font-weight:bold;">bin_shr[11]_10_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C43[1][B]</td>
<td style=" font-weight:bold;">bin_img[11]_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.657</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[1][B]</td>
<td>bin_img[11]_10_s0/CLK</td>
</tr>
<tr>
<td>1.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[11]_10_s0</td>
</tr>
<tr>
<td>1.693</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C43[1][B]</td>
<td>bin_img[11]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[12]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[12]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.908</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>bin_shr[12]_4_s0/CLK</td>
</tr>
<tr>
<td>1.084</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C31[2][B]</td>
<td style=" font-weight:bold;">bin_shr[12]_4_s0/Q</td>
</tr>
<tr>
<td>1.361</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td style=" font-weight:bold;">bin_img[12]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.668</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>bin_img[12]_4_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[12]_4_s0</td>
</tr>
<tr>
<td>1.704</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C31[1][A]</td>
<td>bin_img[12]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[12]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[12]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.908</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>bin_shr[12]_5_s0/CLK</td>
</tr>
<tr>
<td>1.084</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td style=" font-weight:bold;">bin_shr[12]_5_s0/Q</td>
</tr>
<tr>
<td>1.361</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td style=" font-weight:bold;">bin_img[12]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.668</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>bin_img[12]_5_s0/CLK</td>
</tr>
<tr>
<td>1.703</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[12]_5_s0</td>
</tr>
<tr>
<td>1.704</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>bin_img[12]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.908, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[15]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[15]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.933</td>
<td>0.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][B]</td>
<td>bin_shr[15]_2_s0/CLK</td>
</tr>
<tr>
<td>1.109</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C31[1][B]</td>
<td style=" font-weight:bold;">bin_shr[15]_2_s0/Q</td>
</tr>
<tr>
<td>1.386</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td style=" font-weight:bold;">bin_img[15]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>bin_img[15]_2_s0/CLK</td>
</tr>
<tr>
<td>1.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[15]_2_s0</td>
</tr>
<tr>
<td>1.729</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>bin_img[15]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.933, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[16]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[16]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.896</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td>bin_shr[16]_4_s0/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C31[2][B]</td>
<td style=" font-weight:bold;">bin_shr[16]_4_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td style=" font-weight:bold;">bin_img[16]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.657</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>bin_img[16]_4_s0/CLK</td>
</tr>
<tr>
<td>1.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[16]_4_s0</td>
</tr>
<tr>
<td>1.693</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C31[1][A]</td>
<td>bin_img[16]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_shr[18]_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_img[18]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_16bit_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>938</td>
<td>R2C47[0][A]</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>0.926</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[3][A]</td>
<td>bin_shr[18]_8_s0/CLK</td>
</tr>
<tr>
<td>1.103</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C31[3][A]</td>
<td style=" font-weight:bold;">bin_shr[18]_8_s0/Q</td>
</tr>
<tr>
<td>1.380</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">bin_img[18]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>798</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>bin_img[18]_8_s0/CLK</td>
</tr>
<tr>
<td>1.722</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_img[18]_8_s0</td>
</tr>
<tr>
<td>1.723</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>bin_img[18]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.926, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.943</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C64[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.806</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>8.458</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C64[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.001, 81.888%; tC2Q: 0.442, 18.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.841, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.957</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C64[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.823</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>8.476</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C64[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.014, 81.989%; tC2Q: 0.442, 18.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.961</td>
<td>2.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C64[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>8.480</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.018, 82.017%; tC2Q: 0.442, 17.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.957</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C60[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.823</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C60[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>8.476</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C60[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.014, 81.989%; tC2Q: 0.442, 18.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.957</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C60[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.823</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C60[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>8.476</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C60[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.014, 81.989%; tC2Q: 0.442, 18.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C63[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_14_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C61[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C61[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C61[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C61[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C61[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C61[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C61[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C61[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C61[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C61[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C59[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C59[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C59[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C59[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C59[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C59[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C59[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C59[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C61[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C61[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_14_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C61[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.949</td>
<td>2.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C57[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.821</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C57[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLK</td>
</tr>
<tr>
<td>8.473</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C57[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.007, 81.932%; tC2Q: 0.442, 18.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.949</td>
<td>2.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C57[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.821</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C57[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLK</td>
</tr>
<tr>
<td>8.473</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C57[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.007, 81.932%; tC2Q: 0.442, 18.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.949</td>
<td>2.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C57[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.821</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLK</td>
</tr>
<tr>
<td>8.473</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.007, 81.932%; tC2Q: 0.442, 18.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C57[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C57[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C57[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C57[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C57[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C57[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C57[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C57[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C57[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>2.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C57[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.827</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C57[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1/CLK</td>
</tr>
<tr>
<td>8.479</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C57[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.013, 81.976%; tC2Q: 0.442, 18.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.333</td>
<td>3.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.631</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.500</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>5.942</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.949</td>
<td>2.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C57[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>7.965</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.821</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C57[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1/CLK</td>
</tr>
<tr>
<td>8.473</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C57[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.007, 81.932%; tC2Q: 0.442, 18.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>51.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>51.676</td>
<td>0.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>51.874</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.751</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C63[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.545</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C63[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>52.580</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>52.391</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C63[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.378, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 81.628%; tC2Q: 0.198, 18.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 53.090%; route: 1.194, 46.910%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>51.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>51.676</td>
<td>0.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>51.874</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.751</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C58[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.540</td>
<td>1.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C58[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>52.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>52.386</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C58[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.864</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.378, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 81.628%; tC2Q: 0.198, 18.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 53.194%; route: 1.189, 46.806%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>51.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>132</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>51.676</td>
<td>0.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>51.874</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>72</td>
<td>R36C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.744</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C58[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.521</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C58[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>52.556</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>52.367</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C58[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.378, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 81.499%; tC2Q: 0.198, 18.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 53.590%; route: 1.170, 46.410%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.396</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s1/CLK</td>
</tr>
<tr>
<td>0.208</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C51[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 55.367%; tC2Q: 0.198, 44.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.396</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s1/CLK</td>
</tr>
<tr>
<td>0.208</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 55.367%; tC2Q: 0.198, 44.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.088</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.396</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s1/CLK</td>
</tr>
<tr>
<td>0.208</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C51[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 55.367%; tC2Q: 0.198, 44.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.095</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[2][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.397</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C52[2][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_4_s1/CLK</td>
</tr>
<tr>
<td>0.208</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C52[2][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 56.111%; tC2Q: 0.198, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.095</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C53[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.392</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C53[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_8_s0/CLK</td>
</tr>
<tr>
<td>0.203</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C53[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 56.111%; tC2Q: 0.198, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.217</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C52[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.401</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C52[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_0_s1/CLK</td>
</tr>
<tr>
<td>0.213</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C52[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 65.502%; tC2Q: 0.198, 34.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.401, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.217</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C52[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.401</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C52[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_5_s1/CLK</td>
</tr>
<tr>
<td>0.213</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C52[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 65.502%; tC2Q: 0.198, 34.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.401, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.215</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C53[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.394</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C53[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s1/CLK</td>
</tr>
<tr>
<td>0.205</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C53[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.372, 65.351%; tC2Q: 0.198, 34.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.215</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C53[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.394</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C53[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s1/CLK</td>
</tr>
<tr>
<td>0.205</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C53[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.372, 65.351%; tC2Q: 0.198, 34.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.222</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C52[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.392</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C52[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_4_s1/CLK</td>
</tr>
<tr>
<td>0.204</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C52[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.380, 65.801%; tC2Q: 0.198, 34.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.222</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C52[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.392</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C52[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_7_s1/CLK</td>
</tr>
<tr>
<td>0.204</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C52[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.380, 65.801%; tC2Q: 0.198, 34.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.392, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.386</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C52[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 71.685%; tC2Q: 0.198, 28.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.345</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C53[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.387</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C53[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_3_s1/CLK</td>
</tr>
<tr>
<td>0.199</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C53[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.502, 71.786%; tC2Q: 0.198, 28.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.387, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C58[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.393</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C58[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_8_s1/CLK</td>
</tr>
<tr>
<td>0.205</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C58[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 72.281%; tC2Q: 0.198, 27.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C58[1][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.393</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C58[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_11_s1/CLK</td>
</tr>
<tr>
<td>0.205</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C58[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 72.281%; tC2Q: 0.198, 27.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C58[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.393</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C58[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_11_s1/CLK</td>
</tr>
<tr>
<td>0.205</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C58[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 72.281%; tC2Q: 0.198, 27.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.393, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.472</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C58[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.391</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C58[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s1/CLK</td>
</tr>
<tr>
<td>0.203</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C58[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.630, 76.133%; tC2Q: 0.198, 23.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.465</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_7_s0/CLK</td>
</tr>
<tr>
<td>0.193</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C53[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wbin_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 75.915%; tC2Q: 0.198, 24.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.465</td>
<td>0.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C53[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_6_s1/CLK</td>
</tr>
<tr>
<td>0.193</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C53[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.622, 75.915%; tC2Q: 0.198, 24.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.381, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.495</td>
<td>0.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C56[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.403</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C56[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s1/CLK</td>
</tr>
<tr>
<td>0.215</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C56[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.652, 76.765%; tC2Q: 0.198, 23.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.495</td>
<td>0.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C55[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.398</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C55[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_9_s1/CLK</td>
</tr>
<tr>
<td>0.210</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C55[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.652, 76.765%; tC2Q: 0.198, 23.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C51[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>1.842</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>50</td>
<td>R6C51[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>2.602</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>574</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.399</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s1/CLK</td>
</tr>
<tr>
<td>0.210</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C56[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.760, 79.373%; tC2Q: 0.198, 20.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.249</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.878</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.630</td>
<td>0.380</td>
<td>tNET</td>
<td>FF</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.249</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.878</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.630</td>
<td>0.380</td>
<td>tNET</td>
<td>FF</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_controller0/sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_controller0/sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.625</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_controller0/sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.240</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.760</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_controller0/sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.860</td>
<td>0.860</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_controller0/sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.620</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_controller0/sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.493</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.909</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.652</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_controller0/sdrc_top_inst/U0/Count_cmd_delay_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.908</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Count_cmd_delay_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.655</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_controller0/sdrc_top_inst/U0/Count_cmd_delay_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_autorefresh_ack_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.908</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_autorefresh_ack_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.655</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_controller0/sdrc_top_inst/U0/O_autorefresh_ack_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>mem_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.908</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>mem_clk</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_memory/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.655</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_controller0/sdrc_top_inst/U0/Ctrl_fsm_data_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>938</td>
<td>cmos_16bit_clk</td>
<td>-4.342</td>
<td>1.868</td>
</tr>
<tr>
<td>798</td>
<td>cmos_xclk_d</td>
<td>-9.394</td>
<td>1.063</td>
</tr>
<tr>
<td>792</td>
<td>prev2_vsync</td>
<td>32.357</td>
<td>7.100</td>
</tr>
<tr>
<td>784</td>
<td>n7185_4</td>
<td>26.857</td>
<td>5.716</td>
</tr>
<tr>
<td>574</td>
<td>memory_clk</td>
<td>-0.056</td>
<td>0.915</td>
</tr>
<tr>
<td>400</td>
<td>dvi_y[4]</td>
<td>5.127</td>
<td>2.878</td>
</tr>
<tr>
<td>251</td>
<td>control0[0]</td>
<td>-4.580</td>
<td>2.377</td>
</tr>
<tr>
<td>209</td>
<td>video_clk</td>
<td>-2.391</td>
<td>0.915</td>
</tr>
<tr>
<td>196</td>
<td>n4433_11</td>
<td>6.123</td>
<td>3.087</td>
</tr>
<tr>
<td>147</td>
<td>lut_index_Z[0]</td>
<td>11.806</td>
<td>1.738</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R25C47</td>
<td>70.83%</td>
</tr>
<tr>
<td>R22C41</td>
<td>69.44%</td>
</tr>
<tr>
<td>R26C47</td>
<td>69.44%</td>
</tr>
<tr>
<td>R24C48</td>
<td>68.06%</td>
</tr>
<tr>
<td>R28C47</td>
<td>65.28%</td>
</tr>
<tr>
<td>R2C35</td>
<td>65.28%</td>
</tr>
<tr>
<td>R22C48</td>
<td>65.28%</td>
</tr>
<tr>
<td>R23C48</td>
<td>65.28%</td>
</tr>
<tr>
<td>R27C47</td>
<td>63.89%</td>
</tr>
<tr>
<td>R26C48</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_16bit_clk -period 80 -waveform {0 40} [get_nets {cmos_16bit_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name mem_clk -period 7.519 -waveform {0 1.25} [get_nets {memory_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 40 -waveform {0 5} [get_ports {cmos_pclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
