// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_precompute_conv12_halo (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        patch_address0,
        patch_ce0,
        patch_q0,
        h0,
        w0,
        th_eff,
        tw_eff,
        conv1_weights_address0,
        conv1_weights_ce0,
        conv1_weights_q0,
        conv1_biases_address0,
        conv1_biases_ce0,
        conv1_biases_q0,
        conv2_weights_address0,
        conv2_weights_ce0,
        conv2_weights_q0,
        conv2_biases_address0,
        conv2_biases_ce0,
        conv2_biases_q0,
        conv2_buf_address0,
        conv2_buf_ce0,
        conv2_buf_we0,
        conv2_buf_d0,
        grp_fu_293_p_din0,
        grp_fu_293_p_din1,
        grp_fu_293_p_opcode,
        grp_fu_293_p_dout0,
        grp_fu_293_p_ce,
        grp_fu_297_p_din0,
        grp_fu_297_p_din1,
        grp_fu_297_p_dout0,
        grp_fu_297_p_ce
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] patch_address0;
output   patch_ce0;
input  [31:0] patch_q0;
input  [8:0] h0;
input  [7:0] w0;
input  [7:0] th_eff;
input  [7:0] tw_eff;
output  [12:0] conv1_weights_address0;
output   conv1_weights_ce0;
input  [31:0] conv1_weights_q0;
output  [5:0] conv1_biases_address0;
output   conv1_biases_ce0;
input  [31:0] conv1_biases_q0;
output  [10:0] conv2_weights_address0;
output   conv2_weights_ce0;
input  [31:0] conv2_weights_q0;
output  [4:0] conv2_biases_address0;
output   conv2_biases_ce0;
input  [31:0] conv2_biases_q0;
output  [17:0] conv2_buf_address0;
output   conv2_buf_ce0;
output   conv2_buf_we0;
output  [31:0] conv2_buf_d0;
output  [31:0] grp_fu_293_p_din0;
output  [31:0] grp_fu_293_p_din1;
output  [1:0] grp_fu_293_p_opcode;
input  [31:0] grp_fu_293_p_dout0;
output   grp_fu_293_p_ce;
output  [31:0] grp_fu_297_p_din0;
output  [31:0] grp_fu_297_p_din1;
input  [31:0] grp_fu_297_p_dout0;
output   grp_fu_297_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg conv1_biases_ce0;
reg conv2_buf_ce0;
reg conv2_buf_we0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [8:0] add_ln141_1_fu_278_p2;
reg   [8:0] add_ln141_1_reg_884;
wire    ap_CS_fsm_state4;
wire   [9:0] w0_cast4_fu_307_p1;
reg   [9:0] w0_cast4_reg_899;
wire   [9:0] h0_cast2_fu_311_p1;
reg   [9:0] h0_cast2_reg_904;
wire   [6:0] sub_ln77_fu_319_p2;
reg   [6:0] sub_ln77_reg_910;
wire  signed [10:0] sext_ln142_fu_331_p1;
reg  signed [10:0] sext_ln142_reg_915;
wire  signed [9:0] sext_ln144_fu_341_p1;
reg  signed [9:0] sext_ln144_reg_921;
wire  signed [17:0] grp_fu_849_p3;
reg   [17:0] bound4_reg_926;
wire   [16:0] add_ln141_4_fu_420_p2;
reg   [16:0] add_ln141_4_reg_934;
wire    ap_CS_fsm_state5;
wire   [8:0] select_ln141_fu_440_p3;
reg   [8:0] select_ln141_reg_939;
wire   [0:0] icmp_ln141_fu_415_p2;
wire   [8:0] select_ln141_1_fu_448_p3;
reg   [8:0] select_ln141_1_reg_944;
wire   [12:0] zext_ln141_3_fu_456_p1;
reg   [12:0] zext_ln141_3_reg_949;
wire   [6:0] trunc_ln141_fu_528_p1;
reg   [6:0] trunc_ln141_reg_954;
wire   [9:0] add_ln141_3_fu_532_p2;
reg   [9:0] add_ln141_3_reg_959;
wire   [17:0] zext_ln143_fu_538_p1;
reg   [17:0] zext_ln143_reg_964;
wire   [9:0] gxc_fu_598_p3;
reg   [9:0] gxc_reg_969;
wire   [6:0] add_ln73_fu_612_p2;
reg   [6:0] add_ln73_reg_978;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln73_fu_618_p1;
reg   [63:0] zext_ln73_reg_983;
wire   [0:0] icmp_ln73_fu_606_p2;
wire   [10:0] add_ln82_fu_639_p2;
reg   [10:0] add_ln82_reg_993;
wire    ap_CS_fsm_state7;
wire   [31:0] v_fu_646_p1;
reg   [31:0] v_reg_998;
reg   [17:0] conv2_buf_addr_reg_1003;
wire    ap_CS_fsm_state10;
wire   [5:0] add_ln151_fu_820_p2;
reg   [5:0] add_ln151_reg_1011;
wire   [4:0] trunc_ln153_fu_826_p1;
reg   [4:0] trunc_ln153_reg_1016;
wire   [0:0] icmp_ln151_fu_814_p2;
reg   [5:0] c1_vec_address0;
reg    c1_vec_ce0;
reg    c1_vec_we0;
wire   [31:0] c1_vec_d0;
wire   [31:0] c1_vec_q0;
wire    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start;
wire    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_done;
wire    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_idle;
wire    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_ready;
wire   [12:0] grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_conv1_weights_address0;
wire    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_conv1_weights_ce0;
wire   [12:0] grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_patch_address0;
wire    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_patch_ce0;
wire   [31:0] grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_v_2_out;
wire    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_v_2_out_ap_vld;
wire   [31:0] grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_din0;
wire   [31:0] grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_din1;
wire   [1:0] grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_opcode;
wire    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_ce;
wire   [31:0] grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_din0;
wire   [31:0] grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_din1;
wire    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_ce;
wire    grp_conv2_single_from_c1_fu_259_ap_start;
wire    grp_conv2_single_from_c1_fu_259_ap_done;
wire    grp_conv2_single_from_c1_fu_259_ap_idle;
wire    grp_conv2_single_from_c1_fu_259_ap_ready;
wire   [10:0] grp_conv2_single_from_c1_fu_259_conv2_weights_address0;
wire    grp_conv2_single_from_c1_fu_259_conv2_weights_ce0;
wire   [4:0] grp_conv2_single_from_c1_fu_259_conv2_biases_address0;
wire    grp_conv2_single_from_c1_fu_259_conv2_biases_ce0;
wire   [5:0] grp_conv2_single_from_c1_fu_259_c1_vec_address0;
wire    grp_conv2_single_from_c1_fu_259_c1_vec_ce0;
wire   [31:0] grp_conv2_single_from_c1_fu_259_ap_return;
wire   [31:0] grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_din0;
wire   [31:0] grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_din1;
wire   [1:0] grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_opcode;
wire    grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_ce;
wire   [31:0] grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_din0;
wire   [31:0] grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_din1;
wire    grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_ce;
reg   [6:0] c1_reg_219;
wire    ap_CS_fsm_state9;
reg   [5:0] n2_reg_231;
wire    ap_CS_fsm_state11;
reg    grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_conv2_single_from_c1_fu_259_ap_start_reg;
wire   [63:0] zext_ln152_3_fu_809_p1;
reg   [8:0] xi_fu_138;
wire   [8:0] add_ln143_fu_831_p2;
reg   [8:0] yi_fu_142;
reg   [16:0] indvar_flatten6_fu_146;
wire   [8:0] tw_eff_cast_fu_274_p1;
wire   [6:0] empty_fu_315_p1;
wire   [8:0] add_ln142_fu_325_p2;
wire   [8:0] w0_cast6_fu_303_p1;
wire   [8:0] add_ln144_fu_335_p2;
wire   [10:0] zext_ln141_fu_355_p1;
wire   [10:0] add_ln142_1_fu_363_p2;
wire   [9:0] zext_ln142_fu_359_p1;
wire   [9:0] add_ln26_4_fu_382_p2;
wire   [0:0] tmp_5_fu_368_p3;
wire   [0:0] icmp_ln26_1_fu_376_p2;
wire   [0:0] or_ln26_fu_401_p2;
wire   [9:0] select_ln26_fu_393_p3;
wire   [9:0] add_ln26_fu_388_p2;
wire   [17:0] zext_ln141_1_fu_351_p1;
wire   [0:0] icmp_ln143_fu_435_p2;
wire   [8:0] add_ln141_fu_429_p2;
wire   [10:0] zext_ln141_2_fu_460_p1;
wire   [10:0] add_ln142_2_fu_468_p2;
wire   [9:0] zext_ln142_1_fu_464_p1;
wire   [9:0] add_ln26_6_fu_487_p2;
wire   [0:0] tmp_6_fu_473_p3;
wire   [0:0] icmp_ln26_fu_481_p2;
wire   [0:0] or_ln26_3_fu_506_p2;
wire   [9:0] select_ln26_7_fu_498_p3;
wire   [9:0] add_ln26_7_fu_493_p2;
wire   [9:0] select_ln26_5_fu_512_p3;
wire   [9:0] gyc_fu_407_p3;
wire   [9:0] select_ln141_2_fu_520_p3;
wire   [9:0] zext_ln143_1_fu_542_p1;
wire   [9:0] add_ln144_1_fu_546_p2;
wire   [9:0] add_ln26_5_fu_565_p2;
wire   [0:0] tmp_8_fu_576_p3;
wire   [0:0] tmp_7_fu_551_p3;
wire   [0:0] icmp_ln26_3_fu_559_p2;
wire   [0:0] or_ln26_1_fu_592_p2;
wire   [9:0] select_ln26_8_fu_584_p3;
wire   [9:0] add_ln26_1_fu_571_p2;
wire   [9:0] tmp_fu_627_p3;
wire   [10:0] zext_ln82_5_fu_635_p1;
wire   [10:0] zext_ln82_fu_623_p1;
wire   [31:0] data_fu_654_p1;
wire   [7:0] y_fp_exp_fu_658_p4;
wire   [22:0] y_fp_sig_fu_668_p1;
wire   [0:0] icmp_ln25_fu_672_p2;
wire   [0:0] icmp_ln25_1_fu_678_p2;
wire   [0:0] ymaggreater_fu_702_p2;
wire   [0:0] and_ln25_fu_684_p2;
wire   [31:0] res_fu_708_p3;
wire   [0:0] icmp_ln18_fu_690_p2;
wire   [0:0] xor_ln18_fu_696_p2;
wire   [0:0] and_ln18_fu_724_p2;
wire   [31:0] select_ln25_fu_716_p3;
wire   [11:0] tmp_1_fu_739_p3;
wire   [7:0] tmp_2_fu_751_p3;
wire   [12:0] zext_ln152_fu_747_p1;
wire   [12:0] zext_ln152_1_fu_759_p1;
wire   [12:0] add_ln152_fu_763_p2;
wire   [12:0] add_ln152_1_fu_769_p2;
wire   [11:0] trunc_ln152_fu_774_p1;
wire   [14:0] p_shl4_fu_786_p3;
wire   [17:0] p_shl3_fu_778_p3;
wire   [17:0] zext_ln152_2_fu_794_p1;
wire   [17:0] add_ln152_2_fu_798_p2;
wire   [17:0] add_ln152_3_fu_804_p2;
wire   [7:0] grp_fu_849_p0;
wire   [2:0] grp_fu_849_p1;
wire   [8:0] grp_fu_849_p2;
reg   [31:0] grp_fu_1021_p0;
reg   [31:0] grp_fu_1021_p1;
reg    grp_fu_1021_ce;
reg   [31:0] grp_fu_1025_p0;
reg   [31:0] grp_fu_1025_p1;
reg    grp_fu_1025_ce;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire   [8:0] grp_fu_849_p00;
wire   [17:0] grp_fu_849_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start_reg = 1'b0;
#0 grp_conv2_single_from_c1_fu_259_ap_start_reg = 1'b0;
end

srcnn_precompute_conv12_halo_c1_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
c1_vec_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(c1_vec_address0),
    .ce0(c1_vec_ce0),
    .we0(c1_vec_we0),
    .d0(c1_vec_d0),
    .q0(c1_vec_q0)
);

srcnn_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3 grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start),
    .ap_done(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_done),
    .ap_idle(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_idle),
    .ap_ready(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_ready),
    .v(v_reg_998),
    .sext_ln141(add_ln141_3_reg_959),
    .trunc_ln142_mid2(trunc_ln141_reg_954),
    .add_ln82(add_ln82_reg_993),
    .sub_ln77(sub_ln77_reg_910),
    .conv1_weights_address0(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_conv1_weights_address0),
    .conv1_weights_ce0(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_conv1_weights_ce0),
    .conv1_weights_q0(conv1_weights_q0),
    .gxc(gxc_reg_969),
    .sext_ln144_1(gxc_reg_969),
    .w0_cast6(w0),
    .patch_address0(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_patch_address0),
    .patch_ce0(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_patch_ce0),
    .patch_q0(patch_q0),
    .v_2_out(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_v_2_out),
    .v_2_out_ap_vld(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_v_2_out_ap_vld),
    .grp_fu_1021_p_din0(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_din0),
    .grp_fu_1021_p_din1(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_din1),
    .grp_fu_1021_p_opcode(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_opcode),
    .grp_fu_1021_p_dout0(grp_fu_293_p_dout0),
    .grp_fu_1021_p_ce(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_ce),
    .grp_fu_1025_p_din0(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_din0),
    .grp_fu_1025_p_din1(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_din1),
    .grp_fu_1025_p_dout0(grp_fu_297_p_dout0),
    .grp_fu_1025_p_ce(grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_ce)
);

srcnn_conv2_single_from_c1 grp_conv2_single_from_c1_fu_259(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_single_from_c1_fu_259_ap_start),
    .ap_done(grp_conv2_single_from_c1_fu_259_ap_done),
    .ap_idle(grp_conv2_single_from_c1_fu_259_ap_idle),
    .ap_ready(grp_conv2_single_from_c1_fu_259_ap_ready),
    .n2(trunc_ln153_reg_1016),
    .conv2_weights_address0(grp_conv2_single_from_c1_fu_259_conv2_weights_address0),
    .conv2_weights_ce0(grp_conv2_single_from_c1_fu_259_conv2_weights_ce0),
    .conv2_weights_q0(conv2_weights_q0),
    .conv2_biases_address0(grp_conv2_single_from_c1_fu_259_conv2_biases_address0),
    .conv2_biases_ce0(grp_conv2_single_from_c1_fu_259_conv2_biases_ce0),
    .conv2_biases_q0(conv2_biases_q0),
    .c1_vec_address0(grp_conv2_single_from_c1_fu_259_c1_vec_address0),
    .c1_vec_ce0(grp_conv2_single_from_c1_fu_259_c1_vec_ce0),
    .c1_vec_q0(c1_vec_q0),
    .ap_return(grp_conv2_single_from_c1_fu_259_ap_return),
    .grp_fu_1021_p_din0(grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_din0),
    .grp_fu_1021_p_din1(grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_din1),
    .grp_fu_1021_p_opcode(grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_opcode),
    .grp_fu_1021_p_dout0(grp_fu_293_p_dout0),
    .grp_fu_1021_p_ce(grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_ce),
    .grp_fu_1025_p_din0(grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_din0),
    .grp_fu_1025_p_din1(grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_din1),
    .grp_fu_1025_p_dout0(grp_fu_297_p_dout0),
    .grp_fu_1025_p_ce(grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_ce)
);

srcnn_am_addmul_8ns_3ns_9ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
am_addmul_8ns_3ns_9ns_18_4_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_849_p0),
    .din1(grp_fu_849_p1),
    .din2(grp_fu_849_p2),
    .ce(1'b1),
    .dout(grp_fu_849_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_single_from_c1_fu_259_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln151_fu_814_p2 == 1'd0))) begin
            grp_conv2_single_from_c1_fu_259_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_single_from_c1_fu_259_ap_ready == 1'b1)) begin
            grp_conv2_single_from_c1_fu_259_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start_reg <= 1'b1;
        end else if ((grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_ready == 1'b1)) begin
            grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c1_reg_219 <= add_ln73_reg_978;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln141_fu_415_p2 == 1'd0))) begin
        c1_reg_219 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten6_fu_146 <= 17'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln151_fu_814_p2 == 1'd1))) begin
        indvar_flatten6_fu_146 <= add_ln141_4_reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln73_fu_606_p2 == 1'd1))) begin
        n2_reg_231 <= 6'd0;
    end else if (((grp_conv2_single_from_c1_fu_259_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        n2_reg_231 <= add_ln151_reg_1011;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        xi_fu_138 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln151_fu_814_p2 == 1'd1))) begin
        xi_fu_138 <= add_ln143_fu_831_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        yi_fu_142 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln151_fu_814_p2 == 1'd1))) begin
        yi_fu_142 <= select_ln141_1_reg_944;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln141_1_reg_884 <= add_ln141_1_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln141_fu_415_p2 == 1'd0))) begin
        add_ln141_3_reg_959 <= add_ln141_3_fu_532_p2;
        gxc_reg_969 <= gxc_fu_598_p3;
        select_ln141_1_reg_944 <= select_ln141_1_fu_448_p3;
        select_ln141_reg_939 <= select_ln141_fu_440_p3;
        trunc_ln141_reg_954 <= trunc_ln141_fu_528_p1;
        zext_ln141_3_reg_949[8 : 0] <= zext_ln141_3_fu_456_p1[8 : 0];
        zext_ln143_reg_964[8 : 0] <= zext_ln143_fu_538_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln141_4_reg_934 <= add_ln141_4_fu_420_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln151_reg_1011 <= add_ln151_fu_820_p2;
        conv2_buf_addr_reg_1003 <= zext_ln152_3_fu_809_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln73_reg_978 <= add_ln73_fu_612_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln82_reg_993 <= add_ln82_fu_639_p2;
        v_reg_998 <= v_fu_646_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        bound4_reg_926 <= grp_fu_849_p3;
        h0_cast2_reg_904[8 : 0] <= h0_cast2_fu_311_p1[8 : 0];
        sext_ln142_reg_915 <= sext_ln142_fu_331_p1;
        sext_ln144_reg_921 <= sext_ln144_fu_341_p1;
        sub_ln77_reg_910 <= sub_ln77_fu_319_p2;
        w0_cast4_reg_899[7 : 0] <= w0_cast4_fu_307_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln151_fu_814_p2 == 1'd0))) begin
        trunc_ln153_reg_1016 <= trunc_ln153_fu_826_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln73_fu_606_p2 == 1'd0))) begin
        zext_ln73_reg_983[6 : 0] <= zext_ln73_fu_618_p1[6 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_single_from_c1_fu_259_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln141_fu_415_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln141_fu_415_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c1_vec_address0 = zext_ln73_reg_983;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        c1_vec_address0 = grp_conv2_single_from_c1_fu_259_c1_vec_address0;
    end else begin
        c1_vec_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c1_vec_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        c1_vec_ce0 = grp_conv2_single_from_c1_fu_259_c1_vec_ce0;
    end else begin
        c1_vec_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c1_vec_we0 = 1'b1;
    end else begin
        c1_vec_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv1_biases_ce0 = 1'b1;
    end else begin
        conv1_biases_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv2_single_from_c1_fu_259_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        conv2_buf_ce0 = 1'b1;
    end else begin
        conv2_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv2_single_from_c1_fu_259_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        conv2_buf_we0 = 1'b1;
    end else begin
        conv2_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1021_ce = grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1021_ce = grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_ce;
    end else begin
        grp_fu_1021_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1021_p0 = grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1021_p0 = grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_din0;
    end else begin
        grp_fu_1021_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1021_p1 = grp_conv2_single_from_c1_fu_259_grp_fu_1021_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1021_p1 = grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1021_p_din1;
    end else begin
        grp_fu_1021_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1025_ce = grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1025_ce = grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_ce;
    end else begin
        grp_fu_1025_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1025_p0 = grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1025_p0 = grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_din0;
    end else begin
        grp_fu_1025_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_1025_p1 = grp_conv2_single_from_c1_fu_259_grp_fu_1025_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1025_p1 = grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_grp_fu_1025_p_din1;
    end else begin
        grp_fu_1025_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln141_fu_415_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln73_fu_606_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln151_fu_814_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((grp_conv2_single_from_c1_fu_259_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln141_1_fu_278_p2 = (tw_eff_cast_fu_274_p1 + 9'd4);

assign add_ln141_3_fu_532_p2 = ($signed(select_ln141_2_fu_520_p3) + $signed(10'd1020));

assign add_ln141_4_fu_420_p2 = (indvar_flatten6_fu_146 + 17'd1);

assign add_ln141_fu_429_p2 = (yi_fu_142 + 9'd1);

assign add_ln142_1_fu_363_p2 = ($signed(sext_ln142_reg_915) + $signed(zext_ln141_fu_355_p1));

assign add_ln142_2_fu_468_p2 = ($signed(sext_ln142_reg_915) + $signed(zext_ln141_2_fu_460_p1));

assign add_ln142_fu_325_p2 = ($signed(h0) + $signed(9'd510));

assign add_ln143_fu_831_p2 = (select_ln141_reg_939 + 9'd1);

assign add_ln144_1_fu_546_p2 = ($signed(sext_ln144_reg_921) + $signed(zext_ln143_1_fu_542_p1));

assign add_ln144_fu_335_p2 = ($signed(w0_cast6_fu_303_p1) + $signed(9'd510));

assign add_ln151_fu_820_p2 = (n2_reg_231 + 6'd1);

assign add_ln152_1_fu_769_p2 = (add_ln152_fu_763_p2 + zext_ln141_3_reg_949);

assign add_ln152_2_fu_798_p2 = (p_shl3_fu_778_p3 + zext_ln152_2_fu_794_p1);

assign add_ln152_3_fu_804_p2 = (add_ln152_2_fu_798_p2 + zext_ln143_reg_964);

assign add_ln152_fu_763_p2 = (zext_ln152_fu_747_p1 + zext_ln152_1_fu_759_p1);

assign add_ln26_1_fu_571_p2 = (add_ln26_5_fu_565_p2 + w0_cast4_reg_899);

assign add_ln26_4_fu_382_p2 = ($signed(zext_ln142_fu_359_p1) + $signed(10'd1022));

assign add_ln26_5_fu_565_p2 = ($signed(zext_ln143_1_fu_542_p1) + $signed(10'd1022));

assign add_ln26_6_fu_487_p2 = ($signed(zext_ln142_1_fu_464_p1) + $signed(10'd1022));

assign add_ln26_7_fu_493_p2 = (add_ln26_6_fu_487_p2 + h0_cast2_reg_904);

assign add_ln26_fu_388_p2 = (add_ln26_4_fu_382_p2 + h0_cast2_reg_904);

assign add_ln73_fu_612_p2 = (c1_reg_219 + 7'd1);

assign add_ln82_fu_639_p2 = (zext_ln82_5_fu_635_p1 + zext_ln82_fu_623_p1);

assign and_ln18_fu_724_p2 = (xor_ln18_fu_696_p2 & icmp_ln18_fu_690_p2);

assign and_ln25_fu_684_p2 = (icmp_ln25_fu_672_p2 & icmp_ln25_1_fu_678_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign c1_vec_d0 = ((and_ln18_fu_724_p2[0:0] == 1'b1) ? 32'd0 : select_ln25_fu_716_p3);

assign conv1_biases_address0 = zext_ln73_fu_618_p1;

assign conv1_weights_address0 = grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_conv1_weights_address0;

assign conv1_weights_ce0 = grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_conv1_weights_ce0;

assign conv2_biases_address0 = grp_conv2_single_from_c1_fu_259_conv2_biases_address0;

assign conv2_biases_ce0 = grp_conv2_single_from_c1_fu_259_conv2_biases_ce0;

assign conv2_buf_address0 = conv2_buf_addr_reg_1003;

assign conv2_buf_d0 = grp_conv2_single_from_c1_fu_259_ap_return;

assign conv2_weights_address0 = grp_conv2_single_from_c1_fu_259_conv2_weights_address0;

assign conv2_weights_ce0 = grp_conv2_single_from_c1_fu_259_conv2_weights_ce0;

assign data_fu_654_p1 = grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_v_2_out;

assign empty_fu_315_p1 = h0[6:0];

assign grp_conv2_single_from_c1_fu_259_ap_start = grp_conv2_single_from_c1_fu_259_ap_start_reg;

assign grp_fu_293_p_ce = grp_fu_1021_ce;

assign grp_fu_293_p_din0 = grp_fu_1021_p0;

assign grp_fu_293_p_din1 = grp_fu_1021_p1;

assign grp_fu_293_p_opcode = 2'd0;

assign grp_fu_297_p_ce = grp_fu_1025_ce;

assign grp_fu_297_p_din0 = grp_fu_1025_p0;

assign grp_fu_297_p_din1 = grp_fu_1025_p1;

assign grp_fu_849_p0 = grp_fu_849_p00;

assign grp_fu_849_p00 = th_eff;

assign grp_fu_849_p1 = 9'd4;

assign grp_fu_849_p2 = grp_fu_849_p20;

assign grp_fu_849_p20 = add_ln141_1_fu_278_p2;

assign grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start = grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_ap_start_reg;

assign gxc_fu_598_p3 = ((or_ln26_1_fu_592_p2[0:0] == 1'b1) ? select_ln26_8_fu_584_p3 : add_ln26_1_fu_571_p2);

assign gyc_fu_407_p3 = ((or_ln26_fu_401_p2[0:0] == 1'b1) ? select_ln26_fu_393_p3 : add_ln26_fu_388_p2);

assign h0_cast2_fu_311_p1 = h0;

assign icmp_ln141_fu_415_p2 = ((zext_ln141_1_fu_351_p1 == bound4_reg_926) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_435_p2 = ((xi_fu_138 == add_ln141_1_reg_884) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_814_p2 = ((n2_reg_231 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_690_p2 = ((y_fp_exp_fu_658_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln25_1_fu_678_p2 = ((y_fp_sig_fu_668_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_672_p2 = ((y_fp_exp_fu_658_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln26_1_fu_376_p2 = (($signed(add_ln142_1_fu_363_p2) > $signed(11'd254)) ? 1'b1 : 1'b0);

assign icmp_ln26_3_fu_559_p2 = (($signed(add_ln144_1_fu_546_p2) > $signed(10'd254)) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_481_p2 = (($signed(add_ln142_2_fu_468_p2) > $signed(11'd254)) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_606_p2 = ((c1_reg_219 == 7'd64) ? 1'b1 : 1'b0);

assign or_ln26_1_fu_592_p2 = (tmp_7_fu_551_p3 | icmp_ln26_3_fu_559_p2);

assign or_ln26_3_fu_506_p2 = (tmp_6_fu_473_p3 | icmp_ln26_fu_481_p2);

assign or_ln26_fu_401_p2 = (tmp_5_fu_368_p3 | icmp_ln26_1_fu_376_p2);

assign p_shl3_fu_778_p3 = {{trunc_ln152_fu_774_p1}, {6'd0}};

assign p_shl4_fu_786_p3 = {{add_ln152_1_fu_769_p2}, {2'd0}};

assign patch_address0 = grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_patch_address0;

assign patch_ce0 = grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_patch_ce0;

assign res_fu_708_p3 = ((ymaggreater_fu_702_p2[0:0] == 1'b1) ? grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_v_2_out : 32'd0);

assign select_ln141_1_fu_448_p3 = ((icmp_ln143_fu_435_p2[0:0] == 1'b1) ? add_ln141_fu_429_p2 : yi_fu_142);

assign select_ln141_2_fu_520_p3 = ((icmp_ln143_fu_435_p2[0:0] == 1'b1) ? select_ln26_5_fu_512_p3 : gyc_fu_407_p3);

assign select_ln141_fu_440_p3 = ((icmp_ln143_fu_435_p2[0:0] == 1'b1) ? 9'd0 : xi_fu_138);

assign select_ln25_fu_716_p3 = ((and_ln25_fu_684_p2[0:0] == 1'b1) ? grp_precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3_fu_242_v_2_out : res_fu_708_p3);

assign select_ln26_5_fu_512_p3 = ((or_ln26_3_fu_506_p2[0:0] == 1'b1) ? select_ln26_7_fu_498_p3 : add_ln26_7_fu_493_p2);

assign select_ln26_7_fu_498_p3 = ((tmp_6_fu_473_p3[0:0] == 1'b1) ? 10'd0 : 10'd254);

assign select_ln26_8_fu_584_p3 = ((tmp_8_fu_576_p3[0:0] == 1'b1) ? 10'd0 : 10'd254);

assign select_ln26_fu_393_p3 = ((tmp_5_fu_368_p3[0:0] == 1'b1) ? 10'd0 : 10'd254);

assign sext_ln142_fu_331_p1 = $signed(add_ln142_fu_325_p2);

assign sext_ln144_fu_341_p1 = $signed(add_ln144_fu_335_p2);

assign sub_ln77_fu_319_p2 = (7'd6 - empty_fu_315_p1);

assign tmp_1_fu_739_p3 = {{n2_reg_231}, {6'd0}};

assign tmp_2_fu_751_p3 = {{n2_reg_231}, {2'd0}};

assign tmp_5_fu_368_p3 = add_ln142_1_fu_363_p2[32'd10];

assign tmp_6_fu_473_p3 = add_ln142_2_fu_468_p2[32'd10];

assign tmp_7_fu_551_p3 = add_ln144_1_fu_546_p2[32'd9];

assign tmp_8_fu_576_p3 = add_ln144_1_fu_546_p2[32'd9];

assign tmp_fu_627_p3 = {{c1_reg_219}, {3'd0}};

assign trunc_ln141_fu_528_p1 = select_ln141_2_fu_520_p3[6:0];

assign trunc_ln152_fu_774_p1 = add_ln152_1_fu_769_p2[11:0];

assign trunc_ln153_fu_826_p1 = n2_reg_231[4:0];

assign tw_eff_cast_fu_274_p1 = tw_eff;

assign v_fu_646_p1 = conv1_biases_q0;

assign w0_cast4_fu_307_p1 = w0;

assign w0_cast6_fu_303_p1 = w0;

assign xor_ln18_fu_696_p2 = (icmp_ln25_1_fu_678_p2 ^ 1'd1);

assign y_fp_exp_fu_658_p4 = {{data_fu_654_p1[30:23]}};

assign y_fp_sig_fu_668_p1 = data_fu_654_p1[22:0];

assign ymaggreater_fu_702_p2 = (($signed(data_fu_654_p1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign zext_ln141_1_fu_351_p1 = indvar_flatten6_fu_146;

assign zext_ln141_2_fu_460_p1 = add_ln141_fu_429_p2;

assign zext_ln141_3_fu_456_p1 = select_ln141_1_fu_448_p3;

assign zext_ln141_fu_355_p1 = yi_fu_142;

assign zext_ln142_1_fu_464_p1 = add_ln141_fu_429_p2;

assign zext_ln142_fu_359_p1 = yi_fu_142;

assign zext_ln143_1_fu_542_p1 = select_ln141_fu_440_p3;

assign zext_ln143_fu_538_p1 = select_ln141_fu_440_p3;

assign zext_ln152_1_fu_759_p1 = tmp_2_fu_751_p3;

assign zext_ln152_2_fu_794_p1 = p_shl4_fu_786_p3;

assign zext_ln152_3_fu_809_p1 = add_ln152_3_fu_804_p2;

assign zext_ln152_fu_747_p1 = tmp_1_fu_739_p3;

assign zext_ln73_fu_618_p1 = c1_reg_219;

assign zext_ln82_5_fu_635_p1 = tmp_fu_627_p3;

assign zext_ln82_fu_623_p1 = c1_reg_219;

always @ (posedge ap_clk) begin
    w0_cast4_reg_899[9:8] <= 2'b00;
    h0_cast2_reg_904[9] <= 1'b0;
    zext_ln141_3_reg_949[12:9] <= 4'b0000;
    zext_ln143_reg_964[17:9] <= 9'b000000000;
    zext_ln73_reg_983[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //srcnn_precompute_conv12_halo
