{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713595805181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713595805181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 12:20:05 2024 " "Processing started: Sat Apr 20 12:20:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713595805181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595805181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off home_auto_top_module -c home_auto_top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off home_auto_top_module -c home_auto_top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595805181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713595805562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713595805562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sum sum home_auto_top_module.v(130) " "Verilog HDL Declaration information at home_auto_top_module.v(130): object \"Sum\" differs only in case from object \"sum\" in the same scope" {  } { { "home_auto_top_module.v" "" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713595813205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "home_auto_top_module.v 11 11 " "Found 11 design units, including 11 entities, in source file home_auto_top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 home_auto_top_module " "Found entity 1: home_auto_top_module" {  } { { "home_auto_top_module.v" "" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595813205 ""} { "Info" "ISGN_ENTITY_NAME" "2 home_auto_module " "Found entity 2: home_auto_module" {  } { { "home_auto_top_module.v" "" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595813205 ""} { "Info" "ISGN_ENTITY_NAME" "3 pass_word " "Found entity 3: pass_word" {  } { { "home_auto_top_module.v" "" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595813205 ""} { "Info" "ISGN_ENTITY_NAME" "4 set_pass_word " "Found entity 4: set_pass_word" {  } { { "home_auto_top_module.v" "" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595813205 ""} { "Info" "ISGN_ENTITY_NAME" "5 idle_light " "Found entity 5: idle_light" {  } { { "home_auto_top_module.v" "" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595813205 ""} { "Info" "ISGN_ENTITY_NAME" "6 four_bit_substracter " "Found entity 6: four_bit_substracter" {  } { { "home_auto_top_module.v" "" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595813205 ""} { "Info" "ISGN_ENTITY_NAME" "7 full_adder " "Found entity 7: full_adder" {  } { { "home_auto_top_module.v" "" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595813205 ""} { "Info" "ISGN_ENTITY_NAME" "8 light_controller " "Found entity 8: light_controller" {  } { { "home_auto_top_module.v" "" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595813205 ""} { "Info" "ISGN_ENTITY_NAME" "9 AFW_cont " "Found entity 9: AFW_cont" {  } { { "home_auto_top_module.v" "" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595813205 ""} { "Info" "ISGN_ENTITY_NAME" "10 fan_speed_cont " "Found entity 10: fan_speed_cont" {  } { { "home_auto_top_module.v" "" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595813205 ""} { "Info" "ISGN_ENTITY_NAME" "11 idle_temp " "Found entity 11: idle_temp" {  } { { "home_auto_top_module.v" "" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713595813205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595813205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "home_auto_top_module " "Elaborating entity \"home_auto_top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713595813283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "home_auto_module home_auto_module:module0 " "Elaborating entity \"home_auto_module\" for hierarchy \"home_auto_module:module0\"" {  } { { "home_auto_top_module.v" "module0" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595813361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pass_word home_auto_module:module0\|pass_word:pa0 " "Elaborating entity \"pass_word\" for hierarchy \"home_auto_module:module0\|pass_word:pa0\"" {  } { { "home_auto_top_module.v" "pa0" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595813377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_pass_word home_auto_module:module0\|pass_word:pa0\|set_pass_word:pass_w " "Elaborating entity \"set_pass_word\" for hierarchy \"home_auto_module:module0\|pass_word:pa0\|set_pass_word:pass_w\"" {  } { { "home_auto_top_module.v" "pass_w" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595813377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_controller home_auto_module:module0\|light_controller:lc0 " "Elaborating entity \"light_controller\" for hierarchy \"home_auto_module:module0\|light_controller:lc0\"" {  } { { "home_auto_top_module.v" "lc0" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595813377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idle_light home_auto_module:module0\|light_controller:lc0\|idle_light:IT " "Elaborating entity \"idle_light\" for hierarchy \"home_auto_module:module0\|light_controller:lc0\|idle_light:IT\"" {  } { { "home_auto_top_module.v" "IT" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595813393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_substracter home_auto_module:module0\|light_controller:lc0\|four_bit_substracter:fs0 " "Elaborating entity \"four_bit_substracter\" for hierarchy \"home_auto_module:module0\|light_controller:lc0\|four_bit_substracter:fs0\"" {  } { { "home_auto_top_module.v" "fs0" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595813393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder home_auto_module:module0\|light_controller:lc0\|four_bit_substracter:fs0\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"home_auto_module:module0\|light_controller:lc0\|four_bit_substracter:fs0\|full_adder:fa0\"" {  } { { "home_auto_top_module.v" "fa0" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595813393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AFW_cont home_auto_module:module0\|AFW_cont:AllC0 " "Elaborating entity \"AFW_cont\" for hierarchy \"home_auto_module:module0\|AFW_cont:AllC0\"" {  } { { "home_auto_top_module.v" "AllC0" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595813408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fan_speed_cont home_auto_module:module0\|fan_speed_cont:fc0 " "Elaborating entity \"fan_speed_cont\" for hierarchy \"home_auto_module:module0\|fan_speed_cont:fc0\"" {  } { { "home_auto_top_module.v" "fc0" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595813408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idle_temp home_auto_module:module0\|fan_speed_cont:fc0\|idle_temp:IT " "Elaborating entity \"idle_temp\" for hierarchy \"home_auto_module:module0\|fan_speed_cont:fc0\|idle_temp:IT\"" {  } { { "home_auto_top_module.v" "IT" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595813408 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "5 " "Ignored 5 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "5 " "Ignored 5 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1713595813611 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1713595813611 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fan_out\[3\] GND " "Pin \"fan_out\[3\]\" is stuck at GND" {  } { { "home_auto_top_module.v" "" { Text "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/home_auto_top_module.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713595813830 "|home_auto_top_module|fan_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713595813830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713595813893 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/output_files/home_auto_top_module.map.smsg " "Generated suppressed messages file F:/Verilog_project/small_automation/Sub_componrnt/TOP_module/home_auto_top_module/output_files/home_auto_top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595814064 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713595814221 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713595814221 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713595814377 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713595814377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713595814377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713595814377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713595814393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 12:20:14 2024 " "Processing ended: Sat Apr 20 12:20:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713595814393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713595814393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713595814393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713595814393 ""}
