/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [20:0] _00_;
  reg [6:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [21:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [27:0] celloutsig_0_47z;
  wire [16:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [2:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [16:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  reg [22:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~(celloutsig_0_29z & celloutsig_0_31z);
  assign celloutsig_1_18z = ~(celloutsig_1_9z & celloutsig_1_16z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z & celloutsig_0_0z[4]);
  assign celloutsig_0_27z = ~(celloutsig_0_15z & celloutsig_0_17z);
  assign celloutsig_0_30z = ~(celloutsig_0_26z & in_data[54]);
  assign celloutsig_0_41z = ~celloutsig_0_2z;
  assign celloutsig_0_9z = ~celloutsig_0_0z[1];
  assign celloutsig_0_42z = ~((celloutsig_0_3z | celloutsig_0_38z) & celloutsig_0_7z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | in_data[113]) & celloutsig_1_1z);
  assign celloutsig_1_17z = ~((celloutsig_1_10z | celloutsig_1_3z) & celloutsig_1_9z);
  assign celloutsig_0_19z = ~((celloutsig_0_5z | celloutsig_0_13z) & celloutsig_0_5z);
  assign celloutsig_0_4z = celloutsig_0_0z[1] | ~(celloutsig_0_1z);
  assign celloutsig_0_49z = celloutsig_0_21z[1] | ~(celloutsig_0_7z);
  assign celloutsig_1_8z = celloutsig_1_2z[5] | ~(celloutsig_1_4z[1]);
  assign celloutsig_1_10z = celloutsig_1_5z[5] | ~(celloutsig_1_3z);
  assign celloutsig_0_29z = celloutsig_0_16z[8] | ~(celloutsig_0_11z[1]);
  assign celloutsig_0_3z = celloutsig_0_0z[0] ^ celloutsig_0_1z;
  assign celloutsig_0_38z = celloutsig_0_24z ^ celloutsig_0_36z;
  assign celloutsig_0_51z = celloutsig_0_24z ^ celloutsig_0_28z[0];
  assign celloutsig_0_54z = celloutsig_0_7z ^ celloutsig_0_1z;
  assign celloutsig_1_1z = in_data[154] ^ in_data[188];
  assign celloutsig_1_7z = celloutsig_1_6z[18] ^ celloutsig_1_3z;
  assign celloutsig_1_9z = celloutsig_1_6z[1] ^ celloutsig_1_4z[0];
  assign celloutsig_1_13z = celloutsig_1_4z[2] ^ celloutsig_1_8z;
  assign celloutsig_1_19z = celloutsig_1_13z ^ celloutsig_1_17z;
  assign celloutsig_0_1z = celloutsig_0_0z[4] ^ in_data[43];
  assign celloutsig_0_13z = celloutsig_0_4z ^ celloutsig_0_1z;
  assign celloutsig_0_14z = celloutsig_0_12z[3] ^ celloutsig_0_11z[1];
  assign celloutsig_0_20z = celloutsig_0_17z ^ celloutsig_0_14z;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 21'h000000;
    else _00_ <= { in_data[2], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_23z };
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 7'h00;
    else _01_ <= { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_52z = { _01_[6:5], celloutsig_0_34z } / { 1'h1, celloutsig_0_51z, celloutsig_0_49z };
  assign celloutsig_0_17z = { celloutsig_0_6z[3], celloutsig_0_6z } === { celloutsig_0_6z[6:1], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_10z[3:1], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_12z } === { celloutsig_0_12z[4:3], celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[172:159] > in_data[191:178];
  assign celloutsig_0_26z = { celloutsig_0_12z[1:0], celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_24z } > { in_data[34:31], celloutsig_0_20z };
  assign celloutsig_0_5z = celloutsig_0_0z[3:1] <= { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_11z = { celloutsig_1_2z[6:3], celloutsig_1_0z } <= celloutsig_1_5z[6:2];
  assign celloutsig_0_36z = _01_[1] & ~(celloutsig_0_8z);
  assign celloutsig_0_8z = in_data[49] & ~(in_data[55]);
  assign celloutsig_0_15z = celloutsig_0_14z & ~(celloutsig_0_14z);
  assign celloutsig_0_39z = { in_data[74:57], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_31z, celloutsig_0_35z } % { 1'h1, _00_[18:0], celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_1_5z = { in_data[160:154], celloutsig_1_0z } % { 1'h1, celloutsig_1_2z[5:1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_0z ? celloutsig_1_2z[6:4] : in_data[161:159];
  assign celloutsig_0_11z = celloutsig_0_2z ? { in_data[73:70], celloutsig_0_3z, celloutsig_0_3z } : celloutsig_0_0z;
  assign celloutsig_0_22z = in_data[34] ? { celloutsig_0_12z[2], celloutsig_0_0z } : { celloutsig_0_16z[10:6], celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_0_31z = & { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_1z, in_data[18:14] };
  assign celloutsig_0_34z = & { celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_12z[0], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_35z = & { celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_12z[0], celloutsig_0_10z[6:4], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_16z = & { celloutsig_1_14z[10:8], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_47z = { celloutsig_0_16z[11:8], celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_6z } >> { celloutsig_0_39z[18:6], _01_, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_6z = { in_data[83:79], celloutsig_0_2z, celloutsig_0_3z } >> in_data[73:67];
  assign celloutsig_0_21z = in_data[20:18] >> { celloutsig_0_0z[1:0], celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[21:16] - in_data[40:35];
  assign celloutsig_0_48z = { celloutsig_0_47z[16:1], celloutsig_0_38z } - { celloutsig_0_16z[11:1], celloutsig_0_42z, celloutsig_0_41z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_29z, celloutsig_0_36z };
  assign celloutsig_0_55z = { celloutsig_0_10z, celloutsig_0_42z, celloutsig_0_32z, celloutsig_0_42z, celloutsig_0_23z, celloutsig_0_52z } - { celloutsig_0_48z[16:1], celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[142:136] - { in_data[102], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[142:126], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } - in_data[161:142];
  assign celloutsig_0_10z = { celloutsig_0_6z[6], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z } - { celloutsig_0_0z[5:1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_6z[2:1], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_2z } - { celloutsig_0_0z[3:1], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_16z = { in_data[33:23], celloutsig_0_14z } - { celloutsig_0_10z[8:4], celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_28z = { celloutsig_0_6z[6:1], celloutsig_0_9z, celloutsig_0_3z } - { celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_3z };
  assign celloutsig_0_7z = ~((celloutsig_0_3z & celloutsig_0_3z) | celloutsig_0_5z);
  assign celloutsig_0_23z = ~((celloutsig_0_3z & celloutsig_0_15z) | celloutsig_0_19z);
  assign celloutsig_0_24z = ~((celloutsig_0_15z & celloutsig_0_21z[1]) | celloutsig_0_22z[5]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_14z = 23'h000000;
    else if (clkin_data[96]) celloutsig_1_14z = { in_data[122:102], celloutsig_1_11z, celloutsig_1_10z };
  assign { out_data[128], out_data[96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
