

================================================================
== Vivado HLS Report for 'sqrt_fixed_28_15_s'
================================================================
* Date:           Sat Aug 19 15:58:50 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mabonSOC
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.565|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   10|   10|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.56>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_V)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:53]   --->   Operation 12 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_PartSelect.i5.i18.i32.i32(i18 %x_V_read, i32 13, i32 17)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:235]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_l_I_V = zext i5 %tmp to i18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:235]   --->   Operation 14 'zext' 'x_l_I_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln731 = trunc i18 %x_V_read to i13" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:236]   --->   Operation 15 'trunc' 'trunc_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %x_V_read, i32 17)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 16 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_1)   --->   "%xor_ln248 = xor i1 %tmp_4, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 17 'xor' 'xor_ln248' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_1)   --->   "%select_ln248 = select i1 %xor_ln248, i8 -1, i8 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 18 'select' 'select_ln248' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln488_1)   --->   "%p_Result_30_5 = call i18 @llvm.part.set.i18.i8(i18 %x_l_I_V, i8 %select_ln248, i32 4, i32 11)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 19 'partset' 'p_Result_30_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%select_ln488 = select i1 %tmp_4, i8 4, i8 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 20 'select' 'select_ln488' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln488_1 = select i1 %tmp_4, i18 %p_Result_30_5, i18 %x_l_I_V" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 21 'select' 'select_ln488_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%select_ln488_6 = select i1 %tmp_4, i2 -2, i2 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 22 'select' 'select_ln488_6' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln488_6, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:276]   --->   Operation 23 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_28_6 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %select_ln488_1, i32 2, i32 10)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 24 'partselect' 'p_Result_28_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln488 = zext i3 %tmp_6 to i9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 25 'zext' 'zext_ln488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.66ns)   --->   "%icmp_ln488 = icmp ult i9 %p_Result_28_6, %zext_ln488" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 26 'icmp' 'icmp_ln488' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%sub_ln248 = sub i9 %p_Result_28_6, %zext_ln488" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 27 'sub' 'sub_ln248' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_30_6 = call i18 @llvm.part.set.i18.i9(i18 %select_ln488_1, i9 %sub_ln248, i32 2, i32 10)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 28 'partset' 'p_Result_30_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %select_ln488, i32 1, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:291]   --->   Operation 29 'bitset' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.24ns)   --->   "%select_ln488_2 = select i1 %icmp_ln488, i8 %select_ln488, i8 %tmp_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 30 'select' 'select_ln488_2' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.75ns)   --->   "%select_ln488_3 = select i1 %icmp_ln488, i18 %select_ln488_1, i18 %p_Result_30_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 31 'select' 'select_ln488_3' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln488_2, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:276]   --->   Operation 32 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i18 %select_ln488_3 to i10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 33 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln488_1 = zext i9 %tmp_7 to i10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 34 'zext' 'zext_ln488_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.77ns)   --->   "%icmp_ln488_1 = icmp ult i10 %trunc_ln612, %zext_ln488_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 35 'icmp' 'icmp_ln488_1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.73ns)   --->   "%sub_ln248_1 = sub i10 %trunc_ln612, %zext_ln488_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 36 'sub' 'sub_ln248_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_30_7 = call i18 @llvm.part.set.i18.i10(i18 %select_ln488_3, i10 %sub_ln248_1, i32 0, i32 9)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:286]   --->   Operation 37 'partset' 'p_Result_30_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %select_ln488_2, i32 0, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:291]   --->   Operation 38 'bitset' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.24ns)   --->   "%select_ln488_4 = select i1 %icmp_ln488_1, i8 %select_ln488_2, i8 %tmp_10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 39 'select' 'select_ln488_4' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.75ns)   --->   "%select_ln488_5 = select i1 %icmp_ln488_1, i18 %select_ln488_3, i18 %p_Result_30_7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281]   --->   Operation 40 'select' 'select_ln488_5' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_12 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %x_V_read, i32 11, i32 12)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 41 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.95ns)   --->   "%icmp_ln1495 = icmp eq i2 %tmp_12, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 42 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%add_ln703 = add i18 %select_ln488_5, -1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 43 'add' 'add_ln703' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %x_V_read, i32 11, i32 12)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 44 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.95ns)   --->   "%icmp_ln318 = icmp ne i2 %tmp_14, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 45 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln488_4, i32 1, i32 7)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 46 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i8 %select_ln488_4 to i1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 47 'trunc' 'trunc_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_11 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln488_4, i32 2, i32 7)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 48 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln708_21 = trunc i8 %select_ln488_4 to i2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 49 'trunc' 'trunc_ln708_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln488_4, i32 3, i32 7)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 50 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln708_22 = trunc i8 %select_ln488_4 to i3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 51 'trunc' 'trunc_ln708_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_15 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %select_ln488_4, i32 4, i32 7)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 52 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln708_23 = trunc i8 %select_ln488_4 to i4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 53 'trunc' 'trunc_ln708_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_17 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %select_ln488_4, i32 5, i32 7)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 54 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = trunc i8 %select_ln488_4 to i5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 55 'trunc' 'trunc_ln708_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_19 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %select_ln488_4, i32 6, i32 7)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 56 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln708_25 = trunc i8 %select_ln488_4 to i6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 57 'trunc' 'trunc_ln708_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln488_4, i32 7)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 58 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln708_26 = trunc i8 %select_ln488_4 to i7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 59 'trunc' 'trunc_ln708_26' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.46>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%x_l_FH_V = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %trunc_ln731, i1 false)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:236]   --->   Operation 60 'bitconcatenate' 'x_l_FH_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 0, i8 %select_ln488_4)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 61 'bitconcatenate' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i16 %trunc_ln708_1 to i18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 62 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.43ns)   --->   "%icmp_ln1494 = icmp ugt i18 %select_ln488_5, %zext_ln1494" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 63 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (2.43ns)   --->   "%icmp_ln1498 = icmp eq i18 %select_ln488_5, %zext_ln1494" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 64 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.81ns)   --->   "%add_ln703_19 = add i14 %x_l_FH_V, -4096" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 65 'add' 'add_ln703_19' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703)   --->   "%select_ln339 = select i1 %icmp_ln1495, i18 %add_ln703, i18 %select_ln488_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 66 'select' 'select_ln339' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (2.13ns) (out node of the LUT)   --->   "%sub_ln703 = sub i18 %select_ln339, %zext_ln1494" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 67 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln318)   --->   "%and_ln318 = and i1 %icmp_ln1498, %icmp_ln318" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 68 'and' 'and_ln318' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln318 = or i1 %and_ln318, %icmp_ln1494" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 69 'or' 'or_ln318' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.70ns)   --->   "%select_ln318 = select i1 %or_ln318, i14 -8192, i14 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 70 'select' 'select_ln318' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.70ns)   --->   "%select_ln318_1 = select i1 %or_ln318, i14 %add_ln703_19, i14 %x_l_FH_V" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 71 'select' 'select_ln318_1' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.75ns)   --->   "%select_ln318_2 = select i1 %or_ln318, i18 %sub_ln703, i18 %select_ln488_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 72 'select' 'select_ln318_2' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_34_1 = call i2 @_ssdm_op_PartSelect.i2.i14.i32.i32(i14 %select_ln318, i32 12, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:302]   --->   Operation 73 'partselect' 'p_Result_34_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 0, i7 %tmp_5)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 74 'bitconcatenate' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i2.i11(i1 %trunc_ln708, i2 %p_Result_34_1, i11 -1024)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 75 'bitconcatenate' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i16 %trunc_ln708_3 to i18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 76 'zext' 'zext_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.43ns)   --->   "%icmp_ln1494_1 = icmp ugt i18 %select_ln318_2, %zext_ln1494_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 77 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.43ns)   --->   "%icmp_ln1498_1 = icmp eq i18 %select_ln318_2, %zext_ln1494_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 78 'icmp' 'icmp_ln1498_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (2.20ns)   --->   "%icmp_ln1495_1 = icmp ult i14 %select_ln318_1, %trunc_ln708_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 79 'icmp' 'icmp_ln1495_1' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.81ns)   --->   "%sub_ln703_1 = sub i14 %select_ln318_1, %trunc_ln708_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 80 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (2.13ns)   --->   "%add_ln703_1 = add i18 %select_ln318_2, -1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 81 'add' 'add_ln703_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_2)   --->   "%select_ln339_1 = select i1 %icmp_ln1495_1, i18 %add_ln703_1, i18 %select_ln318_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 82 'select' 'select_ln339_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.13ns) (out node of the LUT)   --->   "%sub_ln703_2 = sub i18 %select_ln339_1, %zext_ln1494_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 83 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (2.20ns)   --->   "%icmp_ln318_1 = icmp ult i14 %select_ln318_1, %trunc_ln708_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 84 'icmp' 'icmp_ln318_1' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_1)   --->   "%xor_ln318_7 = xor i1 %icmp_ln318_1, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 85 'xor' 'xor_ln318_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_1)   --->   "%and_ln318_1 = and i1 %icmp_ln1498_1, %xor_ln318_7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 86 'and' 'and_ln318_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln318_1 = or i1 %and_ln318_1, %icmp_ln1494_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 87 'or' 'or_ln318_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.70ns)   --->   "%select_ln318_4 = select i1 %or_ln318_1, i14 %sub_ln703_1, i14 %select_ln318_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 88 'select' 'select_ln318_4' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.23>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_16 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318, i32 12, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 89 'bitset' 'tmp_16' <Predicate = (or_ln318_1)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.70ns)   --->   "%select_ln318_3 = select i1 %or_ln318_1, i14 %tmp_16, i14 %select_ln318" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 90 'select' 'select_ln318_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.75ns)   --->   "%select_ln318_5 = select i1 %or_ln318_1, i18 %sub_ln703_2, i18 %select_ln318_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 91 'select' 'select_ln318_5' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_34_2 = call i3 @_ssdm_op_PartSelect.i3.i14.i32.i32(i14 %select_ln318_3, i32 11, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:302]   --->   Operation 92 'partselect' 'p_Result_34_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 0, i6 %tmp_11)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 93 'bitconcatenate' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i14 @_ssdm_op_BitConcatenate.i14.i2.i3.i9(i2 %trunc_ln708_21, i3 %p_Result_34_2, i9 -256)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 94 'bitconcatenate' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i16 %trunc_ln708_5 to i18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 95 'zext' 'zext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.43ns)   --->   "%icmp_ln1494_2 = icmp ugt i18 %select_ln318_5, %zext_ln1494_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 96 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (2.43ns)   --->   "%icmp_ln1498_2 = icmp eq i18 %select_ln318_5, %zext_ln1494_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 97 'icmp' 'icmp_ln1498_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (2.20ns)   --->   "%icmp_ln1495_2 = icmp ult i14 %select_ln318_4, %trunc_ln708_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 98 'icmp' 'icmp_ln1495_2' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.81ns)   --->   "%sub_ln703_3 = sub i14 %select_ln318_4, %trunc_ln708_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 99 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (2.13ns)   --->   "%add_ln703_2 = add i18 %select_ln318_5, -1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 100 'add' 'add_ln703_2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_4)   --->   "%select_ln339_2 = select i1 %icmp_ln1495_2, i18 %add_ln703_2, i18 %select_ln318_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 101 'select' 'select_ln339_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (2.13ns) (out node of the LUT)   --->   "%sub_ln703_4 = sub i18 %select_ln339_2, %zext_ln1494_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 102 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_18 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_3, i32 11, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 103 'bitset' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.20ns)   --->   "%icmp_ln318_2 = icmp ult i14 %select_ln318_4, %trunc_ln708_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 104 'icmp' 'icmp_ln318_2' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_2)   --->   "%xor_ln318_8 = xor i1 %icmp_ln318_2, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 105 'xor' 'xor_ln318_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_2)   --->   "%and_ln318_2 = and i1 %icmp_ln1498_2, %xor_ln318_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 106 'and' 'and_ln318_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln318_2 = or i1 %and_ln318_2, %icmp_ln1494_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 107 'or' 'or_ln318_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.70ns)   --->   "%select_ln318_6 = select i1 %or_ln318_2, i14 %tmp_18, i14 %select_ln318_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 108 'select' 'select_ln318_6' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.70ns)   --->   "%select_ln318_7 = select i1 %or_ln318_2, i14 %sub_ln703_3, i14 %select_ln318_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 109 'select' 'select_ln318_7' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.75ns)   --->   "%select_ln318_8 = select i1 %or_ln318_2, i18 %sub_ln703_4, i18 %select_ln318_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 110 'select' 'select_ln318_8' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_34_3 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %select_ln318_6, i32 10, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:302]   --->   Operation 111 'partselect' 'p_Result_34_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 0, i5 %tmp_13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 112 'bitconcatenate' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i4.i7(i3 %trunc_ln708_22, i4 %p_Result_34_3, i7 -64)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 113 'bitconcatenate' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i16 %trunc_ln708_7 to i18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 114 'zext' 'zext_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (2.43ns)   --->   "%icmp_ln1494_3 = icmp ugt i18 %select_ln318_8, %zext_ln1494_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 115 'icmp' 'icmp_ln1494_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (2.43ns)   --->   "%icmp_ln1498_3 = icmp eq i18 %select_ln318_8, %zext_ln1494_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 116 'icmp' 'icmp_ln1498_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (2.20ns)   --->   "%icmp_ln1495_3 = icmp ult i14 %select_ln318_7, %trunc_ln708_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 117 'icmp' 'icmp_ln1495_3' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (2.13ns)   --->   "%add_ln703_3 = add i18 %select_ln318_8, -1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 118 'add' 'add_ln703_3' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (2.20ns)   --->   "%icmp_ln318_3 = icmp ult i14 %select_ln318_7, %trunc_ln708_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 119 'icmp' 'icmp_ln318_3' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.92>
ST_4 : Operation 120 [1/1] (1.81ns)   --->   "%sub_ln703_5 = sub i14 %select_ln318_7, %trunc_ln708_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 120 'sub' 'sub_ln703_5' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_6)   --->   "%select_ln339_3 = select i1 %icmp_ln1495_3, i18 %add_ln703_3, i18 %select_ln318_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 121 'select' 'select_ln339_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (2.13ns) (out node of the LUT)   --->   "%sub_ln703_6 = sub i18 %select_ln339_3, %zext_ln1494_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 122 'sub' 'sub_ln703_6' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_20 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_6, i32 10, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 123 'bitset' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_3)   --->   "%xor_ln318_9 = xor i1 %icmp_ln318_3, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 124 'xor' 'xor_ln318_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_3)   --->   "%and_ln318_3 = and i1 %icmp_ln1498_3, %xor_ln318_9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 125 'and' 'and_ln318_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln318_3 = or i1 %and_ln318_3, %icmp_ln1494_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 126 'or' 'or_ln318_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.70ns)   --->   "%select_ln318_9 = select i1 %or_ln318_3, i14 %tmp_20, i14 %select_ln318_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 127 'select' 'select_ln318_9' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.70ns)   --->   "%select_ln318_10 = select i1 %or_ln318_3, i14 %sub_ln703_5, i14 %select_ln318_7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 128 'select' 'select_ln318_10' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.75ns)   --->   "%select_ln318_11 = select i1 %or_ln318_3, i18 %sub_ln703_6, i18 %select_ln318_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 129 'select' 'select_ln318_11' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_34_4 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %select_ln318_9, i32 9, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:302]   --->   Operation 130 'partselect' 'p_Result_34_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 0, i4 %tmp_15)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 131 'bitconcatenate' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_BitConcatenate.i14.i4.i5.i5(i4 %trunc_ln708_23, i5 %p_Result_34_4, i5 -16)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 132 'bitconcatenate' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i16 %trunc_ln708_9 to i18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 133 'zext' 'zext_ln1494_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (2.43ns)   --->   "%icmp_ln1494_4 = icmp ugt i18 %select_ln318_11, %zext_ln1494_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 134 'icmp' 'icmp_ln1494_4' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (2.43ns)   --->   "%icmp_ln1498_4 = icmp eq i18 %select_ln318_11, %zext_ln1494_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 135 'icmp' 'icmp_ln1498_4' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (2.20ns)   --->   "%icmp_ln1495_4 = icmp ult i14 %select_ln318_10, %trunc_ln708_s" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 136 'icmp' 'icmp_ln1495_4' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (1.81ns)   --->   "%sub_ln703_7 = sub i14 %select_ln318_10, %trunc_ln708_s" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 137 'sub' 'sub_ln703_7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (2.13ns)   --->   "%add_ln703_4 = add i18 %select_ln318_11, -1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 138 'add' 'add_ln703_4' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_8)   --->   "%select_ln339_4 = select i1 %icmp_ln1495_4, i18 %add_ln703_4, i18 %select_ln318_11" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 139 'select' 'select_ln339_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (2.13ns) (out node of the LUT)   --->   "%sub_ln703_8 = sub i18 %select_ln339_4, %zext_ln1494_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 140 'sub' 'sub_ln703_8' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_21 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_9, i32 9, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 141 'bitset' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (2.20ns)   --->   "%icmp_ln318_4 = icmp ult i14 %select_ln318_10, %trunc_ln708_s" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 142 'icmp' 'icmp_ln318_4' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_4)   --->   "%xor_ln318_10 = xor i1 %icmp_ln318_4, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 143 'xor' 'xor_ln318_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_4)   --->   "%and_ln318_4 = and i1 %icmp_ln1498_4, %xor_ln318_10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 144 'and' 'and_ln318_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln318_4 = or i1 %and_ln318_4, %icmp_ln1494_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 145 'or' 'or_ln318_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.70ns)   --->   "%select_ln318_12 = select i1 %or_ln318_4, i14 %tmp_21, i14 %select_ln318_9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 146 'select' 'select_ln318_12' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.70ns)   --->   "%select_ln318_13 = select i1 %or_ln318_4, i14 %sub_ln703_7, i14 %select_ln318_10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 147 'select' 'select_ln318_13' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.75ns)   --->   "%select_ln318_14 = select i1 %or_ln318_4, i18 %sub_ln703_8, i18 %select_ln318_11" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 148 'select' 'select_ln318_14' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%p_Result_34_5 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln318_12, i32 8, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:302]   --->   Operation 149 'partselect' 'p_Result_34_5' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 0, i3 %tmp_17)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 150 'bitconcatenate' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i14 @_ssdm_op_BitConcatenate.i14.i5.i6.i3(i5 %trunc_ln708_24, i6 %p_Result_34_5, i3 -4)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 151 'bitconcatenate' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i16 %trunc_ln708_2 to i18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 152 'zext' 'zext_ln1494_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (2.43ns)   --->   "%icmp_ln1494_5 = icmp ugt i18 %select_ln318_14, %zext_ln1494_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 153 'icmp' 'icmp_ln1494_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (2.43ns)   --->   "%icmp_ln1498_5 = icmp eq i18 %select_ln318_14, %zext_ln1494_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 154 'icmp' 'icmp_ln1498_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (2.20ns)   --->   "%icmp_ln1495_5 = icmp ult i14 %select_ln318_13, %trunc_ln708_10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 155 'icmp' 'icmp_ln1495_5' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (1.81ns)   --->   "%sub_ln703_9 = sub i14 %select_ln318_13, %trunc_ln708_10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 156 'sub' 'sub_ln703_9' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (2.13ns)   --->   "%add_ln703_5 = add i18 %select_ln318_14, -1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 157 'add' 'add_ln703_5' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_10)   --->   "%select_ln339_5 = select i1 %icmp_ln1495_5, i18 %add_ln703_5, i18 %select_ln318_14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 158 'select' 'select_ln339_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (2.13ns) (out node of the LUT)   --->   "%sub_ln703_10 = sub i18 %select_ln339_5, %zext_ln1494_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 159 'sub' 'sub_ln703_10' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_23 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_12, i32 8, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 160 'bitset' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (2.20ns)   --->   "%icmp_ln318_5 = icmp ult i14 %select_ln318_13, %trunc_ln708_10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 161 'icmp' 'icmp_ln318_5' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_5)   --->   "%xor_ln318_11 = xor i1 %icmp_ln318_5, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 162 'xor' 'xor_ln318_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_5)   --->   "%and_ln318_5 = and i1 %icmp_ln1498_5, %xor_ln318_11" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 163 'and' 'and_ln318_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln318_5 = or i1 %and_ln318_5, %icmp_ln1494_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 164 'or' 'or_ln318_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.70ns)   --->   "%select_ln318_15 = select i1 %or_ln318_5, i14 %tmp_23, i14 %select_ln318_12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 165 'select' 'select_ln318_15' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.70ns)   --->   "%select_ln318_16 = select i1 %or_ln318_5, i14 %sub_ln703_9, i14 %select_ln318_13" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 166 'select' 'select_ln318_16' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.75ns)   --->   "%select_ln318_17 = select i1 %or_ln318_5, i18 %sub_ln703_10, i18 %select_ln318_14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 167 'select' 'select_ln318_17' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_34_6 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %select_ln318_15, i32 7, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:302]   --->   Operation 168 'partselect' 'p_Result_34_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 0, i2 %tmp_19)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 169 'bitconcatenate' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i7.i1(i6 %trunc_ln708_25, i7 %p_Result_34_6, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 170 'bitconcatenate' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i16 %trunc_ln708_11 to i18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 171 'zext' 'zext_ln1494_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (2.43ns)   --->   "%icmp_ln1494_6 = icmp ugt i18 %select_ln318_17, %zext_ln1494_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 172 'icmp' 'icmp_ln1494_6' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (2.43ns)   --->   "%icmp_ln1498_6 = icmp eq i18 %select_ln318_17, %zext_ln1494_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 173 'icmp' 'icmp_ln1498_6' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (2.20ns)   --->   "%icmp_ln1495_6 = icmp ult i14 %select_ln318_16, %trunc_ln708_12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 174 'icmp' 'icmp_ln1495_6' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (2.13ns)   --->   "%add_ln703_6 = add i18 %select_ln318_17, -1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 175 'add' 'add_ln703_6' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (2.20ns)   --->   "%icmp_ln318_6 = icmp ult i14 %select_ln318_16, %trunc_ln708_12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 176 'icmp' 'icmp_ln318_6' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_6)   --->   "%xor_ln318_12 = xor i1 %icmp_ln318_6, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 177 'xor' 'xor_ln318_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_6)   --->   "%and_ln318_6 = and i1 %icmp_ln1498_6, %xor_ln318_12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 178 'and' 'and_ln318_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln318_6 = or i1 %and_ln318_6, %icmp_ln1494_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 179 'or' 'or_ln318_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.45>
ST_6 : Operation 180 [1/1] (1.81ns)   --->   "%sub_ln703_11 = sub i14 %select_ln318_16, %trunc_ln708_12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 180 'sub' 'sub_ln703_11' <Predicate = (or_ln318_6)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_12)   --->   "%select_ln339_6 = select i1 %icmp_ln1495_6, i18 %add_ln703_6, i18 %select_ln318_17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 181 'select' 'select_ln339_6' <Predicate = (or_ln318_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (2.13ns) (out node of the LUT)   --->   "%sub_ln703_12 = sub i18 %select_ln339_6, %zext_ln1494_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 182 'sub' 'sub_ln703_12' <Predicate = (or_ln318_6)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_29 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_15, i32 7, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 183 'bitset' 'tmp_29' <Predicate = (or_ln318_6)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.70ns)   --->   "%select_ln318_18 = select i1 %or_ln318_6, i14 %tmp_29, i14 %select_ln318_15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 184 'select' 'select_ln318_18' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.70ns)   --->   "%select_ln318_19 = select i1 %or_ln318_6, i14 %sub_ln703_11, i14 %select_ln318_16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 185 'select' 'select_ln318_19' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.75ns)   --->   "%select_ln318_20 = select i1 %or_ln318_6, i18 %sub_ln703_12, i18 %select_ln318_17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 186 'select' 'select_ln318_20' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln318_18, i32 6)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 187 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 0, i1 %tmp_32)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:307]   --->   Operation 188 'bitconcatenate' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_22 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %select_ln318_18, i32 7, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 189 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %trunc_ln708_26, i7 %tmp_22)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 190 'bitconcatenate' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%mul_FL_V_7 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 %tmp_31, i13 -4096)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 191 'bitconcatenate' 'mul_FL_V_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i16 %trunc_ln708_13 to i18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 192 'zext' 'zext_ln1494_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (2.43ns)   --->   "%icmp_ln1494_7 = icmp ugt i18 %select_ln318_20, %zext_ln1494_7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 193 'icmp' 'icmp_ln1494_7' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (2.43ns)   --->   "%icmp_ln1498_7 = icmp eq i18 %select_ln318_20, %zext_ln1494_7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 194 'icmp' 'icmp_ln1498_7' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (2.20ns)   --->   "%icmp_ln1494_14 = icmp ugt i14 %select_ln318_19, %trunc_ln708_14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 195 'icmp' 'icmp_ln1494_14' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_10)   --->   "%and_ln318_7 = and i1 %icmp_ln1498_7, %icmp_ln1494_14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 196 'and' 'and_ln318_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (2.43ns)   --->   "%icmp_ln318_7 = icmp ne i18 %select_ln318_20, %zext_ln1494_7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 197 'icmp' 'icmp_ln318_7' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (2.20ns)   --->   "%icmp_ln318_8 = icmp ne i14 %select_ln318_19, %trunc_ln708_14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 198 'icmp' 'icmp_ln318_8' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (2.20ns)   --->   "%icmp_ln1496 = icmp ne i14 %mul_FL_V_7, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 199 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_10)   --->   "%or_ln318_7 = or i1 %icmp_ln318_7, %icmp_ln1496" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 200 'or' 'or_ln318_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_10)   --->   "%or_ln318_8 = or i1 %or_ln318_7, %icmp_ln318_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 201 'or' 'or_ln318_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (1.81ns)   --->   "%sub_ln703_13 = sub i14 0, %mul_FL_V_7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:343]   --->   Operation 202 'sub' 'sub_ln703_13' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (2.20ns)   --->   "%icmp_ln1495_7 = icmp ult i14 %select_ln318_19, %trunc_ln708_14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 203 'icmp' 'icmp_ln1495_7' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (2.20ns)   --->   "%icmp_ln1498_14 = icmp eq i14 %select_ln318_19, %trunc_ln708_14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 204 'icmp' 'icmp_ln1498_14' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_15)   --->   "%and_ln331 = and i1 %icmp_ln1498_14, %icmp_ln1496" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 205 'and' 'and_ln331' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_15)   --->   "%or_ln331 = or i1 %icmp_ln1495_7, %and_ln331" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 206 'or' 'or_ln331' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.99ns)   --->   "%p_neg_7 = select i1 %icmp_ln1496, i14 -1, i14 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 207 'select' 'p_neg_7' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_14 = sub i14 %p_neg_7, %trunc_ln708_14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 208 'sub' 'sub_ln703_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 209 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i14 %sub_ln703_14, %select_ln318_19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 209 'add' 'add_ln703_7' <Predicate = true> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [1/1] (2.13ns)   --->   "%add_ln703_8 = add i18 %select_ln318_20, -1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 210 'add' 'add_ln703_8' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703_15)   --->   "%select_ln339_7 = select i1 %or_ln331, i18 %add_ln703_8, i18 %select_ln318_20" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 211 'select' 'select_ln339_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (2.13ns) (out node of the LUT)   --->   "%sub_ln703_15 = sub i18 %select_ln339_7, %zext_ln1494_7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:340]   --->   Operation 212 'sub' 'sub_ln703_15' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_10)   --->   "%xor_ln318 = xor i1 %or_ln318_8, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 213 'xor' 'xor_ln318' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_10)   --->   "%or_ln318_9 = or i1 %and_ln318_7, %xor_ln318" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 214 'or' 'or_ln318_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln318_10 = or i1 %or_ln318_9, %icmp_ln1494_7" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 215 'or' 'or_ln318_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.70ns)   --->   "%select_ln318_23 = select i1 %or_ln318_10, i14 %add_ln703_7, i14 %select_ln318_19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 216 'select' 'select_ln318_23' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.75ns)   --->   "%select_ln318_24 = select i1 %or_ln318_10, i18 %sub_ln703_15, i18 %select_ln318_20" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 217 'select' 'select_ln318_24' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.45>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_33 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_18, i32 6, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 218 'bitset' 'tmp_33' <Predicate = (or_ln318_10)> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.70ns)   --->   "%select_ln318_21 = select i1 %or_ln318_10, i14 %tmp_33, i14 %select_ln318_18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 219 'select' 'select_ln318_21' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 220 [1/1] (0.70ns)   --->   "%select_ln318_22 = select i1 %or_ln318_10, i14 %sub_ln703_13, i14 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 220 'select' 'select_ln318_22' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_9 = call i3 @_ssdm_op_PartSelect.i3.i14.i32.i32(i14 %select_ln318_21, i32 5, i32 7)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 221 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_24 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln318_21, i32 8, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 222 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %select_ln488_4, i6 %tmp_24)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 223 'bitconcatenate' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%mul_FL_V_8 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i11(i3 %tmp_9, i11 -1024)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 224 'bitconcatenate' 'mul_FL_V_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (2.43ns)   --->   "%icmp_ln1494_8 = icmp ne i18 %select_ln318_24, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 225 'icmp' 'icmp_ln1494_8' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (2.43ns)   --->   "%icmp_ln1498_8 = icmp eq i18 %select_ln318_24, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 226 'icmp' 'icmp_ln1498_8' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (2.20ns)   --->   "%icmp_ln1494_15 = icmp ugt i14 %select_ln318_23, %trunc_ln708_15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 227 'icmp' 'icmp_ln1494_15' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_14)   --->   "%and_ln318_8 = and i1 %icmp_ln1498_8, %icmp_ln1494_15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 228 'and' 'and_ln318_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (2.20ns)   --->   "%icmp_ln318_9 = icmp ne i14 %select_ln318_23, %trunc_ln708_15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 229 'icmp' 'icmp_ln318_9' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (2.20ns)   --->   "%icmp_ln1496_1 = icmp ult i14 %select_ln318_22, %mul_FL_V_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 230 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_14)   --->   "%or_ln318_11 = or i1 %icmp_ln1494_8, %icmp_ln1496_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 231 'or' 'or_ln318_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_14)   --->   "%or_ln318_12 = or i1 %or_ln318_11, %icmp_ln318_9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 232 'or' 'or_ln318_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (1.81ns)   --->   "%sub_ln703_16 = sub i14 %select_ln318_22, %mul_FL_V_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:343]   --->   Operation 233 'sub' 'sub_ln703_16' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (2.20ns)   --->   "%icmp_ln1495_8 = icmp ult i14 %select_ln318_23, %trunc_ln708_15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 234 'icmp' 'icmp_ln1495_8' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (2.20ns)   --->   "%icmp_ln1498_15 = icmp eq i14 %select_ln318_23, %trunc_ln708_15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 235 'icmp' 'icmp_ln1498_15' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_8)   --->   "%and_ln331_1 = and i1 %icmp_ln1498_15, %icmp_ln1496_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 236 'and' 'and_ln331_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_8)   --->   "%or_ln331_1 = or i1 %icmp_ln1495_8, %and_ln331_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 237 'or' 'or_ln331_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.99ns)   --->   "%p_neg_8 = select i1 %icmp_ln1496_1, i14 -1, i14 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 238 'select' 'p_neg_8' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_17 = sub i14 %p_neg_8, %trunc_ln708_15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 239 'sub' 'sub_ln703_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 240 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln703_9 = add i14 %sub_ln703_17, %select_ln318_23" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 240 'add' 'add_ln703_9' <Predicate = true> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 241 [1/1] (2.13ns)   --->   "%add_ln703_10 = add i18 %select_ln318_24, -1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 241 'add' 'add_ln703_10' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln339_8 = select i1 %or_ln331_1, i18 %add_ln703_10, i18 %select_ln318_24" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 242 'select' 'select_ln339_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_34 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_21, i32 5, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 243 'bitset' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_14)   --->   "%xor_ln318_1 = xor i1 %or_ln318_12, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 244 'xor' 'xor_ln318_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_14)   --->   "%or_ln318_13 = or i1 %and_ln318_8, %xor_ln318_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 245 'or' 'or_ln318_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln318_14 = or i1 %or_ln318_13, %icmp_ln1494_8" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 246 'or' 'or_ln318_14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.70ns)   --->   "%select_ln318_25 = select i1 %or_ln318_14, i14 %tmp_34, i14 %select_ln318_21" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 247 'select' 'select_ln318_25' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.70ns)   --->   "%select_ln318_26 = select i1 %or_ln318_14, i14 %sub_ln703_16, i14 %select_ln318_22" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 248 'select' 'select_ln318_26' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (0.70ns)   --->   "%select_ln318_27 = select i1 %or_ln318_14, i14 %add_ln703_9, i14 %select_ln318_23" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 249 'select' 'select_ln318_27' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln318_28 = select i1 %or_ln318_14, i18 %select_ln339_8, i18 %select_ln318_24" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 250 'select' 'select_ln318_28' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %select_ln318_25, i32 4, i32 8)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 251 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_25 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %select_ln318_25, i32 9, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 252 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%mul_FL_V_9 = call i14 @_ssdm_op_BitConcatenate.i14.i5.i9(i5 %tmp_s, i9 -256)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 253 'bitconcatenate' 'mul_FL_V_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (2.20ns)   --->   "%icmp_ln1496_2 = icmp ult i14 %select_ln318_26, %mul_FL_V_9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 254 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.99ns)   --->   "%p_neg_9 = select i1 %icmp_ln1496_2, i14 -1, i14 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 255 'select' 'p_neg_9' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.49>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i8.i5(i1 false, i8 %select_ln488_4, i5 %tmp_25)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 256 'bitconcatenate' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (2.43ns)   --->   "%icmp_ln1494_9 = icmp ne i18 %select_ln318_28, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 257 'icmp' 'icmp_ln1494_9' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [1/1] (2.43ns)   --->   "%icmp_ln1498_9 = icmp eq i18 %select_ln318_28, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 258 'icmp' 'icmp_ln1498_9' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [1/1] (2.20ns)   --->   "%icmp_ln1494_16 = icmp ugt i14 %select_ln318_27, %trunc_ln708_16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 259 'icmp' 'icmp_ln1494_16' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_22)   --->   "%and_ln318_9 = and i1 %icmp_ln1498_9, %icmp_ln1494_16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 260 'and' 'and_ln318_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/1] (2.20ns)   --->   "%icmp_ln318_10 = icmp ne i14 %select_ln318_27, %trunc_ln708_16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 261 'icmp' 'icmp_ln318_10' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_22)   --->   "%or_ln318_15 = or i1 %icmp_ln1494_9, %icmp_ln1496_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 262 'or' 'or_ln318_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_22)   --->   "%or_ln318_16 = or i1 %or_ln318_15, %icmp_ln318_10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 263 'or' 'or_ln318_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/1] (1.81ns)   --->   "%sub_ln703_18 = sub i14 %select_ln318_26, %mul_FL_V_9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:343]   --->   Operation 264 'sub' 'sub_ln703_18' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/1] (2.20ns)   --->   "%icmp_ln1495_9 = icmp ult i14 %select_ln318_27, %trunc_ln708_16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 265 'icmp' 'icmp_ln1495_9' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (2.20ns)   --->   "%icmp_ln1498_16 = icmp eq i14 %select_ln318_27, %trunc_ln708_16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 266 'icmp' 'icmp_ln1498_16' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_9)   --->   "%and_ln331_2 = and i1 %icmp_ln1498_16, %icmp_ln1496_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 267 'and' 'and_ln331_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_9)   --->   "%or_ln331_2 = or i1 %icmp_ln1495_9, %and_ln331_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 268 'or' 'or_ln331_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_19 = sub i14 %p_neg_9, %trunc_ln708_16" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 269 'sub' 'sub_ln703_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 270 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln703_11 = add i14 %sub_ln703_19, %select_ln318_27" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 270 'add' 'add_ln703_11' <Predicate = true> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 271 [1/1] (2.13ns)   --->   "%add_ln703_12 = add i18 %select_ln318_28, -1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 271 'add' 'add_ln703_12' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln339_9 = select i1 %or_ln331_2, i18 %add_ln703_12, i18 %select_ln318_28" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 272 'select' 'select_ln339_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_35 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_25, i32 4, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 273 'bitset' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_22)   --->   "%xor_ln318_2 = xor i1 %or_ln318_16, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 274 'xor' 'xor_ln318_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_22)   --->   "%or_ln318_21 = or i1 %and_ln318_9, %xor_ln318_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 275 'or' 'or_ln318_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln318_22 = or i1 %or_ln318_21, %icmp_ln1494_9" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 276 'or' 'or_ln318_22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.70ns)   --->   "%select_ln318_29 = select i1 %or_ln318_22, i14 %tmp_35, i14 %select_ln318_25" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 277 'select' 'select_ln318_29' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (0.70ns)   --->   "%select_ln318_30 = select i1 %or_ln318_22, i14 %sub_ln703_18, i14 %select_ln318_26" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 278 'select' 'select_ln318_30' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.70ns)   --->   "%select_ln318_31 = select i1 %or_ln318_22, i14 %add_ln703_11, i14 %select_ln318_27" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 279 'select' 'select_ln318_31' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 280 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln318_32 = select i1 %or_ln318_22, i18 %select_ln339_9, i18 %select_ln318_28" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 280 'select' 'select_ln318_32' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %select_ln318_29, i32 3, i32 9)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 281 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_26 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %select_ln318_29, i32 10, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 282 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = call i14 @_ssdm_op_BitConcatenate.i14.i2.i8.i4(i2 0, i8 %select_ln488_4, i4 %tmp_26)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 283 'bitconcatenate' 'trunc_ln708_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%mul_FL_V_s = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %tmp_1, i7 -64)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 284 'bitconcatenate' 'mul_FL_V_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (2.43ns)   --->   "%icmp_ln1494_10 = icmp ne i18 %select_ln318_32, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 285 'icmp' 'icmp_ln1494_10' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 286 [1/1] (2.43ns)   --->   "%icmp_ln1498_10 = icmp eq i18 %select_ln318_32, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 286 'icmp' 'icmp_ln1498_10' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (2.20ns)   --->   "%icmp_ln1494_17 = icmp ugt i14 %select_ln318_31, %trunc_ln708_17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 287 'icmp' 'icmp_ln1494_17' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_25)   --->   "%and_ln318_10 = and i1 %icmp_ln1498_10, %icmp_ln1494_17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 288 'and' 'and_ln318_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [1/1] (2.20ns)   --->   "%icmp_ln318_11 = icmp ne i14 %select_ln318_31, %trunc_ln708_17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 289 'icmp' 'icmp_ln318_11' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 290 [1/1] (2.20ns)   --->   "%icmp_ln1496_3 = icmp ult i14 %select_ln318_30, %mul_FL_V_s" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 290 'icmp' 'icmp_ln1496_3' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_25)   --->   "%or_ln318_23 = or i1 %icmp_ln1494_10, %icmp_ln1496_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 291 'or' 'or_ln318_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_25)   --->   "%or_ln318_17 = or i1 %or_ln318_23, %icmp_ln318_11" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 292 'or' 'or_ln318_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 293 [1/1] (1.81ns)   --->   "%sub_ln703_20 = sub i14 %select_ln318_30, %mul_FL_V_s" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:343]   --->   Operation 293 'sub' 'sub_ln703_20' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [1/1] (2.20ns)   --->   "%icmp_ln1495_10 = icmp ult i14 %select_ln318_31, %trunc_ln708_17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 294 'icmp' 'icmp_ln1495_10' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 295 [1/1] (2.20ns)   --->   "%icmp_ln1498_17 = icmp eq i14 %select_ln318_31, %trunc_ln708_17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 295 'icmp' 'icmp_ln1498_17' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_10)   --->   "%and_ln331_3 = and i1 %icmp_ln1498_17, %icmp_ln1496_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 296 'and' 'and_ln331_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_10)   --->   "%or_ln331_3 = or i1 %icmp_ln1495_10, %and_ln331_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 297 'or' 'or_ln331_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [1/1] (0.99ns)   --->   "%p_neg_10 = select i1 %icmp_ln1496_3, i14 -1, i14 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 298 'select' 'p_neg_10' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 299 [1/1] (2.13ns)   --->   "%add_ln703_14 = add i18 %select_ln318_32, -1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 299 'add' 'add_ln703_14' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln339_10 = select i1 %or_ln331_3, i18 %add_ln703_14, i18 %select_ln318_32" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 300 'select' 'select_ln339_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_25)   --->   "%xor_ln318_3 = xor i1 %or_ln318_17, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 301 'xor' 'xor_ln318_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_25)   --->   "%or_ln318_24 = or i1 %and_ln318_10, %xor_ln318_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 302 'or' 'or_ln318_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln318_25 = or i1 %or_ln318_24, %icmp_ln1494_10" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 303 'or' 'or_ln318_25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [1/1] (0.70ns)   --->   "%select_ln318_34 = select i1 %or_ln318_25, i14 %sub_ln703_20, i14 %select_ln318_30" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 304 'select' 'select_ln318_34' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 305 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln318_36 = select i1 %or_ln318_25, i18 %select_ln339_10, i18 %select_ln318_32" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 305 'select' 'select_ln318_36' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.49>
ST_9 : Operation 306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_21 = sub i14 %p_neg_10, %trunc_ln708_17" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 306 'sub' 'sub_ln703_21' <Predicate = (or_ln318_25)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 307 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln703_13 = add i14 %sub_ln703_21, %select_ln318_31" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 307 'add' 'add_ln703_13' <Predicate = (or_ln318_25)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_36 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_29, i32 3, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 308 'bitset' 'tmp_36' <Predicate = (or_ln318_25)> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.70ns)   --->   "%select_ln318_33 = select i1 %or_ln318_25, i14 %tmp_36, i14 %select_ln318_29" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 309 'select' 'select_ln318_33' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 310 [1/1] (0.70ns)   --->   "%select_ln318_35 = select i1 %or_ln318_25, i14 %add_ln703_13, i14 %select_ln318_31" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 310 'select' 'select_ln318_35' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_PartSelect.i9.i14.i32.i32(i14 %select_ln318_33, i32 2, i32 10)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 311 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_27 = call i3 @_ssdm_op_PartSelect.i3.i14.i32.i32(i14 %select_ln318_33, i32 11, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 312 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i8.i3(i3 0, i8 %select_ln488_4, i3 %tmp_27)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 313 'bitconcatenate' 'trunc_ln708_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%mul_FL_V_1 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_2, i5 -16)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 314 'bitconcatenate' 'mul_FL_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (2.43ns)   --->   "%icmp_ln1494_11 = icmp ne i18 %select_ln318_36, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 315 'icmp' 'icmp_ln1494_11' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/1] (2.43ns)   --->   "%icmp_ln1498_11 = icmp eq i18 %select_ln318_36, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 316 'icmp' 'icmp_ln1498_11' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 317 [1/1] (2.20ns)   --->   "%icmp_ln1494_18 = icmp ugt i14 %select_ln318_35, %trunc_ln708_18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 317 'icmp' 'icmp_ln1494_18' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_28)   --->   "%and_ln318_11 = and i1 %icmp_ln1498_11, %icmp_ln1494_18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 318 'and' 'and_ln318_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 319 [1/1] (2.20ns)   --->   "%icmp_ln318_12 = icmp ne i14 %select_ln318_35, %trunc_ln708_18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 319 'icmp' 'icmp_ln318_12' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [1/1] (2.20ns)   --->   "%icmp_ln1496_4 = icmp ult i14 %select_ln318_34, %mul_FL_V_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 320 'icmp' 'icmp_ln1496_4' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_28)   --->   "%or_ln318_26 = or i1 %icmp_ln1494_11, %icmp_ln1496_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 321 'or' 'or_ln318_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_28)   --->   "%or_ln318_18 = or i1 %or_ln318_26, %icmp_ln318_12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 322 'or' 'or_ln318_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/1] (1.81ns)   --->   "%sub_ln703_22 = sub i14 %select_ln318_34, %mul_FL_V_1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:343]   --->   Operation 323 'sub' 'sub_ln703_22' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (2.20ns)   --->   "%icmp_ln1495_11 = icmp ult i14 %select_ln318_35, %trunc_ln708_18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 324 'icmp' 'icmp_ln1495_11' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (2.20ns)   --->   "%icmp_ln1498_18 = icmp eq i14 %select_ln318_35, %trunc_ln708_18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 325 'icmp' 'icmp_ln1498_18' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_11)   --->   "%and_ln331_4 = and i1 %icmp_ln1498_18, %icmp_ln1496_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 326 'and' 'and_ln331_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_11)   --->   "%or_ln331_4 = or i1 %icmp_ln1495_11, %and_ln331_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 327 'or' 'or_ln331_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 328 [1/1] (0.99ns)   --->   "%p_neg_11 = select i1 %icmp_ln1496_4, i14 -1, i14 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 328 'select' 'p_neg_11' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_23 = sub i14 %p_neg_11, %trunc_ln708_18" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 329 'sub' 'sub_ln703_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 330 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln703_15 = add i14 %sub_ln703_23, %select_ln318_35" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 330 'add' 'add_ln703_15' <Predicate = true> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 331 [1/1] (2.13ns)   --->   "%add_ln703_16 = add i18 %select_ln318_36, -1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 331 'add' 'add_ln703_16' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 332 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln339_11 = select i1 %or_ln331_4, i18 %add_ln703_16, i18 %select_ln318_36" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 332 'select' 'select_ln339_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_28)   --->   "%xor_ln318_4 = xor i1 %or_ln318_18, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 333 'xor' 'xor_ln318_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_28)   --->   "%or_ln318_27 = or i1 %and_ln318_11, %xor_ln318_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 334 'or' 'or_ln318_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 335 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln318_28 = or i1 %or_ln318_27, %icmp_ln1494_11" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 335 'or' 'or_ln318_28' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 336 [1/1] (0.70ns)   --->   "%select_ln318_38 = select i1 %or_ln318_28, i14 %sub_ln703_22, i14 %select_ln318_34" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 336 'select' 'select_ln318_38' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 337 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln318_40 = select i1 %or_ln318_28, i18 %select_ln339_11, i18 %select_ln318_36" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 337 'select' 'select_ln318_40' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.45>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_37 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_33, i32 2, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 338 'bitset' 'tmp_37' <Predicate = (or_ln318_28)> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.70ns)   --->   "%select_ln318_37 = select i1 %or_ln318_28, i14 %tmp_37, i14 %select_ln318_33" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 339 'select' 'select_ln318_37' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 340 [1/1] (0.70ns)   --->   "%select_ln318_39 = select i1 %or_ln318_28, i14 %add_ln703_15, i14 %select_ln318_35" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 340 'select' 'select_ln318_39' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_PartSelect.i11.i14.i32.i32(i14 %select_ln318_37, i32 1, i32 11)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 341 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_28 = call i2 @_ssdm_op_PartSelect.i2.i14.i32.i32(i14 %select_ln318_37, i32 12, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 342 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i8.i2(i4 0, i8 %select_ln488_4, i2 %tmp_28)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 343 'bitconcatenate' 'trunc_ln708_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%mul_FL_V_2 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_3, i3 -4)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 344 'bitconcatenate' 'mul_FL_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (2.43ns)   --->   "%icmp_ln1494_12 = icmp ne i18 %select_ln318_40, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 345 'icmp' 'icmp_ln1494_12' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 346 [1/1] (2.43ns)   --->   "%icmp_ln1498_12 = icmp eq i18 %select_ln318_40, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 346 'icmp' 'icmp_ln1498_12' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 347 [1/1] (2.20ns)   --->   "%icmp_ln1494_19 = icmp ugt i14 %select_ln318_39, %trunc_ln708_19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 347 'icmp' 'icmp_ln1494_19' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_31)   --->   "%and_ln318_12 = and i1 %icmp_ln1498_12, %icmp_ln1494_19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 348 'and' 'and_ln318_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 349 [1/1] (2.20ns)   --->   "%icmp_ln318_13 = icmp ne i14 %select_ln318_39, %trunc_ln708_19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 349 'icmp' 'icmp_ln318_13' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 350 [1/1] (2.20ns)   --->   "%icmp_ln1496_5 = icmp ult i14 %select_ln318_38, %mul_FL_V_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 350 'icmp' 'icmp_ln1496_5' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_31)   --->   "%or_ln318_29 = or i1 %icmp_ln1494_12, %icmp_ln1496_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 351 'or' 'or_ln318_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_31)   --->   "%or_ln318_19 = or i1 %or_ln318_29, %icmp_ln318_13" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 352 'or' 'or_ln318_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 353 [1/1] (1.81ns)   --->   "%sub_ln703_24 = sub i14 %select_ln318_38, %mul_FL_V_2" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:343]   --->   Operation 353 'sub' 'sub_ln703_24' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 354 [1/1] (2.20ns)   --->   "%icmp_ln1495_12 = icmp ult i14 %select_ln318_39, %trunc_ln708_19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 354 'icmp' 'icmp_ln1495_12' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 355 [1/1] (2.20ns)   --->   "%icmp_ln1498_19 = icmp eq i14 %select_ln318_39, %trunc_ln708_19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 355 'icmp' 'icmp_ln1498_19' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_12)   --->   "%and_ln331_5 = and i1 %icmp_ln1498_19, %icmp_ln1496_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 356 'and' 'and_ln331_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln339_12)   --->   "%or_ln331_5 = or i1 %icmp_ln1495_12, %and_ln331_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331]   --->   Operation 357 'or' 'or_ln331_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 358 [1/1] (0.99ns)   --->   "%p_neg_12 = select i1 %icmp_ln1496_5, i14 -1, i14 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 358 'select' 'p_neg_12' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_25 = sub i14 %p_neg_12, %trunc_ln708_19" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 359 'sub' 'sub_ln703_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 360 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln703_17 = add i14 %sub_ln703_25, %select_ln318_39" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342]   --->   Operation 360 'add' 'add_ln703_17' <Predicate = true> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 361 [1/1] (2.13ns)   --->   "%add_ln703_18 = add i18 %select_ln318_40, -1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 361 'add' 'add_ln703_18' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 362 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln339_12 = select i1 %or_ln331_5, i18 %add_ln703_18, i18 %select_ln318_40" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339]   --->   Operation 362 'select' 'select_ln339_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_38 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_37, i32 1, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 363 'bitset' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_31)   --->   "%xor_ln318_5 = xor i1 %or_ln318_19, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 364 'xor' 'xor_ln318_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_31)   --->   "%or_ln318_30 = or i1 %and_ln318_12, %xor_ln318_5" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 365 'or' 'or_ln318_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 366 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln318_31 = or i1 %or_ln318_30, %icmp_ln1494_12" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 366 'or' 'or_ln318_31' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 367 [1/1] (0.70ns)   --->   "%select_ln318_41 = select i1 %or_ln318_31, i14 %tmp_38, i14 %select_ln318_37" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 367 'select' 'select_ln318_41' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_6)   --->   "%select_ln318_42 = select i1 %or_ln318_31, i14 %sub_ln703_24, i14 %select_ln318_38" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 368 'select' 'select_ln318_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 369 [1/1] (0.70ns)   --->   "%select_ln318_43 = select i1 %or_ln318_31, i14 %add_ln703_17, i14 %select_ln318_39" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 369 'select' 'select_ln318_43' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 370 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln318_44 = select i1 %or_ln318_31, i18 %select_ln339_12, i18 %select_ln318_40" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 370 'select' 'select_ln318_44' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_6)   --->   "%trunc_ln103 = trunc i14 %select_ln318_41 to i13" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:306]   --->   Operation 371 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_6)   --->   "%mul_FL_V_3 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %trunc_ln103, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:309]   --->   Operation 372 'bitconcatenate' 'mul_FL_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln318_41, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 373 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 374 [1/1] (2.43ns)   --->   "%icmp_ln1494_13 = icmp ne i18 %select_ln318_44, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 374 'icmp' 'icmp_ln1494_13' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 375 [1/1] (2.43ns)   --->   "%icmp_ln1498_13 = icmp eq i18 %select_ln318_44, 0" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 375 'icmp' 'icmp_ln1498_13' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 376 [1/1] (2.20ns) (out node of the LUT)   --->   "%icmp_ln1496_6 = icmp ult i14 %select_ln318_42, %mul_FL_V_3" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 376 'icmp' 'icmp_ln1496_6' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.94>
ST_11 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44]   --->   Operation 377 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = call i14 @_ssdm_op_BitConcatenate.i14.i5.i8.i1(i5 0, i8 %select_ln488_4, i1 %tmp_39)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:308]   --->   Operation 378 'bitconcatenate' 'trunc_ln708_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 379 [1/1] (2.20ns)   --->   "%icmp_ln1494_20 = icmp ugt i14 %select_ln318_43, %trunc_ln708_20" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 379 'icmp' 'icmp_ln1494_20' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_34)   --->   "%and_ln318_13 = and i1 %icmp_ln1498_13, %icmp_ln1494_20" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 380 'and' 'and_ln318_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [1/1] (2.20ns)   --->   "%icmp_ln318_14 = icmp ne i14 %select_ln318_43, %trunc_ln708_20" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 381 'icmp' 'icmp_ln318_14' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_34)   --->   "%or_ln318_32 = or i1 %icmp_ln1494_13, %icmp_ln1496_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 382 'or' 'or_ln318_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_34)   --->   "%or_ln318_20 = or i1 %or_ln318_32, %icmp_ln318_14" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 383 'or' 'or_ln318_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln318_45)   --->   "%tmp_40 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_41, i32 0, i1 true)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:352]   --->   Operation 384 'bitset' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_34)   --->   "%xor_ln318_6 = xor i1 %or_ln318_20, true" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 385 'xor' 'xor_ln318_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node or_ln318_34)   --->   "%or_ln318_33 = or i1 %and_ln318_13, %xor_ln318_6" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 386 'or' 'or_ln318_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 387 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln318_34 = or i1 %or_ln318_33, %icmp_ln1494_13" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 387 'or' 'or_ln318_34' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 388 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln318_45 = select i1 %or_ln318_34, i14 %tmp_40, i14 %select_ln318_41" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318]   --->   Operation 388 'select' 'select_ln318_45' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i14 %select_ln318_45 to i15" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:361]   --->   Operation 389 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 390 [1/1] (1.81ns)   --->   "%res_FH_l_V = add i15 %zext_ln1192, 1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:361]   --->   Operation 390 'add' 'res_FH_l_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 391 [1/1] (1.81ns)   --->   "%res_FH_V = add i14 %select_ln318_45, 1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:362]   --->   Operation 391 'add' 'res_FH_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %res_FH_l_V, i32 14)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:363]   --->   Operation 392 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 393 [1/1] (1.91ns)   --->   "%res_I_V = add i8 %select_ln488_4, 1" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:363]   --->   Operation 393 'add' 'res_I_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 394 [1/1] (1.24ns)   --->   "%p_Val2_s = select i1 %p_Result_s, i8 %res_I_V, i8 %select_ln488_4" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:363]   --->   Operation 394 'select' 'p_Val2_s' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_30 = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %res_FH_V, i32 1, i32 13)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:368]   --->   Operation 395 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 396 [1/1] (0.00ns)   --->   "%r_V = call i21 @_ssdm_op_BitConcatenate.i21.i8.i13(i8 %p_Val2_s, i13 %tmp_30)" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:368]   --->   Operation 396 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 397 [1/1] (0.00ns)   --->   "ret i21 %r_V" [E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372]   --->   Operation 397 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.57ns
The critical path consists of the following:
	wire read on port 'x_V' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:53) [3]  (0 ns)
	'select' operation ('select_ln488_6', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281) [14]  (0.993 ns)
	'icmp' operation ('icmp_ln488', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281) [18]  (1.66 ns)
	'select' operation ('select_ln488_2', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281) [22]  (1.25 ns)
	'icmp' operation ('icmp_ln488_1', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281) [27]  (1.77 ns)
	'select' operation ('select_ln488_5', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:281) [32]  (0.756 ns)
	'add' operation ('add_ln703', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339) [40]  (2.14 ns)

 <State 2>: 8.46ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [35]  (2.43 ns)
	'or' operation ('or_ln318', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [46]  (0.978 ns)
	'select' operation ('select_ln318_1', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [48]  (0.702 ns)
	'icmp' operation ('icmp_ln1495_1', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331) [58]  (2.21 ns)
	'select' operation ('select_ln339_1', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339) [61]  (0 ns)
	'sub' operation ('sub_ln703_2', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:340) [62]  (2.14 ns)

 <State 3>: 8.24ns
The critical path consists of the following:
	'select' operation ('select_ln318_3', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [68]  (0.702 ns)
	'icmp' operation ('icmp_ln1495_2', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331) [79]  (2.21 ns)
	'select' operation ('select_ln339_2', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339) [82]  (0 ns)
	'sub' operation ('sub_ln703_4', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:340) [83]  (2.14 ns)
	'select' operation ('select_ln318_8', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [91]  (0.756 ns)
	'icmp' operation ('icmp_ln1494_3', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [98]  (2.43 ns)

 <State 4>: 7.92ns
The critical path consists of the following:
	'select' operation ('select_ln339_3', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339) [103]  (0 ns)
	'sub' operation ('sub_ln703_6', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:340) [104]  (2.14 ns)
	'select' operation ('select_ln318_11', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [112]  (0.756 ns)
	'add' operation ('add_ln703_4', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339) [123]  (2.14 ns)
	'select' operation ('select_ln339_4', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339) [124]  (0 ns)
	'sub' operation ('sub_ln703_8', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:340) [125]  (2.14 ns)
	'select' operation ('select_ln318_14', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [133]  (0.756 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1495_5', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331) [142]  (2.21 ns)
	'select' operation ('select_ln339_5', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339) [145]  (0 ns)
	'sub' operation ('sub_ln703_10', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:340) [146]  (2.14 ns)
	'select' operation ('select_ln318_17', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [154]  (0.756 ns)
	'icmp' operation ('icmp_ln1494_6', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [161]  (2.43 ns)
	'or' operation ('or_ln318_6', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [172]  (0.978 ns)

 <State 6>: 8.45ns
The critical path consists of the following:
	'select' operation ('select_ln318_18', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [173]  (0.702 ns)
	'icmp' operation ('icmp_ln1496', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [190]  (2.21 ns)
	'select' operation ('p_neg_7', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [198]  (0.993 ns)
	'sub' operation ('sub_ln703_14', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342) [199]  (0 ns)
	'add' operation ('add_ln703_7', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342) [200]  (3.84 ns)
	'select' operation ('select_ln318_23', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [210]  (0.702 ns)

 <State 7>: 8.45ns
The critical path consists of the following:
	'select' operation ('select_ln318_21', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [208]  (0.702 ns)
	'icmp' operation ('icmp_ln1496_1', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [221]  (2.21 ns)
	'select' operation ('p_neg_8', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [229]  (0.993 ns)
	'sub' operation ('sub_ln703_17', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342) [230]  (0 ns)
	'add' operation ('add_ln703_9', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342) [231]  (3.84 ns)
	'select' operation ('select_ln318_27', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [240]  (0.702 ns)

 <State 8>: 8.49ns
The critical path consists of the following:
	'sub' operation ('sub_ln703_19', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342) [260]  (0 ns)
	'add' operation ('add_ln703_11', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342) [261]  (3.84 ns)
	'select' operation ('select_ln318_31', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [270]  (0.702 ns)
	'icmp' operation ('icmp_ln318_11', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [280]  (2.21 ns)
	'or' operation ('or_ln318_17', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [283]  (0 ns)
	'xor' operation ('xor_ln318_3', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [295]  (0 ns)
	'or' operation ('or_ln318_24', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [296]  (0 ns)
	'or' operation ('or_ln318_25', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [297]  (0.978 ns)
	'select' operation ('select_ln318_36', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [301]  (0.756 ns)

 <State 9>: 8.49ns
The critical path consists of the following:
	'sub' operation ('sub_ln703_21', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342) [290]  (0 ns)
	'add' operation ('add_ln703_13', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342) [291]  (3.84 ns)
	'select' operation ('select_ln318_35', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [300]  (0.702 ns)
	'icmp' operation ('icmp_ln1495_11', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331) [315]  (2.21 ns)
	'or' operation ('or_ln331_4', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:331) [318]  (0 ns)
	'select' operation ('select_ln339_11', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:339) [323]  (0.978 ns)
	'select' operation ('select_ln318_40', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [331]  (0.756 ns)

 <State 10>: 8.45ns
The critical path consists of the following:
	'select' operation ('select_ln318_37', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [328]  (0.702 ns)
	'icmp' operation ('icmp_ln1496_5', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [341]  (2.21 ns)
	'select' operation ('p_neg_12', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [349]  (0.993 ns)
	'sub' operation ('sub_ln703_25', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342) [350]  (0 ns)
	'add' operation ('add_ln703_17', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:342) [351]  (3.84 ns)
	'select' operation ('select_ln318_43', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [360]  (0.702 ns)

 <State 11>: 6.95ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494_20', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [368]  (2.21 ns)
	'and' operation ('and_ln318_13', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [369]  (0 ns)
	'or' operation ('or_ln318_33', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [376]  (0 ns)
	'or' operation ('or_ln318_34', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [377]  (0.978 ns)
	'select' operation ('select_ln318_45', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:318) [378]  (0.702 ns)
	'add' operation ('res_FH_l.V', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:361) [380]  (1.81 ns)
	'select' operation ('__Val2__', E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:363) [384]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
