circuit ALU_1 :
  module ALU_1 :
    input clock : Clock
    input reset : UInt<1>
    input io_in_A : SInt<32>
    input io_in_B : SInt<32>
    input io_alu_Op : UInt<9>
    input io_in_I : UInt<1>
    input io_in_V : UInt<1>
    input io_V_in_A : SInt<128>
    input io_V_in_B : SInt<128>
    input io_alu_sew : UInt<3>
    input io_alu_lmul : UInt<3>
    input io_alu_imm : SInt<64>
    output io_out : SInt<32>
    output io_V_out : SInt<128>

    node _T = eq(io_in_I, UInt<1>("h1")) @[ALU.scala 74:15]
    node _out_T = eq(io_alu_Op, UInt<9>("h0")) @[ALU.scala 76:23]
    node _out_T_1 = eq(io_alu_Op, UInt<9>("h0")) @[ALU.scala 76:48]
    node _out_T_2 = or(_out_T, _out_T_1) @[ALU.scala 76:35]
    node _out_T_3 = eq(io_alu_Op, UInt<9>("h0")) @[ALU.scala 76:74]
    node _out_T_4 = or(_out_T_2, _out_T_3) @[ALU.scala 76:61]
    node _out_T_5 = eq(io_alu_Op, UInt<9>("h0")) @[ALU.scala 76:98]
    node _out_T_6 = or(_out_T_4, _out_T_5) @[ALU.scala 76:85]
    node _out_T_7 = eq(io_alu_Op, UInt<9>("h0")) @[ALU.scala 76:122]
    node _out_T_8 = or(_out_T_6, _out_T_7) @[ALU.scala 76:109]
    node _out_T_9 = eq(io_alu_Op, UInt<9>("h0")) @[ALU.scala 76:147]
    node _out_T_10 = or(_out_T_8, _out_T_9) @[ALU.scala 76:134]
    node _out_T_11 = add(io_in_A, io_in_B) @[ALU.scala 76:171]
    node _out_T_12 = tail(_out_T_11, 1) @[ALU.scala 76:171]
    node _out_T_13 = asSInt(_out_T_12) @[ALU.scala 76:171]
    node _out_T_14 = eq(io_alu_Op, UInt<9>("h1")) @[ALU.scala 77:23]
    node _out_T_15 = eq(io_alu_Op, UInt<9>("h1")) @[ALU.scala 77:48]
    node _out_T_16 = or(_out_T_14, _out_T_15) @[ALU.scala 77:35]
    node _out_T_17 = asUInt(io_in_A) @[ALU.scala 77:71]
    node _out_T_18 = bits(io_in_B, 18, 0) @[ALU.scala 77:88]
    node _out_T_19 = dshl(_out_T_17, _out_T_18) @[ALU.scala 77:78]
    node _out_T_20 = asSInt(_out_T_19) @[ALU.scala 77:104]
    node _out_T_21 = eq(io_alu_Op, UInt<9>("h2")) @[ALU.scala 78:23]
    node _out_T_22 = eq(io_alu_Op, UInt<9>("h2")) @[ALU.scala 78:48]
    node _out_T_23 = or(_out_T_21, _out_T_22) @[ALU.scala 78:35]
    node _out_T_24 = lt(io_in_A, io_in_B) @[ALU.scala 78:74]
    node _out_T_25 = mux(_out_T_24, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 78:65]
    node _out_T_26 = eq(io_alu_Op, UInt<9>("h3")) @[ALU.scala 79:23]
    node _out_T_27 = eq(io_alu_Op, UInt<9>("h3")) @[ALU.scala 79:49]
    node _out_T_28 = or(_out_T_26, _out_T_27) @[ALU.scala 79:36]
    node _out_T_29 = lt(io_in_A, io_in_B) @[ALU.scala 79:76]
    node _out_T_30 = mux(_out_T_29, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 79:67]
    node _out_T_31 = eq(io_alu_Op, UInt<9>("h4")) @[ALU.scala 80:23]
    node _out_T_32 = eq(io_alu_Op, UInt<9>("h4")) @[ALU.scala 80:48]
    node _out_T_33 = or(_out_T_31, _out_T_32) @[ALU.scala 80:35]
    node _out_T_34 = xor(io_in_A, io_in_B) @[ALU.scala 80:71]
    node _out_T_35 = asSInt(_out_T_34) @[ALU.scala 80:71]
    node _out_T_36 = eq(io_alu_Op, UInt<9>("h5")) @[ALU.scala 81:23]
    node _out_T_37 = eq(io_alu_Op, UInt<9>("h5")) @[ALU.scala 81:48]
    node _out_T_38 = or(_out_T_36, _out_T_37) @[ALU.scala 81:35]
    node _out_T_39 = asUInt(io_in_A) @[ALU.scala 81:71]
    node _out_T_40 = bits(io_in_B, 18, 0) @[ALU.scala 81:88]
    node _out_T_41 = dshr(_out_T_39, _out_T_40) @[ALU.scala 81:78]
    node _out_T_42 = asSInt(_out_T_41) @[ALU.scala 81:104]
    node _out_T_43 = eq(io_alu_Op, UInt<9>("h6")) @[ALU.scala 82:23]
    node _out_T_44 = eq(io_alu_Op, UInt<9>("h6")) @[ALU.scala 82:47]
    node _out_T_45 = or(_out_T_43, _out_T_44) @[ALU.scala 82:34]
    node _out_T_46 = or(io_in_A, io_in_B) @[ALU.scala 82:69]
    node _out_T_47 = asSInt(_out_T_46) @[ALU.scala 82:69]
    node _out_T_48 = eq(io_alu_Op, UInt<9>("h7")) @[ALU.scala 83:23]
    node _out_T_49 = eq(io_alu_Op, UInt<9>("h7")) @[ALU.scala 83:48]
    node _out_T_50 = or(_out_T_48, _out_T_49) @[ALU.scala 83:35]
    node _out_T_51 = and(io_in_A, io_in_B) @[ALU.scala 83:71]
    node _out_T_52 = asSInt(_out_T_51) @[ALU.scala 83:71]
    node _out_T_53 = eq(io_alu_Op, UInt<9>("h8")) @[ALU.scala 84:23]
    node _out_T_54 = sub(io_in_A, io_in_B) @[ALU.scala 84:45]
    node _out_T_55 = tail(_out_T_54, 1) @[ALU.scala 84:45]
    node _out_T_56 = asSInt(_out_T_55) @[ALU.scala 84:45]
    node _out_T_57 = eq(io_alu_Op, UInt<9>("hd")) @[ALU.scala 85:23]
    node _out_T_58 = eq(io_alu_Op, UInt<9>("hd")) @[ALU.scala 85:48]
    node _out_T_59 = or(_out_T_57, _out_T_58) @[ALU.scala 85:35]
    node _out_T_60 = asUInt(io_in_A) @[ALU.scala 85:71]
    node _out_T_61 = bits(io_in_B, 18, 0) @[ALU.scala 85:88]
    node _out_T_62 = dshr(_out_T_60, _out_T_61) @[ALU.scala 85:78]
    node _out_T_63 = asSInt(_out_T_62) @[ALU.scala 85:104]
    node _out_T_64 = eq(io_alu_Op, UInt<9>("h1f")) @[ALU.scala 86:23]
    node _out_T_65 = eq(io_alu_Op, UInt<9>("h1f")) @[ALU.scala 86:48]
    node _out_T_66 = or(_out_T_64, _out_T_65) @[ALU.scala 86:35]
    node _out_T_67 = mux(_out_T_66, io_in_A, asSInt(UInt<1>("h0"))) @[ALU.scala 86:12]
    node _out_T_68 = mux(_out_T_59, _out_T_63, _out_T_67) @[ALU.scala 85:12]
    node _out_T_69 = mux(_out_T_53, _out_T_56, _out_T_68) @[ALU.scala 84:12]
    node _out_T_70 = mux(_out_T_50, _out_T_52, _out_T_69) @[ALU.scala 83:12]
    node _out_T_71 = mux(_out_T_45, _out_T_47, _out_T_70) @[ALU.scala 82:12]
    node _out_T_72 = mux(_out_T_38, _out_T_42, _out_T_71) @[ALU.scala 81:12]
    node _out_T_73 = mux(_out_T_33, _out_T_35, _out_T_72) @[ALU.scala 80:12]
    node _out_T_74 = mux(_out_T_28, _out_T_30, _out_T_73) @[ALU.scala 79:12]
    node _out_T_75 = mux(_out_T_23, _out_T_25, _out_T_74) @[ALU.scala 78:12]
    node _out_T_76 = mux(_out_T_16, _out_T_20, _out_T_75) @[ALU.scala 77:12]
    node out = mux(_out_T_10, _out_T_13, _out_T_76) @[ALU.scala 76:12]
    node _T_1 = eq(io_in_V, UInt<1>("h1")) @[ALU.scala 91:21]
    node _T_2 = eq(io_alu_Op, UInt<9>("h7")) @[ALU.scala 92:21]
    node _T_3 = leq(io_in_A, io_in_B) @[ALU.scala 93:22]
    node _T_4 = gt(io_in_A, io_in_B) @[ALU.scala 95:28]
    node _GEN_0 = mux(_T_4, io_in_B, asSInt(UInt<1>("h0"))) @[ALU.scala 95:38 ALU.scala 96:20 ALU.scala 98:20]
    node _GEN_1 = mux(_T_3, io_in_A, _GEN_0) @[ALU.scala 93:33 ALU.scala 94:20]
    node _T_5 = eq(io_alu_Op, UInt<9>("h3")) @[ALU.scala 102:27]
    node _T_6 = eq(io_alu_lmul, UInt<1>("h0")) @[ALU.scala 102:56]
    node _T_7 = and(_T_5, _T_6) @[ALU.scala 102:41]
    node _T_8 = eq(io_alu_sew, UInt<2>("h3")) @[ALU.scala 103:26]
    node _h_T = bits(io_alu_imm, 63, 0) @[ALU.scala 104:32]
    node h = asSInt(_h_T) @[ALU.scala 104:39]
    node _out64_0_T = bits(io_V_in_B, 63, 0) @[ALU.scala 105:35]
    node _out64_0_T_1 = asUInt(h) @[ALU.scala 105:46]
    node _out64_0_T_2 = add(_out64_0_T, _out64_0_T_1) @[ALU.scala 105:42]
    node _out64_0_T_3 = tail(_out64_0_T_2, 1) @[ALU.scala 105:42]
    node _out64_0_T_4 = asSInt(_out64_0_T_3) @[ALU.scala 105:54]
    node _out64_1_T = bits(io_V_in_B, 127, 64) @[ALU.scala 106:35]
    node _out64_1_T_1 = asUInt(h) @[ALU.scala 106:48]
    node _out64_1_T_2 = add(_out64_1_T, _out64_1_T_1) @[ALU.scala 106:44]
    node _out64_1_T_3 = tail(_out64_1_T_2, 1) @[ALU.scala 106:44]
    node _out64_1_T_4 = asSInt(_out64_1_T_3) @[ALU.scala 106:56]
    node _GEN_73 = mux(_T_8, _out64_0_T_4, asSInt(UInt<64>("h0"))) @[ALU.scala 103:40 ALU.scala 105:22 ALU.scala 71:20]
    node _T_12 = eq(io_alu_Op, UInt<9>("h0")) @[ALU.scala 150:27]
    node _T_13 = eq(io_alu_lmul, UInt<1>("h0")) @[ALU.scala 150:56]
    node _T_14 = and(_T_12, _T_13) @[ALU.scala 150:41]
    node _T_15 = eq(io_alu_sew, UInt<2>("h3")) @[ALU.scala 151:26]
    node _out64_0_T_5 = bits(io_V_in_A, 63, 0) @[ALU.scala 152:35]
    node _out64_0_T_6 = bits(io_V_in_B, 63, 0) @[ALU.scala 152:53]
    node _out64_0_T_7 = add(_out64_0_T_5, _out64_0_T_6) @[ALU.scala 152:42]
    node _out64_0_T_8 = tail(_out64_0_T_7, 1) @[ALU.scala 152:42]
    node _out64_0_T_9 = asSInt(_out64_0_T_8) @[ALU.scala 152:61]
    node _GEN_175 = mux(_T_15, _out64_0_T_9, asSInt(UInt<64>("h0"))) @[ALU.scala 151:40 ALU.scala 152:22 ALU.scala 71:20]
    node _GEN_208 = mux(_T_14, _GEN_175, asSInt(UInt<64>("h0"))) @[ALU.scala 150:70 ALU.scala 71:20]
    node _GEN_240 = mux(_T_7, _GEN_73, _GEN_208) @[ALU.scala 102:70]
    node _GEN_273 = mux(_T_2, asSInt(UInt<64>("h0")), _GEN_240) @[ALU.scala 92:38 ALU.scala 71:20]
    node _GEN_305 = mux(_T_1, _GEN_273, asSInt(UInt<64>("h0"))) @[ALU.scala 91:31 ALU.scala 71:20]
    node _GEN_337 = mux(_T, asSInt(UInt<64>("h0")), _GEN_305) @[ALU.scala 74:25 ALU.scala 71:20]
    node out64_0 = _GEN_337 @[ALU.scala 71:20]
    node io_V_out_lo = asUInt(out64_0) @[Cat.scala 30:58]
    node _GEN_74 = mux(_T_8, _out64_1_T_4, asSInt(UInt<64>("h0"))) @[ALU.scala 103:40 ALU.scala 106:22 ALU.scala 71:20]
    node _out64_1_T_5 = bits(io_V_in_A, 127, 64) @[ALU.scala 153:35]
    node _out64_1_T_6 = bits(io_V_in_B, 127, 64) @[ALU.scala 153:55]
    node _out64_1_T_7 = add(_out64_1_T_5, _out64_1_T_6) @[ALU.scala 153:44]
    node _out64_1_T_8 = tail(_out64_1_T_7, 1) @[ALU.scala 153:44]
    node _out64_1_T_9 = asSInt(_out64_1_T_8) @[ALU.scala 153:65]
    node _GEN_176 = mux(_T_15, _out64_1_T_9, asSInt(UInt<64>("h0"))) @[ALU.scala 151:40 ALU.scala 153:22 ALU.scala 71:20]
    node _GEN_209 = mux(_T_14, _GEN_176, asSInt(UInt<64>("h0"))) @[ALU.scala 150:70 ALU.scala 71:20]
    node _GEN_241 = mux(_T_7, _GEN_74, _GEN_209) @[ALU.scala 102:70]
    node _GEN_274 = mux(_T_2, asSInt(UInt<64>("h0")), _GEN_241) @[ALU.scala 92:38 ALU.scala 71:20]
    node _GEN_306 = mux(_T_1, _GEN_274, asSInt(UInt<64>("h0"))) @[ALU.scala 91:31 ALU.scala 71:20]
    node _GEN_338 = mux(_T, asSInt(UInt<64>("h0")), _GEN_306) @[ALU.scala 74:25 ALU.scala 71:20]
    node out64_1 = _GEN_338 @[ALU.scala 71:20]
    node io_V_out_hi = asUInt(out64_1) @[Cat.scala 30:58]
    node _io_V_out_T = cat(io_V_out_hi, io_V_out_lo) @[Cat.scala 30:58]
    node _io_V_out_T_1 = asSInt(_io_V_out_T) @[ALU.scala 107:51]
    node _T_9 = eq(io_alu_sew, UInt<2>("h2")) @[ALU.scala 108:32]
    node _h_T_1 = bits(io_alu_imm, 31, 0) @[ALU.scala 109:32]
    node h_1 = asSInt(_h_T_1) @[ALU.scala 109:39]
    node _out32_0_T = bits(io_V_in_B, 31, 0) @[ALU.scala 110:35]
    node _out32_0_T_1 = asUInt(h_1) @[ALU.scala 110:46]
    node _out32_0_T_2 = add(_out32_0_T, _out32_0_T_1) @[ALU.scala 110:42]
    node _out32_0_T_3 = tail(_out32_0_T_2, 1) @[ALU.scala 110:42]
    node _out32_0_T_4 = asSInt(_out32_0_T_3) @[ALU.scala 110:54]
    node _out32_1_T = bits(io_V_in_B, 63, 32) @[ALU.scala 111:35]
    node _out32_1_T_1 = asUInt(h_1) @[ALU.scala 111:47]
    node _out32_1_T_2 = add(_out32_1_T, _out32_1_T_1) @[ALU.scala 111:43]
    node _out32_1_T_3 = tail(_out32_1_T_2, 1) @[ALU.scala 111:43]
    node _out32_1_T_4 = asSInt(_out32_1_T_3) @[ALU.scala 111:55]
    node _out32_2_T = bits(io_V_in_B, 95, 64) @[ALU.scala 112:35]
    node _out32_2_T_1 = asUInt(h_1) @[ALU.scala 112:47]
    node _out32_2_T_2 = add(_out32_2_T, _out32_2_T_1) @[ALU.scala 112:43]
    node _out32_2_T_3 = tail(_out32_2_T_2, 1) @[ALU.scala 112:43]
    node _out32_2_T_4 = asSInt(_out32_2_T_3) @[ALU.scala 112:55]
    node _out32_3_T = bits(io_V_in_B, 127, 96) @[ALU.scala 113:35]
    node _out32_3_T_1 = asUInt(h_1) @[ALU.scala 113:48]
    node _out32_3_T_2 = add(_out32_3_T, _out32_3_T_1) @[ALU.scala 113:44]
    node _out32_3_T_3 = tail(_out32_3_T_2, 1) @[ALU.scala 113:44]
    node _out32_3_T_4 = asSInt(_out32_3_T_3) @[ALU.scala 113:56]
    node _GEN_44 = mux(_T_9, _out32_0_T_4, asSInt(UInt<32>("h0"))) @[ALU.scala 108:46 ALU.scala 110:22 ALU.scala 70:20]
    node _GEN_76 = mux(_T_8, asSInt(UInt<32>("h0")), _GEN_44) @[ALU.scala 103:40 ALU.scala 70:20]
    node _T_16 = eq(io_alu_sew, UInt<2>("h2")) @[ALU.scala 155:32]
    node _out32_0_T_5 = bits(io_V_in_A, 31, 0) @[ALU.scala 156:35]
    node _out32_0_T_6 = bits(io_V_in_B, 31, 0) @[ALU.scala 156:53]
    node _out32_0_T_7 = add(_out32_0_T_5, _out32_0_T_6) @[ALU.scala 156:42]
    node _out32_0_T_8 = tail(_out32_0_T_7, 1) @[ALU.scala 156:42]
    node _out32_0_T_9 = asSInt(_out32_0_T_8) @[ALU.scala 156:61]
    node _GEN_146 = mux(_T_16, _out32_0_T_9, asSInt(UInt<32>("h0"))) @[ALU.scala 155:46 ALU.scala 156:22 ALU.scala 70:20]
    node _GEN_178 = mux(_T_15, asSInt(UInt<32>("h0")), _GEN_146) @[ALU.scala 151:40 ALU.scala 70:20]
    node _GEN_211 = mux(_T_14, _GEN_178, asSInt(UInt<32>("h0"))) @[ALU.scala 150:70 ALU.scala 70:20]
    node _GEN_243 = mux(_T_7, _GEN_76, _GEN_211) @[ALU.scala 102:70]
    node _GEN_276 = mux(_T_2, asSInt(UInt<32>("h0")), _GEN_243) @[ALU.scala 92:38 ALU.scala 70:20]
    node _GEN_308 = mux(_T_1, _GEN_276, asSInt(UInt<32>("h0"))) @[ALU.scala 91:31 ALU.scala 70:20]
    node _GEN_340 = mux(_T, asSInt(UInt<32>("h0")), _GEN_308) @[ALU.scala 74:25 ALU.scala 70:20]
    node out32_0 = _GEN_340 @[ALU.scala 70:20]
    node io_V_out_lo_lo = asUInt(out32_0) @[Cat.scala 30:58]
    node _GEN_45 = mux(_T_9, _out32_1_T_4, asSInt(UInt<32>("h0"))) @[ALU.scala 108:46 ALU.scala 111:22 ALU.scala 70:20]
    node _GEN_77 = mux(_T_8, asSInt(UInt<32>("h0")), _GEN_45) @[ALU.scala 103:40 ALU.scala 70:20]
    node _out32_1_T_5 = bits(io_V_in_A, 63, 32) @[ALU.scala 157:35]
    node _out32_1_T_6 = bits(io_V_in_B, 63, 32) @[ALU.scala 157:54]
    node _out32_1_T_7 = add(_out32_1_T_5, _out32_1_T_6) @[ALU.scala 157:43]
    node _out32_1_T_8 = tail(_out32_1_T_7, 1) @[ALU.scala 157:43]
    node _out32_1_T_9 = asSInt(_out32_1_T_8) @[ALU.scala 157:63]
    node _GEN_147 = mux(_T_16, _out32_1_T_9, asSInt(UInt<32>("h0"))) @[ALU.scala 155:46 ALU.scala 157:22 ALU.scala 70:20]
    node _GEN_179 = mux(_T_15, asSInt(UInt<32>("h0")), _GEN_147) @[ALU.scala 151:40 ALU.scala 70:20]
    node _GEN_212 = mux(_T_14, _GEN_179, asSInt(UInt<32>("h0"))) @[ALU.scala 150:70 ALU.scala 70:20]
    node _GEN_244 = mux(_T_7, _GEN_77, _GEN_212) @[ALU.scala 102:70]
    node _GEN_277 = mux(_T_2, asSInt(UInt<32>("h0")), _GEN_244) @[ALU.scala 92:38 ALU.scala 70:20]
    node _GEN_309 = mux(_T_1, _GEN_277, asSInt(UInt<32>("h0"))) @[ALU.scala 91:31 ALU.scala 70:20]
    node _GEN_341 = mux(_T, asSInt(UInt<32>("h0")), _GEN_309) @[ALU.scala 74:25 ALU.scala 70:20]
    node out32_1 = _GEN_341 @[ALU.scala 70:20]
    node io_V_out_lo_hi = asUInt(out32_1) @[Cat.scala 30:58]
    node io_V_out_lo_1 = cat(io_V_out_lo_hi, io_V_out_lo_lo) @[Cat.scala 30:58]
    node _GEN_46 = mux(_T_9, _out32_2_T_4, asSInt(UInt<32>("h0"))) @[ALU.scala 108:46 ALU.scala 112:22 ALU.scala 70:20]
    node _GEN_78 = mux(_T_8, asSInt(UInt<32>("h0")), _GEN_46) @[ALU.scala 103:40 ALU.scala 70:20]
    node _out32_2_T_5 = bits(io_V_in_A, 95, 64) @[ALU.scala 158:35]
    node _out32_2_T_6 = bits(io_V_in_B, 95, 64) @[ALU.scala 158:54]
    node _out32_2_T_7 = add(_out32_2_T_5, _out32_2_T_6) @[ALU.scala 158:43]
    node _out32_2_T_8 = tail(_out32_2_T_7, 1) @[ALU.scala 158:43]
    node _out32_2_T_9 = asSInt(_out32_2_T_8) @[ALU.scala 158:63]
    node _GEN_148 = mux(_T_16, _out32_2_T_9, asSInt(UInt<32>("h0"))) @[ALU.scala 155:46 ALU.scala 158:22 ALU.scala 70:20]
    node _GEN_180 = mux(_T_15, asSInt(UInt<32>("h0")), _GEN_148) @[ALU.scala 151:40 ALU.scala 70:20]
    node _GEN_213 = mux(_T_14, _GEN_180, asSInt(UInt<32>("h0"))) @[ALU.scala 150:70 ALU.scala 70:20]
    node _GEN_245 = mux(_T_7, _GEN_78, _GEN_213) @[ALU.scala 102:70]
    node _GEN_278 = mux(_T_2, asSInt(UInt<32>("h0")), _GEN_245) @[ALU.scala 92:38 ALU.scala 70:20]
    node _GEN_310 = mux(_T_1, _GEN_278, asSInt(UInt<32>("h0"))) @[ALU.scala 91:31 ALU.scala 70:20]
    node _GEN_342 = mux(_T, asSInt(UInt<32>("h0")), _GEN_310) @[ALU.scala 74:25 ALU.scala 70:20]
    node out32_2 = _GEN_342 @[ALU.scala 70:20]
    node io_V_out_hi_lo = asUInt(out32_2) @[Cat.scala 30:58]
    node _GEN_47 = mux(_T_9, _out32_3_T_4, asSInt(UInt<32>("h0"))) @[ALU.scala 108:46 ALU.scala 113:22 ALU.scala 70:20]
    node _GEN_79 = mux(_T_8, asSInt(UInt<32>("h0")), _GEN_47) @[ALU.scala 103:40 ALU.scala 70:20]
    node _out32_3_T_5 = bits(io_V_in_A, 127, 96) @[ALU.scala 159:35]
    node _out32_3_T_6 = bits(io_V_in_B, 127, 96) @[ALU.scala 159:55]
    node _out32_3_T_7 = add(_out32_3_T_5, _out32_3_T_6) @[ALU.scala 159:44]
    node _out32_3_T_8 = tail(_out32_3_T_7, 1) @[ALU.scala 159:44]
    node _out32_3_T_9 = asSInt(_out32_3_T_8) @[ALU.scala 159:65]
    node _GEN_149 = mux(_T_16, _out32_3_T_9, asSInt(UInt<32>("h0"))) @[ALU.scala 155:46 ALU.scala 159:22 ALU.scala 70:20]
    node _GEN_181 = mux(_T_15, asSInt(UInt<32>("h0")), _GEN_149) @[ALU.scala 151:40 ALU.scala 70:20]
    node _GEN_214 = mux(_T_14, _GEN_181, asSInt(UInt<32>("h0"))) @[ALU.scala 150:70 ALU.scala 70:20]
    node _GEN_246 = mux(_T_7, _GEN_79, _GEN_214) @[ALU.scala 102:70]
    node _GEN_279 = mux(_T_2, asSInt(UInt<32>("h0")), _GEN_246) @[ALU.scala 92:38 ALU.scala 70:20]
    node _GEN_311 = mux(_T_1, _GEN_279, asSInt(UInt<32>("h0"))) @[ALU.scala 91:31 ALU.scala 70:20]
    node _GEN_343 = mux(_T, asSInt(UInt<32>("h0")), _GEN_311) @[ALU.scala 74:25 ALU.scala 70:20]
    node out32_3 = _GEN_343 @[ALU.scala 70:20]
    node io_V_out_hi_hi = asUInt(out32_3) @[Cat.scala 30:58]
    node io_V_out_hi_1 = cat(io_V_out_hi_hi, io_V_out_hi_lo) @[Cat.scala 30:58]
    node _io_V_out_T_2 = cat(io_V_out_hi_1, io_V_out_lo_1) @[Cat.scala 30:58]
    node _io_V_out_T_3 = asSInt(_io_V_out_T_2) @[ALU.scala 114:71]
    node _T_10 = eq(io_alu_sew, UInt<1>("h1")) @[ALU.scala 115:32]
    node _h_T_2 = bits(io_alu_imm, 15, 0) @[ALU.scala 116:32]
    node h_2 = asSInt(_h_T_2) @[ALU.scala 116:39]
    node _out16_0_T = bits(io_V_in_B, 15, 0) @[ALU.scala 117:35]
    node _out16_0_T_1 = asUInt(h_2) @[ALU.scala 117:46]
    node _out16_0_T_2 = add(_out16_0_T, _out16_0_T_1) @[ALU.scala 117:42]
    node _out16_0_T_3 = tail(_out16_0_T_2, 1) @[ALU.scala 117:42]
    node _out16_0_T_4 = asSInt(_out16_0_T_3) @[ALU.scala 117:54]
    node _out16_1_T = bits(io_V_in_B, 31, 16) @[ALU.scala 118:35]
    node _out16_1_T_1 = asUInt(h_2) @[ALU.scala 118:47]
    node _out16_1_T_2 = add(_out16_1_T, _out16_1_T_1) @[ALU.scala 118:43]
    node _out16_1_T_3 = tail(_out16_1_T_2, 1) @[ALU.scala 118:43]
    node _out16_1_T_4 = asSInt(_out16_1_T_3) @[ALU.scala 118:55]
    node _out16_2_T = bits(io_V_in_B, 47, 32) @[ALU.scala 119:35]
    node _out16_2_T_1 = asUInt(h_2) @[ALU.scala 119:47]
    node _out16_2_T_2 = add(_out16_2_T, _out16_2_T_1) @[ALU.scala 119:43]
    node _out16_2_T_3 = tail(_out16_2_T_2, 1) @[ALU.scala 119:43]
    node _out16_2_T_4 = asSInt(_out16_2_T_3) @[ALU.scala 119:55]
    node _out16_3_T = bits(io_V_in_B, 63, 48) @[ALU.scala 120:35]
    node _out16_3_T_1 = asUInt(h_2) @[ALU.scala 120:47]
    node _out16_3_T_2 = add(_out16_3_T, _out16_3_T_1) @[ALU.scala 120:43]
    node _out16_3_T_3 = tail(_out16_3_T_2, 1) @[ALU.scala 120:43]
    node _out16_3_T_4 = asSInt(_out16_3_T_3) @[ALU.scala 120:55]
    node _out16_4_T = bits(io_V_in_B, 79, 64) @[ALU.scala 121:35]
    node _out16_4_T_1 = asUInt(h_2) @[ALU.scala 121:47]
    node _out16_4_T_2 = add(_out16_4_T, _out16_4_T_1) @[ALU.scala 121:43]
    node _out16_4_T_3 = tail(_out16_4_T_2, 1) @[ALU.scala 121:43]
    node _out16_4_T_4 = asSInt(_out16_4_T_3) @[ALU.scala 121:55]
    node _out16_5_T = bits(io_V_in_B, 95, 80) @[ALU.scala 122:35]
    node _out16_5_T_1 = asUInt(h_2) @[ALU.scala 122:47]
    node _out16_5_T_2 = add(_out16_5_T, _out16_5_T_1) @[ALU.scala 122:43]
    node _out16_5_T_3 = tail(_out16_5_T_2, 1) @[ALU.scala 122:43]
    node _out16_5_T_4 = asSInt(_out16_5_T_3) @[ALU.scala 122:55]
    node _out16_6_T = bits(io_V_in_B, 111, 96) @[ALU.scala 123:35]
    node _out16_6_T_1 = asUInt(h_2) @[ALU.scala 123:48]
    node _out16_6_T_2 = add(_out16_6_T, _out16_6_T_1) @[ALU.scala 123:44]
    node _out16_6_T_3 = tail(_out16_6_T_2, 1) @[ALU.scala 123:44]
    node _out16_6_T_4 = asSInt(_out16_6_T_3) @[ALU.scala 123:56]
    node _out16_7_T = bits(io_V_in_B, 127, 112) @[ALU.scala 124:35]
    node _out16_7_T_1 = asUInt(h_2) @[ALU.scala 124:49]
    node _out16_7_T_2 = add(_out16_7_T, _out16_7_T_1) @[ALU.scala 124:45]
    node _out16_7_T_3 = tail(_out16_7_T_2, 1) @[ALU.scala 124:45]
    node _out16_7_T_4 = asSInt(_out16_7_T_3) @[ALU.scala 124:57]
    node _GEN_19 = mux(_T_10, _out16_0_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 117:22 ALU.scala 69:20]
    node _GEN_49 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_19) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_80 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_49) @[ALU.scala 103:40 ALU.scala 69:20]
    node _T_17 = eq(io_alu_sew, UInt<1>("h1")) @[ALU.scala 161:32]
    node _out16_0_T_5 = bits(io_V_in_A, 15, 0) @[ALU.scala 162:35]
    node _out16_0_T_6 = bits(io_V_in_B, 15, 0) @[ALU.scala 162:53]
    node _out16_0_T_7 = add(_out16_0_T_5, _out16_0_T_6) @[ALU.scala 162:42]
    node _out16_0_T_8 = tail(_out16_0_T_7, 1) @[ALU.scala 162:42]
    node _out16_0_T_9 = asSInt(_out16_0_T_8) @[ALU.scala 162:61]
    node _GEN_121 = mux(_T_17, _out16_0_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 162:22 ALU.scala 69:20]
    node _GEN_151 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_121) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_182 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_151) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_215 = mux(_T_14, _GEN_182, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_247 = mux(_T_7, _GEN_80, _GEN_215) @[ALU.scala 102:70]
    node _GEN_280 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_247) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_312 = mux(_T_1, _GEN_280, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_344 = mux(_T, asSInt(UInt<16>("h0")), _GEN_312) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_0 = _GEN_344 @[ALU.scala 69:20]
    node io_V_out_lo_lo_lo = asUInt(out16_0) @[Cat.scala 30:58]
    node _GEN_20 = mux(_T_10, _out16_1_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 118:22 ALU.scala 69:20]
    node _GEN_50 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_20) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_81 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_50) @[ALU.scala 103:40 ALU.scala 69:20]
    node _out16_1_T_5 = bits(io_V_in_A, 31, 16) @[ALU.scala 163:35]
    node _out16_1_T_6 = bits(io_V_in_B, 31, 16) @[ALU.scala 163:54]
    node _out16_1_T_7 = add(_out16_1_T_5, _out16_1_T_6) @[ALU.scala 163:43]
    node _out16_1_T_8 = tail(_out16_1_T_7, 1) @[ALU.scala 163:43]
    node _out16_1_T_9 = asSInt(_out16_1_T_8) @[ALU.scala 163:63]
    node _GEN_122 = mux(_T_17, _out16_1_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 163:22 ALU.scala 69:20]
    node _GEN_152 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_122) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_183 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_152) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_216 = mux(_T_14, _GEN_183, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_248 = mux(_T_7, _GEN_81, _GEN_216) @[ALU.scala 102:70]
    node _GEN_281 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_248) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_313 = mux(_T_1, _GEN_281, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_345 = mux(_T, asSInt(UInt<16>("h0")), _GEN_313) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_1 = _GEN_345 @[ALU.scala 69:20]
    node io_V_out_lo_lo_hi = asUInt(out16_1) @[Cat.scala 30:58]
    node io_V_out_lo_lo_1 = cat(io_V_out_lo_lo_hi, io_V_out_lo_lo_lo) @[Cat.scala 30:58]
    node _GEN_21 = mux(_T_10, _out16_2_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 119:22 ALU.scala 69:20]
    node _GEN_51 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_21) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_82 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_51) @[ALU.scala 103:40 ALU.scala 69:20]
    node _out16_2_T_5 = bits(io_V_in_A, 47, 32) @[ALU.scala 164:35]
    node _out16_2_T_6 = bits(io_V_in_B, 47, 32) @[ALU.scala 164:54]
    node _out16_2_T_7 = add(_out16_2_T_5, _out16_2_T_6) @[ALU.scala 164:43]
    node _out16_2_T_8 = tail(_out16_2_T_7, 1) @[ALU.scala 164:43]
    node _out16_2_T_9 = asSInt(_out16_2_T_8) @[ALU.scala 164:63]
    node _GEN_123 = mux(_T_17, _out16_2_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 164:22 ALU.scala 69:20]
    node _GEN_153 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_123) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_184 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_153) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_217 = mux(_T_14, _GEN_184, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_249 = mux(_T_7, _GEN_82, _GEN_217) @[ALU.scala 102:70]
    node _GEN_282 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_249) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_314 = mux(_T_1, _GEN_282, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_346 = mux(_T, asSInt(UInt<16>("h0")), _GEN_314) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_2 = _GEN_346 @[ALU.scala 69:20]
    node io_V_out_lo_hi_lo = asUInt(out16_2) @[Cat.scala 30:58]
    node _GEN_22 = mux(_T_10, _out16_3_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 120:22 ALU.scala 69:20]
    node _GEN_52 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_22) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_83 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_52) @[ALU.scala 103:40 ALU.scala 69:20]
    node _out16_3_T_5 = bits(io_V_in_A, 63, 48) @[ALU.scala 165:35]
    node _out16_3_T_6 = bits(io_V_in_B, 63, 48) @[ALU.scala 165:54]
    node _out16_3_T_7 = add(_out16_3_T_5, _out16_3_T_6) @[ALU.scala 165:43]
    node _out16_3_T_8 = tail(_out16_3_T_7, 1) @[ALU.scala 165:43]
    node _out16_3_T_9 = asSInt(_out16_3_T_8) @[ALU.scala 165:63]
    node _GEN_124 = mux(_T_17, _out16_3_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 165:22 ALU.scala 69:20]
    node _GEN_154 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_124) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_185 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_154) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_218 = mux(_T_14, _GEN_185, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_250 = mux(_T_7, _GEN_83, _GEN_218) @[ALU.scala 102:70]
    node _GEN_283 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_250) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_315 = mux(_T_1, _GEN_283, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_347 = mux(_T, asSInt(UInt<16>("h0")), _GEN_315) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_3 = _GEN_347 @[ALU.scala 69:20]
    node io_V_out_lo_hi_hi = asUInt(out16_3) @[Cat.scala 30:58]
    node io_V_out_lo_hi_1 = cat(io_V_out_lo_hi_hi, io_V_out_lo_hi_lo) @[Cat.scala 30:58]
    node io_V_out_lo_2 = cat(io_V_out_lo_hi_1, io_V_out_lo_lo_1) @[Cat.scala 30:58]
    node _GEN_23 = mux(_T_10, _out16_4_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 121:22 ALU.scala 69:20]
    node _GEN_53 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_23) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_84 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_53) @[ALU.scala 103:40 ALU.scala 69:20]
    node _out16_4_T_5 = bits(io_V_in_A, 79, 64) @[ALU.scala 166:35]
    node _out16_4_T_6 = bits(io_V_in_B, 79, 64) @[ALU.scala 166:54]
    node _out16_4_T_7 = add(_out16_4_T_5, _out16_4_T_6) @[ALU.scala 166:43]
    node _out16_4_T_8 = tail(_out16_4_T_7, 1) @[ALU.scala 166:43]
    node _out16_4_T_9 = asSInt(_out16_4_T_8) @[ALU.scala 166:63]
    node _GEN_125 = mux(_T_17, _out16_4_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 166:22 ALU.scala 69:20]
    node _GEN_155 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_125) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_186 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_155) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_219 = mux(_T_14, _GEN_186, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_251 = mux(_T_7, _GEN_84, _GEN_219) @[ALU.scala 102:70]
    node _GEN_284 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_251) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_316 = mux(_T_1, _GEN_284, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_348 = mux(_T, asSInt(UInt<16>("h0")), _GEN_316) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_4 = _GEN_348 @[ALU.scala 69:20]
    node io_V_out_hi_lo_lo = asUInt(out16_4) @[Cat.scala 30:58]
    node _GEN_24 = mux(_T_10, _out16_5_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 122:22 ALU.scala 69:20]
    node _GEN_54 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_24) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_85 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_54) @[ALU.scala 103:40 ALU.scala 69:20]
    node _out16_5_T_5 = bits(io_V_in_A, 95, 80) @[ALU.scala 167:35]
    node _out16_5_T_6 = bits(io_V_in_B, 95, 80) @[ALU.scala 167:54]
    node _out16_5_T_7 = add(_out16_5_T_5, _out16_5_T_6) @[ALU.scala 167:43]
    node _out16_5_T_8 = tail(_out16_5_T_7, 1) @[ALU.scala 167:43]
    node _out16_5_T_9 = asSInt(_out16_5_T_8) @[ALU.scala 167:63]
    node _GEN_126 = mux(_T_17, _out16_5_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 167:22 ALU.scala 69:20]
    node _GEN_156 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_126) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_187 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_156) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_220 = mux(_T_14, _GEN_187, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_252 = mux(_T_7, _GEN_85, _GEN_220) @[ALU.scala 102:70]
    node _GEN_285 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_252) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_317 = mux(_T_1, _GEN_285, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_349 = mux(_T, asSInt(UInt<16>("h0")), _GEN_317) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_5 = _GEN_349 @[ALU.scala 69:20]
    node io_V_out_hi_lo_hi = asUInt(out16_5) @[Cat.scala 30:58]
    node io_V_out_hi_lo_1 = cat(io_V_out_hi_lo_hi, io_V_out_hi_lo_lo) @[Cat.scala 30:58]
    node _GEN_25 = mux(_T_10, _out16_6_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 123:22 ALU.scala 69:20]
    node _GEN_55 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_25) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_86 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_55) @[ALU.scala 103:40 ALU.scala 69:20]
    node _out16_6_T_5 = bits(io_V_in_A, 111, 96) @[ALU.scala 168:35]
    node _out16_6_T_6 = bits(io_V_in_B, 111, 96) @[ALU.scala 168:55]
    node _out16_6_T_7 = add(_out16_6_T_5, _out16_6_T_6) @[ALU.scala 168:44]
    node _out16_6_T_8 = tail(_out16_6_T_7, 1) @[ALU.scala 168:44]
    node _out16_6_T_9 = asSInt(_out16_6_T_8) @[ALU.scala 168:65]
    node _GEN_127 = mux(_T_17, _out16_6_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 168:22 ALU.scala 69:20]
    node _GEN_157 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_127) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_188 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_157) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_221 = mux(_T_14, _GEN_188, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_253 = mux(_T_7, _GEN_86, _GEN_221) @[ALU.scala 102:70]
    node _GEN_286 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_253) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_318 = mux(_T_1, _GEN_286, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_350 = mux(_T, asSInt(UInt<16>("h0")), _GEN_318) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_6 = _GEN_350 @[ALU.scala 69:20]
    node io_V_out_hi_hi_lo = asUInt(out16_6) @[Cat.scala 30:58]
    node _GEN_26 = mux(_T_10, _out16_7_T_4, asSInt(UInt<16>("h0"))) @[ALU.scala 115:46 ALU.scala 124:22 ALU.scala 69:20]
    node _GEN_56 = mux(_T_9, asSInt(UInt<16>("h0")), _GEN_26) @[ALU.scala 108:46 ALU.scala 69:20]
    node _GEN_87 = mux(_T_8, asSInt(UInt<16>("h0")), _GEN_56) @[ALU.scala 103:40 ALU.scala 69:20]
    node _out16_7_T_5 = bits(io_V_in_A, 127, 112) @[ALU.scala 169:35]
    node _out16_7_T_6 = bits(io_V_in_B, 127, 112) @[ALU.scala 169:56]
    node _out16_7_T_7 = add(_out16_7_T_5, _out16_7_T_6) @[ALU.scala 169:45]
    node _out16_7_T_8 = tail(_out16_7_T_7, 1) @[ALU.scala 169:45]
    node _out16_7_T_9 = asSInt(_out16_7_T_8) @[ALU.scala 169:67]
    node _GEN_128 = mux(_T_17, _out16_7_T_9, asSInt(UInt<16>("h0"))) @[ALU.scala 161:46 ALU.scala 169:22 ALU.scala 69:20]
    node _GEN_158 = mux(_T_16, asSInt(UInt<16>("h0")), _GEN_128) @[ALU.scala 155:46 ALU.scala 69:20]
    node _GEN_189 = mux(_T_15, asSInt(UInt<16>("h0")), _GEN_158) @[ALU.scala 151:40 ALU.scala 69:20]
    node _GEN_222 = mux(_T_14, _GEN_189, asSInt(UInt<16>("h0"))) @[ALU.scala 150:70 ALU.scala 69:20]
    node _GEN_254 = mux(_T_7, _GEN_87, _GEN_222) @[ALU.scala 102:70]
    node _GEN_287 = mux(_T_2, asSInt(UInt<16>("h0")), _GEN_254) @[ALU.scala 92:38 ALU.scala 69:20]
    node _GEN_319 = mux(_T_1, _GEN_287, asSInt(UInt<16>("h0"))) @[ALU.scala 91:31 ALU.scala 69:20]
    node _GEN_351 = mux(_T, asSInt(UInt<16>("h0")), _GEN_319) @[ALU.scala 74:25 ALU.scala 69:20]
    node out16_7 = _GEN_351 @[ALU.scala 69:20]
    node io_V_out_hi_hi_hi = asUInt(out16_7) @[Cat.scala 30:58]
    node io_V_out_hi_hi_1 = cat(io_V_out_hi_hi_hi, io_V_out_hi_hi_lo) @[Cat.scala 30:58]
    node io_V_out_hi_2 = cat(io_V_out_hi_hi_1, io_V_out_hi_lo_1) @[Cat.scala 30:58]
    node _io_V_out_T_4 = cat(io_V_out_hi_2, io_V_out_lo_2) @[Cat.scala 30:58]
    node _io_V_out_T_5 = asSInt(_io_V_out_T_4) @[ALU.scala 125:111]
    node _T_11 = eq(io_alu_sew, UInt<1>("h0")) @[ALU.scala 126:32]
    node _h_T_3 = bits(io_alu_imm, 7, 0) @[ALU.scala 127:32]
    node h_3 = asSInt(_h_T_3) @[ALU.scala 127:38]
    node _out8_0_T = bits(io_V_in_B, 7, 0) @[ALU.scala 128:34]
    node _out8_0_T_1 = asUInt(h_3) @[ALU.scala 128:44]
    node _out8_0_T_2 = add(_out8_0_T, _out8_0_T_1) @[ALU.scala 128:40]
    node _out8_0_T_3 = tail(_out8_0_T_2, 1) @[ALU.scala 128:40]
    node _out8_0_T_4 = asSInt(_out8_0_T_3) @[ALU.scala 128:52]
    node _out8_1_T = bits(io_V_in_B, 15, 8) @[ALU.scala 129:34]
    node _out8_1_T_1 = asUInt(h_3) @[ALU.scala 129:45]
    node _out8_1_T_2 = add(_out8_1_T, _out8_1_T_1) @[ALU.scala 129:41]
    node _out8_1_T_3 = tail(_out8_1_T_2, 1) @[ALU.scala 129:41]
    node _out8_1_T_4 = asSInt(_out8_1_T_3) @[ALU.scala 129:53]
    node _out8_2_T = bits(io_V_in_B, 23, 16) @[ALU.scala 130:34]
    node _out8_2_T_1 = asUInt(h_3) @[ALU.scala 130:46]
    node _out8_2_T_2 = add(_out8_2_T, _out8_2_T_1) @[ALU.scala 130:42]
    node _out8_2_T_3 = tail(_out8_2_T_2, 1) @[ALU.scala 130:42]
    node _out8_2_T_4 = asSInt(_out8_2_T_3) @[ALU.scala 130:54]
    node _out8_3_T = bits(io_V_in_B, 31, 24) @[ALU.scala 131:34]
    node _out8_3_T_1 = asUInt(h_3) @[ALU.scala 131:46]
    node _out8_3_T_2 = add(_out8_3_T, _out8_3_T_1) @[ALU.scala 131:42]
    node _out8_3_T_3 = tail(_out8_3_T_2, 1) @[ALU.scala 131:42]
    node _out8_3_T_4 = asSInt(_out8_3_T_3) @[ALU.scala 131:54]
    node _out8_4_T = bits(io_V_in_B, 39, 32) @[ALU.scala 132:34]
    node _out8_4_T_1 = asUInt(h_3) @[ALU.scala 132:46]
    node _out8_4_T_2 = add(_out8_4_T, _out8_4_T_1) @[ALU.scala 132:42]
    node _out8_4_T_3 = tail(_out8_4_T_2, 1) @[ALU.scala 132:42]
    node _out8_4_T_4 = asSInt(_out8_4_T_3) @[ALU.scala 132:54]
    node _out8_5_T = bits(io_V_in_B, 47, 40) @[ALU.scala 133:34]
    node _out8_5_T_1 = asUInt(h_3) @[ALU.scala 133:46]
    node _out8_5_T_2 = add(_out8_5_T, _out8_5_T_1) @[ALU.scala 133:42]
    node _out8_5_T_3 = tail(_out8_5_T_2, 1) @[ALU.scala 133:42]
    node _out8_5_T_4 = asSInt(_out8_5_T_3) @[ALU.scala 133:54]
    node _out8_6_T = bits(io_V_in_B, 55, 48) @[ALU.scala 134:34]
    node _out8_6_T_1 = asUInt(h_3) @[ALU.scala 134:46]
    node _out8_6_T_2 = add(_out8_6_T, _out8_6_T_1) @[ALU.scala 134:42]
    node _out8_6_T_3 = tail(_out8_6_T_2, 1) @[ALU.scala 134:42]
    node _out8_6_T_4 = asSInt(_out8_6_T_3) @[ALU.scala 134:54]
    node _out8_7_T = bits(io_V_in_B, 63, 56) @[ALU.scala 135:34]
    node _out8_7_T_1 = asUInt(h_3) @[ALU.scala 135:46]
    node _out8_7_T_2 = add(_out8_7_T, _out8_7_T_1) @[ALU.scala 135:42]
    node _out8_7_T_3 = tail(_out8_7_T_2, 1) @[ALU.scala 135:42]
    node _out8_7_T_4 = asSInt(_out8_7_T_3) @[ALU.scala 135:54]
    node _out8_8_T = bits(io_V_in_B, 71, 64) @[ALU.scala 136:34]
    node _out8_8_T_1 = asUInt(h_3) @[ALU.scala 136:46]
    node _out8_8_T_2 = add(_out8_8_T, _out8_8_T_1) @[ALU.scala 136:42]
    node _out8_8_T_3 = tail(_out8_8_T_2, 1) @[ALU.scala 136:42]
    node _out8_8_T_4 = asSInt(_out8_8_T_3) @[ALU.scala 136:54]
    node _out8_9_T = bits(io_V_in_B, 79, 72) @[ALU.scala 137:34]
    node _out8_9_T_1 = asUInt(h_3) @[ALU.scala 137:46]
    node _out8_9_T_2 = add(_out8_9_T, _out8_9_T_1) @[ALU.scala 137:42]
    node _out8_9_T_3 = tail(_out8_9_T_2, 1) @[ALU.scala 137:42]
    node _out8_9_T_4 = asSInt(_out8_9_T_3) @[ALU.scala 137:54]
    node _out8_10_T = bits(io_V_in_B, 87, 80) @[ALU.scala 138:35]
    node _out8_10_T_1 = asUInt(h_3) @[ALU.scala 138:47]
    node _out8_10_T_2 = add(_out8_10_T, _out8_10_T_1) @[ALU.scala 138:43]
    node _out8_10_T_3 = tail(_out8_10_T_2, 1) @[ALU.scala 138:43]
    node _out8_10_T_4 = asSInt(_out8_10_T_3) @[ALU.scala 138:55]
    node _out8_11_T = bits(io_V_in_B, 95, 88) @[ALU.scala 139:35]
    node _out8_11_T_1 = asUInt(h_3) @[ALU.scala 139:47]
    node _out8_11_T_2 = add(_out8_11_T, _out8_11_T_1) @[ALU.scala 139:43]
    node _out8_11_T_3 = tail(_out8_11_T_2, 1) @[ALU.scala 139:43]
    node _out8_11_T_4 = asSInt(_out8_11_T_3) @[ALU.scala 139:55]
    node _out8_12_T = bits(io_V_in_B, 103, 96) @[ALU.scala 140:35]
    node _out8_12_T_1 = asUInt(h_3) @[ALU.scala 140:48]
    node _out8_12_T_2 = add(_out8_12_T, _out8_12_T_1) @[ALU.scala 140:44]
    node _out8_12_T_3 = tail(_out8_12_T_2, 1) @[ALU.scala 140:44]
    node _out8_12_T_4 = asSInt(_out8_12_T_3) @[ALU.scala 140:56]
    node _out8_13_T = bits(io_V_in_B, 111, 104) @[ALU.scala 141:35]
    node _out8_13_T_1 = asUInt(h_3) @[ALU.scala 141:49]
    node _out8_13_T_2 = add(_out8_13_T, _out8_13_T_1) @[ALU.scala 141:45]
    node _out8_13_T_3 = tail(_out8_13_T_2, 1) @[ALU.scala 141:45]
    node _out8_13_T_4 = asSInt(_out8_13_T_3) @[ALU.scala 141:57]
    node _out8_14_T = bits(io_V_in_B, 119, 112) @[ALU.scala 142:35]
    node _out8_14_T_1 = asUInt(h_3) @[ALU.scala 142:49]
    node _out8_14_T_2 = add(_out8_14_T, _out8_14_T_1) @[ALU.scala 142:45]
    node _out8_14_T_3 = tail(_out8_14_T_2, 1) @[ALU.scala 142:45]
    node _out8_14_T_4 = asSInt(_out8_14_T_3) @[ALU.scala 142:57]
    node _out8_15_T = bits(io_V_in_B, 127, 120) @[ALU.scala 143:35]
    node _out8_15_T_1 = asUInt(h_3) @[ALU.scala 143:49]
    node _out8_15_T_2 = add(_out8_15_T, _out8_15_T_1) @[ALU.scala 143:45]
    node _out8_15_T_3 = tail(_out8_15_T_2, 1) @[ALU.scala 143:45]
    node _out8_15_T_4 = asSInt(_out8_15_T_3) @[ALU.scala 143:57]
    node _GEN_2 = mux(_T_11, _out8_0_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 128:21 ALU.scala 68:19]
    node _GEN_28 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_2) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_57 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_28) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_88 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_57) @[ALU.scala 103:40 ALU.scala 68:19]
    node _T_18 = eq(io_alu_sew, UInt<1>("h0")) @[ALU.scala 171:32]
    node _out8_0_T_5 = bits(io_V_in_A, 7, 0) @[ALU.scala 172:34]
    node _out8_0_T_6 = bits(io_V_in_B, 7, 0) @[ALU.scala 172:51]
    node _out8_0_T_7 = add(_out8_0_T_5, _out8_0_T_6) @[ALU.scala 172:40]
    node _out8_0_T_8 = tail(_out8_0_T_7, 1) @[ALU.scala 172:40]
    node _out8_0_T_9 = asSInt(_out8_0_T_8) @[ALU.scala 172:58]
    node _GEN_104 = mux(_T_18, _out8_0_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 172:21 ALU.scala 68:19]
    node _GEN_130 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_104) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_159 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_130) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_190 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_159) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_223 = mux(_T_14, _GEN_190, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_255 = mux(_T_7, _GEN_88, _GEN_223) @[ALU.scala 102:70]
    node _GEN_288 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_255) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_320 = mux(_T_1, _GEN_288, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_352 = mux(_T, asSInt(UInt<8>("h0")), _GEN_320) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_0 = _GEN_352 @[ALU.scala 68:19]
    node io_V_out_lo_lo_lo_lo = asUInt(out8_0) @[Cat.scala 30:58]
    node _GEN_3 = mux(_T_11, _out8_1_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 129:21 ALU.scala 68:19]
    node _GEN_29 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_3) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_58 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_29) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_89 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_58) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_1_T_5 = bits(io_V_in_A, 15, 8) @[ALU.scala 173:34]
    node _out8_1_T_6 = bits(io_V_in_B, 15, 8) @[ALU.scala 173:52]
    node _out8_1_T_7 = add(_out8_1_T_5, _out8_1_T_6) @[ALU.scala 173:41]
    node _out8_1_T_8 = tail(_out8_1_T_7, 1) @[ALU.scala 173:41]
    node _out8_1_T_9 = asSInt(_out8_1_T_8) @[ALU.scala 173:60]
    node _GEN_105 = mux(_T_18, _out8_1_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 173:21 ALU.scala 68:19]
    node _GEN_131 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_105) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_160 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_131) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_191 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_160) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_224 = mux(_T_14, _GEN_191, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_256 = mux(_T_7, _GEN_89, _GEN_224) @[ALU.scala 102:70]
    node _GEN_289 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_256) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_321 = mux(_T_1, _GEN_289, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_353 = mux(_T, asSInt(UInt<8>("h0")), _GEN_321) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_1 = _GEN_353 @[ALU.scala 68:19]
    node io_V_out_lo_lo_lo_hi = asUInt(out8_1) @[Cat.scala 30:58]
    node io_V_out_lo_lo_lo_1 = cat(io_V_out_lo_lo_lo_hi, io_V_out_lo_lo_lo_lo) @[Cat.scala 30:58]
    node _GEN_4 = mux(_T_11, _out8_2_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 130:21 ALU.scala 68:19]
    node _GEN_30 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_4) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_59 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_30) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_90 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_59) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_2_T_5 = bits(io_V_in_A, 23, 16) @[ALU.scala 174:34]
    node _out8_2_T_6 = bits(io_V_in_B, 23, 16) @[ALU.scala 174:53]
    node _out8_2_T_7 = add(_out8_2_T_5, _out8_2_T_6) @[ALU.scala 174:42]
    node _out8_2_T_8 = tail(_out8_2_T_7, 1) @[ALU.scala 174:42]
    node _out8_2_T_9 = asSInt(_out8_2_T_8) @[ALU.scala 174:62]
    node _GEN_106 = mux(_T_18, _out8_2_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 174:21 ALU.scala 68:19]
    node _GEN_132 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_106) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_161 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_132) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_192 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_161) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_225 = mux(_T_14, _GEN_192, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_257 = mux(_T_7, _GEN_90, _GEN_225) @[ALU.scala 102:70]
    node _GEN_290 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_257) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_322 = mux(_T_1, _GEN_290, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_354 = mux(_T, asSInt(UInt<8>("h0")), _GEN_322) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_2 = _GEN_354 @[ALU.scala 68:19]
    node io_V_out_lo_lo_hi_lo = asUInt(out8_2) @[Cat.scala 30:58]
    node _GEN_5 = mux(_T_11, _out8_3_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 131:21 ALU.scala 68:19]
    node _GEN_31 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_5) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_60 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_31) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_91 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_60) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_3_T_5 = bits(io_V_in_A, 31, 24) @[ALU.scala 175:34]
    node _out8_3_T_6 = bits(io_V_in_B, 31, 24) @[ALU.scala 175:53]
    node _out8_3_T_7 = add(_out8_3_T_5, _out8_3_T_6) @[ALU.scala 175:42]
    node _out8_3_T_8 = tail(_out8_3_T_7, 1) @[ALU.scala 175:42]
    node _out8_3_T_9 = asSInt(_out8_3_T_8) @[ALU.scala 175:62]
    node _GEN_107 = mux(_T_18, _out8_3_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 175:21 ALU.scala 68:19]
    node _GEN_133 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_107) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_162 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_133) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_193 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_162) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_226 = mux(_T_14, _GEN_193, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_258 = mux(_T_7, _GEN_91, _GEN_226) @[ALU.scala 102:70]
    node _GEN_291 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_258) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_323 = mux(_T_1, _GEN_291, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_355 = mux(_T, asSInt(UInt<8>("h0")), _GEN_323) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_3 = _GEN_355 @[ALU.scala 68:19]
    node io_V_out_lo_lo_hi_hi = asUInt(out8_3) @[Cat.scala 30:58]
    node io_V_out_lo_lo_hi_1 = cat(io_V_out_lo_lo_hi_hi, io_V_out_lo_lo_hi_lo) @[Cat.scala 30:58]
    node io_V_out_lo_lo_2 = cat(io_V_out_lo_lo_hi_1, io_V_out_lo_lo_lo_1) @[Cat.scala 30:58]
    node _GEN_6 = mux(_T_11, _out8_4_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 132:21 ALU.scala 68:19]
    node _GEN_32 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_6) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_61 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_32) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_92 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_61) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_4_T_5 = bits(io_V_in_A, 39, 32) @[ALU.scala 176:34]
    node _out8_4_T_6 = bits(io_V_in_B, 39, 32) @[ALU.scala 176:53]
    node _out8_4_T_7 = add(_out8_4_T_5, _out8_4_T_6) @[ALU.scala 176:42]
    node _out8_4_T_8 = tail(_out8_4_T_7, 1) @[ALU.scala 176:42]
    node _out8_4_T_9 = asSInt(_out8_4_T_8) @[ALU.scala 176:62]
    node _GEN_108 = mux(_T_18, _out8_4_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 176:21 ALU.scala 68:19]
    node _GEN_134 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_108) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_163 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_134) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_194 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_163) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_227 = mux(_T_14, _GEN_194, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_259 = mux(_T_7, _GEN_92, _GEN_227) @[ALU.scala 102:70]
    node _GEN_292 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_259) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_324 = mux(_T_1, _GEN_292, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_356 = mux(_T, asSInt(UInt<8>("h0")), _GEN_324) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_4 = _GEN_356 @[ALU.scala 68:19]
    node io_V_out_lo_hi_lo_lo = asUInt(out8_4) @[Cat.scala 30:58]
    node _GEN_7 = mux(_T_11, _out8_5_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 133:21 ALU.scala 68:19]
    node _GEN_33 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_7) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_62 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_33) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_93 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_62) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_5_T_5 = bits(io_V_in_A, 47, 40) @[ALU.scala 177:34]
    node _out8_5_T_6 = bits(io_V_in_B, 47, 40) @[ALU.scala 177:53]
    node _out8_5_T_7 = add(_out8_5_T_5, _out8_5_T_6) @[ALU.scala 177:42]
    node _out8_5_T_8 = tail(_out8_5_T_7, 1) @[ALU.scala 177:42]
    node _out8_5_T_9 = asSInt(_out8_5_T_8) @[ALU.scala 177:62]
    node _GEN_109 = mux(_T_18, _out8_5_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 177:21 ALU.scala 68:19]
    node _GEN_135 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_109) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_164 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_135) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_195 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_164) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_228 = mux(_T_14, _GEN_195, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_260 = mux(_T_7, _GEN_93, _GEN_228) @[ALU.scala 102:70]
    node _GEN_293 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_260) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_325 = mux(_T_1, _GEN_293, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_357 = mux(_T, asSInt(UInt<8>("h0")), _GEN_325) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_5 = _GEN_357 @[ALU.scala 68:19]
    node io_V_out_lo_hi_lo_hi = asUInt(out8_5) @[Cat.scala 30:58]
    node io_V_out_lo_hi_lo_1 = cat(io_V_out_lo_hi_lo_hi, io_V_out_lo_hi_lo_lo) @[Cat.scala 30:58]
    node _GEN_8 = mux(_T_11, _out8_6_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 134:21 ALU.scala 68:19]
    node _GEN_34 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_8) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_63 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_34) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_94 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_63) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_6_T_5 = bits(io_V_in_A, 55, 48) @[ALU.scala 178:34]
    node _out8_6_T_6 = bits(io_V_in_B, 55, 48) @[ALU.scala 178:53]
    node _out8_6_T_7 = add(_out8_6_T_5, _out8_6_T_6) @[ALU.scala 178:42]
    node _out8_6_T_8 = tail(_out8_6_T_7, 1) @[ALU.scala 178:42]
    node _out8_6_T_9 = asSInt(_out8_6_T_8) @[ALU.scala 178:62]
    node _GEN_110 = mux(_T_18, _out8_6_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 178:21 ALU.scala 68:19]
    node _GEN_136 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_110) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_165 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_136) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_196 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_165) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_229 = mux(_T_14, _GEN_196, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_261 = mux(_T_7, _GEN_94, _GEN_229) @[ALU.scala 102:70]
    node _GEN_294 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_261) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_326 = mux(_T_1, _GEN_294, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_358 = mux(_T, asSInt(UInt<8>("h0")), _GEN_326) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_6 = _GEN_358 @[ALU.scala 68:19]
    node io_V_out_lo_hi_hi_lo = asUInt(out8_6) @[Cat.scala 30:58]
    node _GEN_9 = mux(_T_11, _out8_7_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 135:21 ALU.scala 68:19]
    node _GEN_35 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_9) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_64 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_35) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_95 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_64) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_7_T_5 = bits(io_V_in_A, 63, 56) @[ALU.scala 179:34]
    node _out8_7_T_6 = bits(io_V_in_B, 63, 56) @[ALU.scala 179:53]
    node _out8_7_T_7 = add(_out8_7_T_5, _out8_7_T_6) @[ALU.scala 179:42]
    node _out8_7_T_8 = tail(_out8_7_T_7, 1) @[ALU.scala 179:42]
    node _out8_7_T_9 = asSInt(_out8_7_T_8) @[ALU.scala 179:62]
    node _GEN_111 = mux(_T_18, _out8_7_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 179:21 ALU.scala 68:19]
    node _GEN_137 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_111) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_166 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_137) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_197 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_166) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_230 = mux(_T_14, _GEN_197, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_262 = mux(_T_7, _GEN_95, _GEN_230) @[ALU.scala 102:70]
    node _GEN_295 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_262) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_327 = mux(_T_1, _GEN_295, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_359 = mux(_T, asSInt(UInt<8>("h0")), _GEN_327) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_7 = _GEN_359 @[ALU.scala 68:19]
    node io_V_out_lo_hi_hi_hi = asUInt(out8_7) @[Cat.scala 30:58]
    node io_V_out_lo_hi_hi_1 = cat(io_V_out_lo_hi_hi_hi, io_V_out_lo_hi_hi_lo) @[Cat.scala 30:58]
    node io_V_out_lo_hi_2 = cat(io_V_out_lo_hi_hi_1, io_V_out_lo_hi_lo_1) @[Cat.scala 30:58]
    node io_V_out_lo_3 = cat(io_V_out_lo_hi_2, io_V_out_lo_lo_2) @[Cat.scala 30:58]
    node _GEN_10 = mux(_T_11, _out8_8_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 136:21 ALU.scala 68:19]
    node _GEN_36 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_10) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_65 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_36) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_96 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_65) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_8_T_5 = bits(io_V_in_A, 71, 64) @[ALU.scala 180:34]
    node _out8_8_T_6 = bits(io_V_in_B, 71, 64) @[ALU.scala 180:53]
    node _out8_8_T_7 = add(_out8_8_T_5, _out8_8_T_6) @[ALU.scala 180:42]
    node _out8_8_T_8 = tail(_out8_8_T_7, 1) @[ALU.scala 180:42]
    node _out8_8_T_9 = asSInt(_out8_8_T_8) @[ALU.scala 180:62]
    node _GEN_112 = mux(_T_18, _out8_8_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 180:21 ALU.scala 68:19]
    node _GEN_138 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_112) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_167 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_138) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_198 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_167) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_231 = mux(_T_14, _GEN_198, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_263 = mux(_T_7, _GEN_96, _GEN_231) @[ALU.scala 102:70]
    node _GEN_296 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_263) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_328 = mux(_T_1, _GEN_296, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_360 = mux(_T, asSInt(UInt<8>("h0")), _GEN_328) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_8 = _GEN_360 @[ALU.scala 68:19]
    node io_V_out_hi_lo_lo_lo = asUInt(out8_8) @[Cat.scala 30:58]
    node _GEN_11 = mux(_T_11, _out8_9_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 137:21 ALU.scala 68:19]
    node _GEN_37 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_11) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_66 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_37) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_97 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_66) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_9_T_5 = bits(io_V_in_A, 79, 72) @[ALU.scala 181:34]
    node _out8_9_T_6 = bits(io_V_in_B, 79, 72) @[ALU.scala 181:53]
    node _out8_9_T_7 = add(_out8_9_T_5, _out8_9_T_6) @[ALU.scala 181:42]
    node _out8_9_T_8 = tail(_out8_9_T_7, 1) @[ALU.scala 181:42]
    node _out8_9_T_9 = asSInt(_out8_9_T_8) @[ALU.scala 181:62]
    node _GEN_113 = mux(_T_18, _out8_9_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 181:21 ALU.scala 68:19]
    node _GEN_139 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_113) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_168 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_139) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_199 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_168) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_232 = mux(_T_14, _GEN_199, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_264 = mux(_T_7, _GEN_97, _GEN_232) @[ALU.scala 102:70]
    node _GEN_297 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_264) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_329 = mux(_T_1, _GEN_297, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_361 = mux(_T, asSInt(UInt<8>("h0")), _GEN_329) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_9 = _GEN_361 @[ALU.scala 68:19]
    node io_V_out_hi_lo_lo_hi = asUInt(out8_9) @[Cat.scala 30:58]
    node io_V_out_hi_lo_lo_1 = cat(io_V_out_hi_lo_lo_hi, io_V_out_hi_lo_lo_lo) @[Cat.scala 30:58]
    node _GEN_12 = mux(_T_11, _out8_10_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 138:22 ALU.scala 68:19]
    node _GEN_38 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_12) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_67 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_38) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_98 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_67) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_10_T_5 = bits(io_V_in_A, 87, 80) @[ALU.scala 182:35]
    node _out8_10_T_6 = bits(io_V_in_B, 87, 80) @[ALU.scala 182:54]
    node _out8_10_T_7 = add(_out8_10_T_5, _out8_10_T_6) @[ALU.scala 182:43]
    node _out8_10_T_8 = tail(_out8_10_T_7, 1) @[ALU.scala 182:43]
    node _out8_10_T_9 = asSInt(_out8_10_T_8) @[ALU.scala 182:63]
    node _GEN_114 = mux(_T_18, _out8_10_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 182:22 ALU.scala 68:19]
    node _GEN_140 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_114) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_169 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_140) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_200 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_169) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_233 = mux(_T_14, _GEN_200, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_265 = mux(_T_7, _GEN_98, _GEN_233) @[ALU.scala 102:70]
    node _GEN_298 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_265) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_330 = mux(_T_1, _GEN_298, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_362 = mux(_T, asSInt(UInt<8>("h0")), _GEN_330) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_10 = _GEN_362 @[ALU.scala 68:19]
    node io_V_out_hi_lo_hi_lo = asUInt(out8_10) @[Cat.scala 30:58]
    node _GEN_13 = mux(_T_11, _out8_11_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 139:22 ALU.scala 68:19]
    node _GEN_39 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_13) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_68 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_39) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_99 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_68) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_11_T_5 = bits(io_V_in_A, 95, 88) @[ALU.scala 183:35]
    node _out8_11_T_6 = bits(io_V_in_B, 95, 88) @[ALU.scala 183:54]
    node _out8_11_T_7 = add(_out8_11_T_5, _out8_11_T_6) @[ALU.scala 183:43]
    node _out8_11_T_8 = tail(_out8_11_T_7, 1) @[ALU.scala 183:43]
    node _out8_11_T_9 = asSInt(_out8_11_T_8) @[ALU.scala 183:63]
    node _GEN_115 = mux(_T_18, _out8_11_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 183:22 ALU.scala 68:19]
    node _GEN_141 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_115) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_170 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_141) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_201 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_170) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_234 = mux(_T_14, _GEN_201, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_266 = mux(_T_7, _GEN_99, _GEN_234) @[ALU.scala 102:70]
    node _GEN_299 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_266) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_331 = mux(_T_1, _GEN_299, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_363 = mux(_T, asSInt(UInt<8>("h0")), _GEN_331) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_11 = _GEN_363 @[ALU.scala 68:19]
    node io_V_out_hi_lo_hi_hi = asUInt(out8_11) @[Cat.scala 30:58]
    node io_V_out_hi_lo_hi_1 = cat(io_V_out_hi_lo_hi_hi, io_V_out_hi_lo_hi_lo) @[Cat.scala 30:58]
    node io_V_out_hi_lo_2 = cat(io_V_out_hi_lo_hi_1, io_V_out_hi_lo_lo_1) @[Cat.scala 30:58]
    node _GEN_14 = mux(_T_11, _out8_12_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 140:22 ALU.scala 68:19]
    node _GEN_40 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_14) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_69 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_40) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_100 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_69) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_12_T_5 = bits(io_V_in_A, 103, 96) @[ALU.scala 184:35]
    node _out8_12_T_6 = bits(io_V_in_B, 103, 96) @[ALU.scala 184:55]
    node _out8_12_T_7 = add(_out8_12_T_5, _out8_12_T_6) @[ALU.scala 184:44]
    node _out8_12_T_8 = tail(_out8_12_T_7, 1) @[ALU.scala 184:44]
    node _out8_12_T_9 = asSInt(_out8_12_T_8) @[ALU.scala 184:65]
    node _GEN_116 = mux(_T_18, _out8_12_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 184:22 ALU.scala 68:19]
    node _GEN_142 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_116) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_171 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_142) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_202 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_171) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_235 = mux(_T_14, _GEN_202, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_267 = mux(_T_7, _GEN_100, _GEN_235) @[ALU.scala 102:70]
    node _GEN_300 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_267) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_332 = mux(_T_1, _GEN_300, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_364 = mux(_T, asSInt(UInt<8>("h0")), _GEN_332) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_12 = _GEN_364 @[ALU.scala 68:19]
    node io_V_out_hi_hi_lo_lo = asUInt(out8_12) @[Cat.scala 30:58]
    node _GEN_15 = mux(_T_11, _out8_13_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 141:22 ALU.scala 68:19]
    node _GEN_41 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_15) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_70 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_41) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_101 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_70) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_13_T_5 = bits(io_V_in_A, 111, 104) @[ALU.scala 185:35]
    node _out8_13_T_6 = bits(io_V_in_B, 111, 104) @[ALU.scala 185:56]
    node _out8_13_T_7 = add(_out8_13_T_5, _out8_13_T_6) @[ALU.scala 185:45]
    node _out8_13_T_8 = tail(_out8_13_T_7, 1) @[ALU.scala 185:45]
    node _out8_13_T_9 = asSInt(_out8_13_T_8) @[ALU.scala 185:67]
    node _GEN_117 = mux(_T_18, _out8_13_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 185:22 ALU.scala 68:19]
    node _GEN_143 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_117) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_172 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_143) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_203 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_172) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_236 = mux(_T_14, _GEN_203, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_268 = mux(_T_7, _GEN_101, _GEN_236) @[ALU.scala 102:70]
    node _GEN_301 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_268) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_333 = mux(_T_1, _GEN_301, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_365 = mux(_T, asSInt(UInt<8>("h0")), _GEN_333) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_13 = _GEN_365 @[ALU.scala 68:19]
    node io_V_out_hi_hi_lo_hi = asUInt(out8_13) @[Cat.scala 30:58]
    node io_V_out_hi_hi_lo_1 = cat(io_V_out_hi_hi_lo_hi, io_V_out_hi_hi_lo_lo) @[Cat.scala 30:58]
    node _GEN_16 = mux(_T_11, _out8_14_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 142:22 ALU.scala 68:19]
    node _GEN_42 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_16) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_71 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_42) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_102 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_71) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_14_T_5 = bits(io_V_in_A, 119, 112) @[ALU.scala 186:35]
    node _out8_14_T_6 = bits(io_V_in_B, 119, 112) @[ALU.scala 186:56]
    node _out8_14_T_7 = add(_out8_14_T_5, _out8_14_T_6) @[ALU.scala 186:45]
    node _out8_14_T_8 = tail(_out8_14_T_7, 1) @[ALU.scala 186:45]
    node _out8_14_T_9 = asSInt(_out8_14_T_8) @[ALU.scala 186:67]
    node _GEN_118 = mux(_T_18, _out8_14_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 186:22 ALU.scala 68:19]
    node _GEN_144 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_118) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_173 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_144) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_204 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_173) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_237 = mux(_T_14, _GEN_204, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_269 = mux(_T_7, _GEN_102, _GEN_237) @[ALU.scala 102:70]
    node _GEN_302 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_269) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_334 = mux(_T_1, _GEN_302, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_366 = mux(_T, asSInt(UInt<8>("h0")), _GEN_334) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_14 = _GEN_366 @[ALU.scala 68:19]
    node io_V_out_hi_hi_hi_lo = asUInt(out8_14) @[Cat.scala 30:58]
    node _GEN_17 = mux(_T_11, _out8_15_T_4, asSInt(UInt<8>("h0"))) @[ALU.scala 126:46 ALU.scala 143:22 ALU.scala 68:19]
    node _GEN_43 = mux(_T_10, asSInt(UInt<8>("h0")), _GEN_17) @[ALU.scala 115:46 ALU.scala 68:19]
    node _GEN_72 = mux(_T_9, asSInt(UInt<8>("h0")), _GEN_43) @[ALU.scala 108:46 ALU.scala 68:19]
    node _GEN_103 = mux(_T_8, asSInt(UInt<8>("h0")), _GEN_72) @[ALU.scala 103:40 ALU.scala 68:19]
    node _out8_15_T_5 = bits(io_V_in_A, 127, 120) @[ALU.scala 187:35]
    node _out8_15_T_6 = bits(io_V_in_B, 127, 120) @[ALU.scala 187:56]
    node _out8_15_T_7 = add(_out8_15_T_5, _out8_15_T_6) @[ALU.scala 187:45]
    node _out8_15_T_8 = tail(_out8_15_T_7, 1) @[ALU.scala 187:45]
    node _out8_15_T_9 = asSInt(_out8_15_T_8) @[ALU.scala 187:67]
    node _GEN_119 = mux(_T_18, _out8_15_T_9, asSInt(UInt<8>("h0"))) @[ALU.scala 171:46 ALU.scala 187:22 ALU.scala 68:19]
    node _GEN_145 = mux(_T_17, asSInt(UInt<8>("h0")), _GEN_119) @[ALU.scala 161:46 ALU.scala 68:19]
    node _GEN_174 = mux(_T_16, asSInt(UInt<8>("h0")), _GEN_145) @[ALU.scala 155:46 ALU.scala 68:19]
    node _GEN_205 = mux(_T_15, asSInt(UInt<8>("h0")), _GEN_174) @[ALU.scala 151:40 ALU.scala 68:19]
    node _GEN_238 = mux(_T_14, _GEN_205, asSInt(UInt<8>("h0"))) @[ALU.scala 150:70 ALU.scala 68:19]
    node _GEN_270 = mux(_T_7, _GEN_103, _GEN_238) @[ALU.scala 102:70]
    node _GEN_303 = mux(_T_2, asSInt(UInt<8>("h0")), _GEN_270) @[ALU.scala 92:38 ALU.scala 68:19]
    node _GEN_335 = mux(_T_1, _GEN_303, asSInt(UInt<8>("h0"))) @[ALU.scala 91:31 ALU.scala 68:19]
    node _GEN_367 = mux(_T, asSInt(UInt<8>("h0")), _GEN_335) @[ALU.scala 74:25 ALU.scala 68:19]
    node out8_15 = _GEN_367 @[ALU.scala 68:19]
    node io_V_out_hi_hi_hi_hi = asUInt(out8_15) @[Cat.scala 30:58]
    node io_V_out_hi_hi_hi_1 = cat(io_V_out_hi_hi_hi_hi, io_V_out_hi_hi_hi_lo) @[Cat.scala 30:58]
    node io_V_out_hi_hi_2 = cat(io_V_out_hi_hi_hi_1, io_V_out_hi_hi_lo_1) @[Cat.scala 30:58]
    node io_V_out_hi_3 = cat(io_V_out_hi_hi_2, io_V_out_hi_lo_2) @[Cat.scala 30:58]
    node _io_V_out_T_6 = cat(io_V_out_hi_3, io_V_out_lo_3) @[Cat.scala 30:58]
    node _io_V_out_T_7 = asSInt(_io_V_out_T_6) @[ALU.scala 144:181]
    node _GEN_18 = mux(_T_11, _io_V_out_T_7, asSInt(UInt<1>("h0"))) @[ALU.scala 126:46 ALU.scala 144:22 ALU.scala 146:22]
    node _GEN_27 = mux(_T_10, _io_V_out_T_5, _GEN_18) @[ALU.scala 115:46 ALU.scala 125:22]
    node _GEN_48 = mux(_T_9, _io_V_out_T_3, _GEN_27) @[ALU.scala 108:46 ALU.scala 114:22]
    node _GEN_75 = mux(_T_8, _io_V_out_T_1, _GEN_48) @[ALU.scala 103:40 ALU.scala 107:22]
    node io_V_out_lo_4 = asUInt(out64_0) @[Cat.scala 30:58]
    node io_V_out_hi_4 = asUInt(out64_1) @[Cat.scala 30:58]
    node _io_V_out_T_8 = cat(io_V_out_hi_4, io_V_out_lo_4) @[Cat.scala 30:58]
    node _io_V_out_T_9 = asSInt(_io_V_out_T_8) @[ALU.scala 154:51]
    node io_V_out_lo_lo_3 = asUInt(out32_0) @[Cat.scala 30:58]
    node io_V_out_lo_hi_3 = asUInt(out32_1) @[Cat.scala 30:58]
    node io_V_out_lo_5 = cat(io_V_out_lo_hi_3, io_V_out_lo_lo_3) @[Cat.scala 30:58]
    node io_V_out_hi_lo_3 = asUInt(out32_2) @[Cat.scala 30:58]
    node io_V_out_hi_hi_3 = asUInt(out32_3) @[Cat.scala 30:58]
    node io_V_out_hi_5 = cat(io_V_out_hi_hi_3, io_V_out_hi_lo_3) @[Cat.scala 30:58]
    node _io_V_out_T_10 = cat(io_V_out_hi_5, io_V_out_lo_5) @[Cat.scala 30:58]
    node _io_V_out_T_11 = asSInt(_io_V_out_T_10) @[ALU.scala 160:71]
    node io_V_out_lo_lo_lo_2 = asUInt(out16_0) @[Cat.scala 30:58]
    node io_V_out_lo_lo_hi_2 = asUInt(out16_1) @[Cat.scala 30:58]
    node io_V_out_lo_lo_4 = cat(io_V_out_lo_lo_hi_2, io_V_out_lo_lo_lo_2) @[Cat.scala 30:58]
    node io_V_out_lo_hi_lo_2 = asUInt(out16_2) @[Cat.scala 30:58]
    node io_V_out_lo_hi_hi_2 = asUInt(out16_3) @[Cat.scala 30:58]
    node io_V_out_lo_hi_4 = cat(io_V_out_lo_hi_hi_2, io_V_out_lo_hi_lo_2) @[Cat.scala 30:58]
    node io_V_out_lo_6 = cat(io_V_out_lo_hi_4, io_V_out_lo_lo_4) @[Cat.scala 30:58]
    node io_V_out_hi_lo_lo_2 = asUInt(out16_4) @[Cat.scala 30:58]
    node io_V_out_hi_lo_hi_2 = asUInt(out16_5) @[Cat.scala 30:58]
    node io_V_out_hi_lo_4 = cat(io_V_out_hi_lo_hi_2, io_V_out_hi_lo_lo_2) @[Cat.scala 30:58]
    node io_V_out_hi_hi_lo_2 = asUInt(out16_6) @[Cat.scala 30:58]
    node io_V_out_hi_hi_hi_2 = asUInt(out16_7) @[Cat.scala 30:58]
    node io_V_out_hi_hi_4 = cat(io_V_out_hi_hi_hi_2, io_V_out_hi_hi_lo_2) @[Cat.scala 30:58]
    node io_V_out_hi_6 = cat(io_V_out_hi_hi_4, io_V_out_hi_lo_4) @[Cat.scala 30:58]
    node _io_V_out_T_12 = cat(io_V_out_hi_6, io_V_out_lo_6) @[Cat.scala 30:58]
    node _io_V_out_T_13 = asSInt(_io_V_out_T_12) @[ALU.scala 170:111]
    node io_V_out_lo_lo_lo_lo_1 = asUInt(out8_0) @[Cat.scala 30:58]
    node io_V_out_lo_lo_lo_hi_1 = asUInt(out8_1) @[Cat.scala 30:58]
    node io_V_out_lo_lo_lo_3 = cat(io_V_out_lo_lo_lo_hi_1, io_V_out_lo_lo_lo_lo_1) @[Cat.scala 30:58]
    node io_V_out_lo_lo_hi_lo_1 = asUInt(out8_2) @[Cat.scala 30:58]
    node io_V_out_lo_lo_hi_hi_1 = asUInt(out8_3) @[Cat.scala 30:58]
    node io_V_out_lo_lo_hi_3 = cat(io_V_out_lo_lo_hi_hi_1, io_V_out_lo_lo_hi_lo_1) @[Cat.scala 30:58]
    node io_V_out_lo_lo_5 = cat(io_V_out_lo_lo_hi_3, io_V_out_lo_lo_lo_3) @[Cat.scala 30:58]
    node io_V_out_lo_hi_lo_lo_1 = asUInt(out8_4) @[Cat.scala 30:58]
    node io_V_out_lo_hi_lo_hi_1 = asUInt(out8_5) @[Cat.scala 30:58]
    node io_V_out_lo_hi_lo_3 = cat(io_V_out_lo_hi_lo_hi_1, io_V_out_lo_hi_lo_lo_1) @[Cat.scala 30:58]
    node io_V_out_lo_hi_hi_lo_1 = asUInt(out8_6) @[Cat.scala 30:58]
    node io_V_out_lo_hi_hi_hi_1 = asUInt(out8_7) @[Cat.scala 30:58]
    node io_V_out_lo_hi_hi_3 = cat(io_V_out_lo_hi_hi_hi_1, io_V_out_lo_hi_hi_lo_1) @[Cat.scala 30:58]
    node io_V_out_lo_hi_5 = cat(io_V_out_lo_hi_hi_3, io_V_out_lo_hi_lo_3) @[Cat.scala 30:58]
    node io_V_out_lo_7 = cat(io_V_out_lo_hi_5, io_V_out_lo_lo_5) @[Cat.scala 30:58]
    node io_V_out_hi_lo_lo_lo_1 = asUInt(out8_8) @[Cat.scala 30:58]
    node io_V_out_hi_lo_lo_hi_1 = asUInt(out8_9) @[Cat.scala 30:58]
    node io_V_out_hi_lo_lo_3 = cat(io_V_out_hi_lo_lo_hi_1, io_V_out_hi_lo_lo_lo_1) @[Cat.scala 30:58]
    node io_V_out_hi_lo_hi_lo_1 = asUInt(out8_10) @[Cat.scala 30:58]
    node io_V_out_hi_lo_hi_hi_1 = asUInt(out8_11) @[Cat.scala 30:58]
    node io_V_out_hi_lo_hi_3 = cat(io_V_out_hi_lo_hi_hi_1, io_V_out_hi_lo_hi_lo_1) @[Cat.scala 30:58]
    node io_V_out_hi_lo_5 = cat(io_V_out_hi_lo_hi_3, io_V_out_hi_lo_lo_3) @[Cat.scala 30:58]
    node io_V_out_hi_hi_lo_lo_1 = asUInt(out8_12) @[Cat.scala 30:58]
    node io_V_out_hi_hi_lo_hi_1 = asUInt(out8_13) @[Cat.scala 30:58]
    node io_V_out_hi_hi_lo_3 = cat(io_V_out_hi_hi_lo_hi_1, io_V_out_hi_hi_lo_lo_1) @[Cat.scala 30:58]
    node io_V_out_hi_hi_hi_lo_1 = asUInt(out8_14) @[Cat.scala 30:58]
    node io_V_out_hi_hi_hi_hi_1 = asUInt(out8_15) @[Cat.scala 30:58]
    node io_V_out_hi_hi_hi_3 = cat(io_V_out_hi_hi_hi_hi_1, io_V_out_hi_hi_hi_lo_1) @[Cat.scala 30:58]
    node io_V_out_hi_hi_5 = cat(io_V_out_hi_hi_hi_3, io_V_out_hi_hi_lo_3) @[Cat.scala 30:58]
    node io_V_out_hi_7 = cat(io_V_out_hi_hi_5, io_V_out_hi_lo_5) @[Cat.scala 30:58]
    node _io_V_out_T_14 = cat(io_V_out_hi_7, io_V_out_lo_7) @[Cat.scala 30:58]
    node _io_V_out_T_15 = asSInt(_io_V_out_T_14) @[ALU.scala 188:181]
    node _GEN_120 = mux(_T_18, _io_V_out_T_15, asSInt(UInt<1>("h0"))) @[ALU.scala 171:46 ALU.scala 188:22 ALU.scala 190:22]
    node _GEN_129 = mux(_T_17, _io_V_out_T_13, _GEN_120) @[ALU.scala 161:46 ALU.scala 170:22]
    node _GEN_150 = mux(_T_16, _io_V_out_T_11, _GEN_129) @[ALU.scala 155:46 ALU.scala 160:22]
    node _GEN_177 = mux(_T_15, _io_V_out_T_9, _GEN_150) @[ALU.scala 151:40 ALU.scala 154:22]
    node _T_19 = eq(io_alu_Op, UInt<9>("h4")) @[ALU.scala 193:27]
    node m_hi = mux(UInt<1>("h0"), UInt<96>("hffffffffffffffffffffffff"), UInt<96>("h0")) @[Bitwise.scala 72:12]
    node m_lo = asUInt(io_in_A) @[Cat.scala 30:58]
    node _m_T = cat(m_hi, m_lo) @[Cat.scala 30:58]
    node m = asSInt(_m_T) @[ALU.scala 194:45]
    node _GEN_206 = mux(_T_19, m, asSInt(UInt<1>("h0"))) @[ALU.scala 193:42 ALU.scala 195:18 ALU.scala 199:18]
    node _GEN_207 = mux(_T_19, asSInt(UInt<1>("h0")), asSInt(UInt<1>("h0"))) @[ALU.scala 193:42 ALU.scala 63:8 ALU.scala 198:16]
    node _GEN_210 = mux(_T_14, _GEN_177, _GEN_206) @[ALU.scala 150:70]
    node _GEN_239 = mux(_T_14, asSInt(UInt<1>("h0")), _GEN_207) @[ALU.scala 150:70 ALU.scala 63:8]
    node _GEN_242 = mux(_T_7, _GEN_75, _GEN_210) @[ALU.scala 102:70]
    node _GEN_271 = mux(_T_7, asSInt(UInt<1>("h0")), _GEN_239) @[ALU.scala 102:70 ALU.scala 63:8]
    node _GEN_272 = mux(_T_2, _GEN_1, _GEN_271) @[ALU.scala 92:38]
    node _GEN_275 = mux(_T_2, asSInt(UInt<1>("h0")), _GEN_242) @[ALU.scala 92:38 ALU.scala 64:10]
    node _GEN_304 = mux(_T_1, _GEN_272, asSInt(UInt<1>("h0"))) @[ALU.scala 91:31 ALU.scala 204:12]
    node _GEN_307 = mux(_T_1, _GEN_275, asSInt(UInt<1>("h0"))) @[ALU.scala 91:31 ALU.scala 205:14]
    node _GEN_336 = mux(_T, out, _GEN_304) @[ALU.scala 74:25 ALU.scala 88:12]
    node _GEN_339 = mux(_T, asSInt(UInt<1>("h0")), _GEN_307) @[ALU.scala 74:25 ALU.scala 64:10]
    io_out <= asSInt(bits(_GEN_336, 31, 0))
    io_V_out <= _GEN_339
