\# Half Adder â€“ Verilog HDL



This module implements a \*\*Half Adder\*\* using Verilog HDL.  

A half adder adds two 1-bit binary numbers and produces a \*\*Sum\*\* and a \*\*Carry\*\*.



---



\## ðŸ”¹ Inputs and Outputs



\### Inputs

\- `a` â€“ 1-bit input

\- `b` â€“ 1-bit input



\### Outputs

\- `sum` â€“ Sum of inputs

\- `carry` â€“ Carry output



---



\## ðŸ”¹ Logic Equations

\- \*\*Sum\*\*   = a âŠ• b  (XOR)

\- \*\*Carry\*\* = a Â· b  (AND)



---



\## ðŸ”¹ Files Included

\- `half\_adder.v` â€“ Half Adder RTL design

\- `half\_adder\_tb.v` â€“ Testbench for verification

\- `half\_adder\_waveform.png` â€“ Simulation waveform



---



\## ðŸ”¹ Simulation

The design is verified using \*\*Vivado Behavioral Simulation\*\*.  

All possible input combinations are tested:



| a | b | sum | carry |

|---|---|-----|-------|

| 0 | 0 |  0  |   0   |

| 0 | 1 |  1  |   0   |

| 1 | 0 |  1  |   0   |

| 1 | 1 |  0  |   1   |



---



\## ðŸ”¹ Waveform Result

!\[Half Adder Waveform](half\_adder\_waveform.png)



---



\## ðŸ”¹ Notes

\- This is a \*\*pure combinational circuit\*\*

\- Implemented using continuous assignments (`assign`)

\- Serves as a fundamental building block for \*\*Full Adder\*\* designs



