// Seed: 4250460282
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  genvar id_5;
  wire id_6;
  wire id_7;
  assign id_2 = id_3;
  wire id_8;
  id_9(
      1
  );
  assign id_6 = id_6 ? id_7 : id_9;
  wire id_10;
  wire id_11;
  assign id_7 = id_4;
endmodule
module module_1 (
    input supply1 id_0
);
  bit  id_2;
  wire id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  always_latch id_2 <= -1;
endmodule
