,servo_state,meanDelay (ns),leader-follower delay (ns),round-trip delay (ns),delay asymetry (ns),phase setpoint (ns),skew (ns),leader_TX,leader_RX,FPGA,PLL,PSR,PSL
0,          wri2,"441946.107
","441947.436
","884922.810
","1.329
","          -3.896 
","           0.000 
",257.649,257.649,44.88,28.62,34.31,"36.50
"
