0.7
2020.2
Nov 18 2020
09:47:47
C:/Jeonghyun/GIT/RFSoC/TEST/TEST_RFSoC_3/TEST_RFSoC_3.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Jeonghyun/GIT/RFSoC/TEST/TEST_RFSoC_3/TEST_RFSoC_3.srcs/sim_1/new/testbench_rfsoc_0.sv,1674005099,systemVerilog,,,,testbench_rfsoc_0,,uvm,,,,,,
