****************************************
Report : report clock qor
        -type structure
        -nosplit
Design : xbar
Version: P-2019.03-SP1
Date   : Fri Nov  4 02:36:40 2022
****************************************

C5 is corner mode_norm.fast.RCmin
C6 is corner mode_norm.fast.RCmin_bc
C1 is corner mode_norm.slow.RCmax
C3 is corner mode_norm.worst_low.RCmax

Printing structure of clk (mode mode_norm.slow.RCmax) at root pin clk:
(0) clk [in Port] [Location (19.58, 0.01)] [Net: clk] [Fanout: 2] 
 (1) cto_buf_15426:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.42, 0.77)] [Net: cts29] [Fanout: 1] 
  (2) cto_buf_15406:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (42.24, 2.30)] [Net: cts11] [Fanout: 1] 
   (3) cto_buf_15054:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.93, 3.84)] [Net: cts0] [Fanout: 1] 
    (4) cto_dtrdly_15282:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (47.17, 51.46)] [Net: cts3] [Fanout: 1] 
     (5) cto_dtrdly_15067:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (47.62, 8.45)] [Net: cts1] [Fanout: 12] 
      (6) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 6.52)] [BALANCE PIN] [Offset values] 
      (6) ccd_setup_inst_23485:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (25.98, 2.30)] [Net: ccd_setup_5] [Fanout: 1] 
       (7) ccd_setup_inst_23484:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (25.66, 2.30)] [Net: ccd_setup_4] [Fanout: 1] 
        (8) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.60, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 3.45)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.44, 2.70)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.34, 3.45)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.89, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 1.16)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.73, 1.16)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 1.16)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.43, 3.43)] [BALANCE PIN] [Offset values] 
 (1) cts_inv_42514947:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (19.78, 0.77)] [Net: ctsbuf_net_88925] [Fanout: 1] 
  (2) ccd_setup_inst_23327:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (22.91, 22.27)] [Net: ccd_setup_14] [Fanout: 1] 
   (3) ccd_setup_inst_23351:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (25.09, 20.74)] [Net: ccd_setup_29] [Fanout: 1] 
    (4) ccd_setup_inst_23326:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.09, 23.81)] [Net: ccd_setup_13] [Fanout: 1] 
     (5) ccd_setup_inst_23343:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (25.41, 23.81)] [Net: ccd_setup_25] [Fanout: 1] 
      (6) cts_inv_42114943:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (24.96, 22.27)] [Net: ctsbuf_net_78924] [Fanout: 2] 
       (7) ccd_setup_inst_17573:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (25.60, 22.27)] [Net: ccd_setup_0] [Fanout: 2] 
        (8) cto_buf_15409:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (36.42, 14.59)] [Net: cts13] [Fanout: 1] 
         (9) ccd_setup_inst_23347:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (32.58, 14.59)] [Net: ccd_setup_27] [Fanout: 1] 
          (10) ccd_setup_inst_23346:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (28.29, 14.59)] [Net: ccd_setup_26] [Fanout: 2] 
           (11) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.55, 26.88)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
            (12) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.39, 1.17)] [BALANCE PIN] [Offset values] 
            (12) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.37, 2.71)] [BALANCE PIN] [Offset values] 
            (12) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.63, 1.17)] [BALANCE PIN] [Offset values] 
            (12) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 1.17)] [BALANCE PIN] [Offset values] 
            (12) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.55, 1.17)] [BALANCE PIN] [Offset values] 
            (12) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.71, 1.17)] [BALANCE PIN] [Offset values] 
            (12) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.13, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.44, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.24, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.24, 47.98)] [BALANCE PIN] [Offset values] 
            (12) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 50.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 1.17)] [BALANCE PIN] [Offset values] 
            (12) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 1.90)] [BALANCE PIN] [Offset values] 
            (12) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 3.43)] [BALANCE PIN] [Offset values] 
            (12) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 4.97)] [BALANCE PIN] [Offset values] 
            (12) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 50.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.21, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.95, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.05, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.69, 7.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.38, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.62, 4.24)] [BALANCE PIN] [Offset values] 
           (11) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.84, 26.88)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 2] 
            (12) ccd_setup_inst_23301:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (37.89, 17.66)] [Net: ccd_setup_9] [Fanout: 1] 
             (13) ccd_setup_inst_23300:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (38.14, 6.91)] [Net: ccd_setup_8] [Fanout: 1] 
              (14) cto_buf_15286:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (37.82, 6.91)] [Net: cts5] [Fanout: 7] 
               (15) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.97)] [BALANCE PIN] [Offset values] 
               (15) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.98, 28.82)] [BALANCE PIN] [Offset values] 
               (15) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 5.78)] [BALANCE PIN] [Offset values] 
               (15) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.55, 6.51)] [BALANCE PIN] [Offset values] 
               (15) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.24)] [BALANCE PIN] [Offset values] 
               (15) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.26, 24.21)] [BALANCE PIN] [Offset values] 
               (15) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 4.97)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_15408:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (37.82, 37.63)] [Net: cts12] [Fanout: 25] 
             (13) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.25)] [BALANCE PIN] [Offset values] 
             (13) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 53.40)] [BALANCE PIN] [Offset values] 
             (13) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.30, 52.59)] [BALANCE PIN] [Offset values] 
             (13) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 4.24)] [BALANCE PIN] [Offset values] 
             (13) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 48.79)] [BALANCE PIN] [Offset values] 
             (13) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.06, 51.05)] [BALANCE PIN] [Offset values] 
             (13) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.28, 3.43)] [BALANCE PIN] [Offset values] 
             (13) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 53.40)] [BALANCE PIN] [Offset values] 
             (13) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.14, 51.05)] [BALANCE PIN] [Offset values] 
             (13) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 4.97)] [BALANCE PIN] [Offset values] 
             (13) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 1.17)] [BALANCE PIN] [Offset values] 
             (13) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.25)] [BALANCE PIN] [Offset values] 
             (13) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 53.40)] [BALANCE PIN] [Offset values] 
             (13) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 4.24)] [BALANCE PIN] [Offset values] 
             (13) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 45.72)] [BALANCE PIN] [Offset values] 
             (13) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 1.90)] [BALANCE PIN] [Offset values] 
             (13) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 52.59)] [BALANCE PIN] [Offset values] 
             (13) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 50.32)] [BALANCE PIN] [Offset values] 
             (13) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 2.71)] [BALANCE PIN] [Offset values] 
             (13) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.20, 52.59)] [BALANCE PIN] [Offset values] 
             (13) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 49.51)] [BALANCE PIN] [Offset values] 
             (13) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 51.86)] [BALANCE PIN] [Offset values] 
             (13) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.49, 52.59)] [BALANCE PIN] [Offset values] 
             (13) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.89, 2.71)] [BALANCE PIN] [Offset values] 
             (13) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 53.40)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_3/ccd_setup_inst_23352:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (28.48, 29.95)] [Net: clk_gate_out_reg_3/ccd_setup_29] [Fanout: 1] 
         (9) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.78, 29.95)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
          (10) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.14, 27.28)] [BALANCE PIN] [Offset values] 
          (10) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.01, 12.65)] [BALANCE PIN] [Offset values] 
          (10) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.04)] [BALANCE PIN] [Offset values] 
          (10) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.18)] [BALANCE PIN] [Offset values] 
          (10) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 5.78)] [BALANCE PIN] [Offset values] 
          (10) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 51.86)] [BALANCE PIN] [Offset values] 
          (10) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 11.92)] [BALANCE PIN] [Offset values] 
          (10) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 22.68)] [BALANCE PIN] [Offset values] 
          (10) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [BALANCE PIN] [Offset values] 
          (10) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.83, 28.01)] [BALANCE PIN] [Offset values] 
          (10) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.01, 21.87)] [BALANCE PIN] [Offset values] 
          (10) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 31.08)] [BALANCE PIN] [Offset values] 
          (10) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 36.50)] [BALANCE PIN] [Offset values] 
          (10) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [BALANCE PIN] [Offset values] 
          (10) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [BALANCE PIN] [Offset values] 
          (10) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 26.47)] [BALANCE PIN] [Offset values] 
          (10) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 10.39)] [BALANCE PIN] [Offset values] 
          (10) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 39.57)] [BALANCE PIN] [Offset values] 
          (10) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 43.37)] [BALANCE PIN] [Offset values] 
          (10) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 45.72)] [BALANCE PIN] [Offset values] 
          (10) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.18)] [BALANCE PIN] [Offset values] 
          (10) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 34.96)] [BALANCE PIN] [Offset values] 
          (10) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.81, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 47.98)] [BALANCE PIN] [Offset values] 
          (10) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 8.85)] [BALANCE PIN] [Offset values] 
          (10) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 32.62)] [BALANCE PIN] [Offset values] 
       (7) ctobgt_inst_15868:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (28.86, 29.95)] [Net: ctobgt_0] [Fanout: 8] 
        (8) ctobgt_inst_15869:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (32.70, 26.88)] [Net: ctobgt_1] [Fanout: 1] 
         (9) cts_inv_41714939:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 25.34)] [Net: ctsbuf_net_68923] [Fanout: 1] 
          (10) ccd_setup_inst_23329:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (24.00, 31.49)] [Net: ccd_setup_16] [Fanout: 1] 
           (11) ccd_setup_inst_23328:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (24.32, 29.95)] [Net: ccd_setup_15] [Fanout: 1] 
            (12) cts_inv_41314935:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (23.94, 29.95)] [Net: ctsbuf_net_58922] [Fanout: 2] 
             (13) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.84, 28.42)] [Net: clk_gate_out_reg_2/p_abuf0] [ICG] [Fanout: 16] 
              (14) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 3.43)] [BALANCE PIN] [Offset values] 
              (14) clk_gate_out_reg_2/cts_buf_36614888:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (38.91, 33.02)] [Net: clk_gate_out_reg_2/ENCLK] [Fanout: 17] 
               (15) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 1.90)] [BALANCE PIN] [Offset values] 
               (15) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.67, 47.98)] [BALANCE PIN] [Offset values] 
               (15) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.76, 49.51)] [BALANCE PIN] [Offset values] 
               (15) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 49.51)] [BALANCE PIN] [Offset values] 
               (15) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.66, 50.32)] [BALANCE PIN] [Offset values] 
               (15) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.54, 50.32)] [BALANCE PIN] [Offset values] 
               (15) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.64, 51.86)] [BALANCE PIN] [Offset values] 
               (15) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.82, 51.86)] [BALANCE PIN] [Offset values] 
               (15) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.58, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 4.24)] [BALANCE PIN] [Offset values] 
               (15) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 4.97)] [BALANCE PIN] [Offset values] 
               (15) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 4.24)] [BALANCE PIN] [Offset values] 
               (15) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.18, 3.43)] [BALANCE PIN] [Offset values] 
               (15) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 2.71)] [BALANCE PIN] [Offset values] 
              (14) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 1.17)] [BALANCE PIN] [Offset values] 
              (14) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 1.17)] [BALANCE PIN] [Offset values] 
              (14) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 6.51)] [BALANCE PIN] [Offset values] 
              (14) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.90, 4.24)] [BALANCE PIN] [Offset values] 
              (14) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.54, 2.71)] [BALANCE PIN] [Offset values] 
              (14) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 4.24)] [BALANCE PIN] [Offset values] 
              (14) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 3.43)] [BALANCE PIN] [Offset values] 
              (14) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 4.97)] [BALANCE PIN] [Offset values] 
              (14) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 3.43)] [BALANCE PIN] [Offset values] 
              (14) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 1.90)] [BALANCE PIN] [Offset values] 
              (14) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.05, 1.17)] [BALANCE PIN] [Offset values] 
              (14) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.41, 2.71)] [BALANCE PIN] [Offset values] 
              (14) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 1.17)] [BALANCE PIN] [Offset values] 
              (14) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 1.90)] [BALANCE PIN] [Offset values] 
             (13) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.46, 29.95)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 2] 
              (14) ccd_setup_inst_23493:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (23.49, 39.17)] [Net: ccd_setup_18] [Fanout: 17] 
               (15) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.06, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.81, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.76, 50.32)] [BALANCE PIN] [Offset values] 
               (15) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.85, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.76, 49.51)] [BALANCE PIN] [Offset values] 
               (15) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.63, 50.32)] [BALANCE PIN] [Offset values] 
               (15) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.14, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.17, 51.86)] [BALANCE PIN] [Offset values] 
               (15) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.10, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.98, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.37, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.82, 53.40)] [BALANCE PIN] [Offset values] 
              (14) clk_gate_out_reg_7/cts_buf_38414906:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (26.94, 29.95)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 9] 
               (15) ccd_setup_inst_23094:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (26.62, 40.70)] [Net: ccd_setup_3] [Fanout: 7] 
                (16) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 51.86)] [BALANCE PIN] [Offset values] 
                (16) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 53.40)] [BALANCE PIN] [Offset values] 
                (16) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.55, 52.59)] [BALANCE PIN] [Offset values] 
                (16) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.33, 51.86)] [BALANCE PIN] [Offset values] 
                (16) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.74, 53.40)] [BALANCE PIN] [Offset values] 
                (16) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.14, 51.86)] [BALANCE PIN] [Offset values] 
                (16) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.65, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.37, 5.78)] [BALANCE PIN] [Offset values] 
               (15) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.10, 6.51)] [BALANCE PIN] [Offset values] 
               (15) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.23, 5.78)] [BALANCE PIN] [Offset values] 
               (15) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 4.97)] [BALANCE PIN] [Offset values] 
               (15) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 4.97)] [BALANCE PIN] [Offset values] 
               (15) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 4.97)] [BALANCE PIN] [Offset values] 
               (15) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.22, 4.24)] [BALANCE PIN] [Offset values] 
               (15) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 2.71)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_0/ccd_setup_inst_23495:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (27.46, 29.95)] [Net: clk_gate_out_reg_0/ccd_setup_18] [Fanout: 1] 
         (9) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.88, 29.95)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
          (10) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.82, 46.44)] [BALANCE PIN] [Offset values] 
          (10) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 28.01)] [BALANCE PIN] [Offset values] 
          (10) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [BALANCE PIN] [Offset values] 
          (10) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.98)] [BALANCE PIN] [Offset values] 
          (10) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 5.78)] [BALANCE PIN] [Offset values] 
          (10) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 42.64)] [BALANCE PIN] [Offset values] 
          (10) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [BALANCE PIN] [Offset values] 
          (10) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.82, 9.58)] [BALANCE PIN] [Offset values] 
          (10) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 51.86)] [BALANCE PIN] [Offset values] 
          (10) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 43.37)] [BALANCE PIN] [Offset values] 
          (10) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 24.21)] [BALANCE PIN] [Offset values] 
          (10) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 48.79)] [BALANCE PIN] [Offset values] 
          (10) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 49.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 48.79)] [BALANCE PIN] [Offset values] 
          (10) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 49.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 5.78)] [BALANCE PIN] [Offset values] 
          (10) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 33.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 47.98)] [BALANCE PIN] [Offset values] 
          (10) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 25.75)] [BALANCE PIN] [Offset values] 
          (10) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_6/ccd_setup_inst_23494:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (28.93, 28.42)] [Net: clk_gate_out_reg_6/ccd_setup_18] [Fanout: 1] 
         (9) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.84, 28.42)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
          (10) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 1.90)] [BALANCE PIN] [Offset values] 
          (10) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 1.17)] [BALANCE PIN] [Offset values] 
          (10) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 1.17)] [BALANCE PIN] [Offset values] 
          (10) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 1.90)] [BALANCE PIN] [Offset values] 
          (10) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 29.55)] [BALANCE PIN] [Offset values] 
          (10) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 44.91)] [BALANCE PIN] [Offset values] 
          (10) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.06, 41.11)] [BALANCE PIN] [Offset values] 
          (10) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.33, 44.91)] [BALANCE PIN] [Offset values] 
          (10) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 23.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 51.86)] [BALANCE PIN] [Offset values] 
          (10) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 49.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 48.79)] [BALANCE PIN] [Offset values] 
          (10) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 48.79)] [BALANCE PIN] [Offset values] 
          (10) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 31.89)] [BALANCE PIN] [Offset values] 
          (10) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 34.15)] [BALANCE PIN] [Offset values] 
          (10) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 49.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 48.79)] [BALANCE PIN] [Offset values] 
          (10) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 45.72)] [BALANCE PIN] [Offset values] 
          (10) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.18)] [BALANCE PIN] [Offset values] 
          (10) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.98)] [BALANCE PIN] [Offset values] 
          (10) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [BALANCE PIN] [Offset values] 
          (10) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.98)] [BALANCE PIN] [Offset values] 
          (10) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.91)] [BALANCE PIN] [Offset values] 
          (10) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 51.86)] [BALANCE PIN] [Offset values] 
          (10) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.30, 52.59)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_10/ccd_setup_inst_23483:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (26.56, 28.42)] [Net: clk_gate_out_reg_10/ccd_setup_0] [Fanout: 1] 
         (9) clk_gate_out_reg_10/ccd_setup_inst_23497:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (27.46, 26.88)] [Net: clk_gate_out_reg_10/ccd_setup_18] [Fanout: 1] 
          (10) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.75, 28.42)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 2] 
           (11) cto_buf_15428:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (36.10, 17.66)] [Net: cts31] [Fanout: 22] 
            (12) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 4.24)] [BALANCE PIN] [Offset values] 
            (12) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [BALANCE PIN] [Offset values] 
            (12) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.19, 47.25)] [BALANCE PIN] [Offset values] 
            (12) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.03, 7.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 4.97)] [BALANCE PIN] [Offset values] 
            (12) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.98, 51.05)] [BALANCE PIN] [Offset values] 
            (12) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.59, 6.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 50.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.41, 47.98)] [BALANCE PIN] [Offset values] 
            (12) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 4.97)] [BALANCE PIN] [Offset values] 
            (12) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 7.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 4.97)] [BALANCE PIN] [Offset values] 
            (12) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.47, 6.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.10, 8.04)] [BALANCE PIN] [Offset values] 
            (12) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.11, 7.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.50, 47.98)] [BALANCE PIN] [Offset values] 
           (11) cto_buf_15427:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (51.84, 40.70)] [Net: cts30] [Fanout: 1] 
            (12) ccd_setup_inst_23299:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (50.24, 39.17)] [Net: ccd_setup_7] [Fanout: 1] 
             (13) ccd_setup_inst_23298:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (51.84, 37.63)] [Net: ccd_setup_6] [Fanout: 6] 
              (14) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.98)] [BALANCE PIN] [Offset values] 
              (14) ccd_setup_inst_23091:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (51.90, 39.17)] [Net: ccd_setup_2] [Fanout: 1] 
               (15) ccd_setup_inst_23090:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (45.50, 39.17)] [Net: ccd_setup_1] [Fanout: 4] 
                (16) cto_buf_15432:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (51.26, 51.46)] [Net: cts35] [Fanout: 2] 
                 (17) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 47.25)] [BALANCE PIN] [Offset values] 
                 (17) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.89, 50.32)] [BALANCE PIN] [Offset values] 
                (16) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 51.86)] [BALANCE PIN] [Offset values] 
                (16) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 50.32)] [BALANCE PIN] [Offset values] 
                (16) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 4.97)] [BALANCE PIN] [Offset values] 
              (14) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 47.25)] [BALANCE PIN] [Offset values] 
              (14) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 44.91)] [BALANCE PIN] [Offset values] 
              (14) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 47.25)] [BALANCE PIN] [Offset values] 
              (14) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 47.98)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_8/ccd_setup_inst_23489:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (25.34, 26.88)] [Net: clk_gate_out_reg_8/ccd_setup_11] [Fanout: 1] 
         (9) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.64, 26.88)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 1] 
          (10) cto_buf_15405:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.42, 16.13)] [Net: cts10] [Fanout: 2] 
           (11) cto_buf_15402:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (33.09, 16.13)] [Net: cts7] [Fanout: 1] 
            (12) ccd_setup_inst_23337:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (34.75, 16.13)] [Net: ccd_setup_21] [Fanout: 1] 
             (13) ccd_setup_inst_23336:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (33.60, 17.66)] [Net: ccd_setup_20] [Fanout: 13] 
              (14) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.89, 49.51)] [BALANCE PIN] [Offset values] 
              (14) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 49.51)] [BALANCE PIN] [Offset values] 
              (14) cto_buf_15422:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (28.22, 2.30)] [Net: cts25] [Fanout: 4] 
               (15) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.90)] [BALANCE PIN] [Offset values] 
               (15) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [BALANCE PIN] [Offset values] 
               (15) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.17)] [BALANCE PIN] [Offset values] 
               (15) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [BALANCE PIN] [Offset values] 
              (14) cto_buf_15425:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.74, 0.77)] [Net: cts28] [Fanout: 3] 
               (15) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [BALANCE PIN] [Offset values] 
               (15) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [BALANCE PIN] [Offset values] 
               (15) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [BALANCE PIN] [Offset values] 
              (14) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 49.51)] [BALANCE PIN] [Offset values] 
              (14) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.92, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.08, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.82, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.79, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 47.98)] [BALANCE PIN] [Offset values] 
              (14) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.62, 51.05)] [BALANCE PIN] [Offset values] 
              (14) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 47.98)] [BALANCE PIN] [Offset values] 
              (14) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.63, 48.79)] [BALANCE PIN] [Offset values] 
           (11) cto_buf_15401:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (32.45, 36.10)] [Net: cts6] [Fanout: 14] 
            (12) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.68, 1.17)] [BALANCE PIN] [Offset values] 
            (12) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.40, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.91)] [BALANCE PIN] [Offset values] 
            (12) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 1.90)] [BALANCE PIN] [Offset values] 
            (12) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 1.90)] [BALANCE PIN] [Offset values] 
            (12) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 1.90)] [BALANCE PIN] [Offset values] 
            (12) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 1.90)] [BALANCE PIN] [Offset values] 
            (12) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.30, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.34, 3.43)] [BALANCE PIN] [Offset values] 
            (12) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.56, 29.55)] [BALANCE PIN] [Offset values] 
            (12) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.37, 1.90)] [BALANCE PIN] [Offset values] 
            (12) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 50.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 1.17)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.76, 28.42)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 2] 
         (9) cto_buf_15418:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (35.65, 23.81)] [Net: cts21] [Fanout: 1] 
          (10) ccd_setup_inst_23339:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (30.02, 37.63)] [Net: ccd_setup_23] [Fanout: 1] 
           (11) ccd_setup_inst_23338:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (29.57, 36.10)] [Net: ccd_setup_22] [Fanout: 1] 
            (12) cto_buf_15416:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (29.50, 36.10)] [Net: cts19] [Fanout: 12] 
             (13) cto_buf_15414:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.68, 51.46)] [Net: cts17] [Fanout: 7] 
              (14) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 51.86)] [BALANCE PIN] [Offset values] 
              (14) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.64, 51.05)] [BALANCE PIN] [Offset values] 
              (14) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.92, 49.51)] [BALANCE PIN] [Offset values] 
              (14) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 50.32)] [BALANCE PIN] [Offset values] 
              (14) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 45.72)] [BALANCE PIN] [Offset values] 
              (14) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 50.32)] [BALANCE PIN] [Offset values] 
              (14) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.04, 51.86)] [BALANCE PIN] [Offset values] 
             (13) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 4.24)] [BALANCE PIN] [Offset values] 
             (13) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.90)] [BALANCE PIN] [Offset values] 
             (13) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 1.17)] [BALANCE PIN] [Offset values] 
             (13) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 4.24)] [BALANCE PIN] [Offset values] 
             (13) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.26, 3.43)] [BALANCE PIN] [Offset values] 
             (13) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 1.90)] [BALANCE PIN] [Offset values] 
             (13) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.24)] [BALANCE PIN] [Offset values] 
             (13) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [BALANCE PIN] [Offset values] 
             (13) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 3.43)] [BALANCE PIN] [Offset values] 
             (13) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.44, 3.43)] [BALANCE PIN] [Offset values] 
             (13) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.62, 2.71)] [BALANCE PIN] [Offset values] 
         (9) cto_buf_15415:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.81, 19.20)] [Net: cts18] [Fanout: 1] 
          (10) cto_buf_15417:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.81, 39.17)] [Net: cts20] [Fanout: 7] 
           (11) cto_buf_15419:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (11.84, 51.46)] [Net: cts22] [Fanout: 5] 
            (12) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 51.86)] [BALANCE PIN] [Offset values] 
            (12) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.84, 51.86)] [BALANCE PIN] [Offset values] 
            (12) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 52.59)] [BALANCE PIN] [Offset values] 
            (12) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 53.40)] [BALANCE PIN] [Offset values] 
           (11) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.42, 3.43)] [BALANCE PIN] [Offset values] 
           (11) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.58, 4.24)] [BALANCE PIN] [Offset values] 
           (11) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 4.24)] [BALANCE PIN] [Offset values] 
           (11) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.64, 4.97)] [BALANCE PIN] [Offset values] 
           (11) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.50, 3.43)] [BALANCE PIN] [Offset values] 
           (11) cto_buf_15411:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (34.37, 29.95)] [Net: cts14] [Fanout: 4] 
            (12) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.30, 51.86)] [BALANCE PIN] [Offset values] 
            (12) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.92, 50.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.66, 49.51)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_4/ccd_setup_inst_23496:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (25.28, 28.42)] [Net: clk_gate_out_reg_4/ccd_setup_18] [Fanout: 1] 
         (9) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.22, 28.42)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 1] 
          (10) cto_buf_15404:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (50.56, 34.56)] [Net: cts9] [Fanout: 1] 
           (11) cto_buf_15403:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (35.20, 37.63)] [Net: cts8] [Fanout: 1] 
            (12) ccd_setup_inst_23487:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (34.69, 37.63)] [Net: ccd_setup_11] [Fanout: 1] 
             (13) ccd_setup_inst_23486:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (35.52, 37.63)] [Net: ccd_setup_10] [Fanout: 32] 
              (14) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 50.32)] [BALANCE PIN] [Offset values] 
              (14) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 49.51)] [BALANCE PIN] [Offset values] 
              (14) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 47.98)] [BALANCE PIN] [Offset values] 
              (14) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.21, 4.97)] [BALANCE PIN] [Offset values] 
              (14) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 1.17)] [BALANCE PIN] [Offset values] 
              (14) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 50.32)] [BALANCE PIN] [Offset values] 
              (14) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 4.97)] [BALANCE PIN] [Offset values] 
              (14) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 4.24)] [BALANCE PIN] [Offset values] 
              (14) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 1.17)] [BALANCE PIN] [Offset values] 
              (14) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 47.98)] [BALANCE PIN] [Offset values] 
              (14) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.36, 52.59)] [BALANCE PIN] [Offset values] 
              (14) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.78, 2.71)] [BALANCE PIN] [Offset values] 
              (14) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.66, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.21, 53.40)] [BALANCE PIN] [Offset values] 
              (14) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 6.51)] [BALANCE PIN] [Offset values] 
              (14) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.29, 53.40)] [BALANCE PIN] [Offset values] 
              (14) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.72, 3.43)] [BALANCE PIN] [Offset values] 
              (14) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.58, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 49.51)] [BALANCE PIN] [Offset values] 
              (14) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.74, 5.78)] [BALANCE PIN] [Offset values] 
              (14) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.80, 51.86)] [BALANCE PIN] [Offset values] 
              (14) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.08, 50.32)] [BALANCE PIN] [Offset values] 
              (14) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 51.05)] [BALANCE PIN] [Offset values] 
              (14) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 52.59)] [BALANCE PIN] [Offset values] 
              (14) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 52.59)] [BALANCE PIN] [Offset values] 
              (14) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.50, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 50.32)] [BALANCE PIN] [Offset values] 
              (14) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 5.78)] [BALANCE PIN] [Offset values] 
              (14) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.72, 51.86)] [BALANCE PIN] [Offset values] 
              (14) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 4.97)] [BALANCE PIN] [Offset values] 
              (14) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.44, 50.32)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg/cto_buf_15407:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (34.43, 36.10)] [Net: clk_gate_out_reg/cts0] [Fanout: 1] 
         (9) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.62, 28.42)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 22] 
          (10) cto_buf_15413:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (41.92, 25.34)] [Net: cts16] [Fanout: 4] 
           (11) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 1.90)] [BALANCE PIN] [Offset values] 
           (11) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 4.24)] [BALANCE PIN] [Offset values] 
           (11) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 1.90)] [BALANCE PIN] [Offset values] 
           (11) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 1.17)] [BALANCE PIN] [Offset values] 
          (10) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.68, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.42, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.45, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.30, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.06, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.60, 51.05)] [BALANCE PIN] [Offset values] 
          (10) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.85, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.69, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.42, 51.86)] [BALANCE PIN] [Offset values] 
          (10) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.46, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 51.86)] [BALANCE PIN] [Offset values] 
          (10) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.78, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.68, 51.86)] [BALANCE PIN] [Offset values] 
          (10) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.58, 51.86)] [BALANCE PIN] [Offset values] 
          (10) cto_buf_15412:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (12.93, 25.34)] [Net: cts15] [Fanout: 8] 
           (11) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.54, 1.90)] [BALANCE PIN] [Offset values] 
           (11) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 2.71)] [BALANCE PIN] [Offset values] 
           (11) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 4.24)] [BALANCE PIN] [Offset values] 
           (11) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.56, 4.97)] [BALANCE PIN] [Offset values] 
           (11) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.48, 4.97)] [BALANCE PIN] [Offset values] 
           (11) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.97, 1.17)] [BALANCE PIN] [Offset values] 
           (11) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 3.43)] [BALANCE PIN] [Offset values] 
           (11) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 1.90)] [BALANCE PIN] [Offset values] 

Printing structure of clk (mode mode_norm.worst_low.RCmax) at root pin clk:
(0) clk [in Port] [Location (19.58, 0.01)] [Net: clk] [Fanout: 2] 
 (1) cto_buf_15426:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.42, 0.77)] [Net: cts29] [Fanout: 1] 
  (2) cto_buf_15406:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (42.24, 2.30)] [Net: cts11] [Fanout: 1] 
   (3) cto_buf_15054:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.93, 3.84)] [Net: cts0] [Fanout: 1] 
    (4) cto_dtrdly_15282:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (47.17, 51.46)] [Net: cts3] [Fanout: 1] 
     (5) cto_dtrdly_15067:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (47.62, 8.45)] [Net: cts1] [Fanout: 12] 
      (6) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 6.52)] [SINK PIN] 
      (6) ccd_setup_inst_23485:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (25.98, 2.30)] [Net: ccd_setup_5] [Fanout: 1] 
       (7) ccd_setup_inst_23484:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (25.66, 2.30)] [Net: ccd_setup_4] [Fanout: 1] 
        (8) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.60, 1.91)] [SINK PIN] 
      (6) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 1.91)] [SINK PIN] 
      (6) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 3.45)] [SINK PIN] 
      (6) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.44, 2.70)] [SINK PIN] 
      (6) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.34, 3.45)] [SINK PIN] 
      (6) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.89, 1.91)] [SINK PIN] 
      (6) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 1.16)] [SINK PIN] 
      (6) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 1.91)] [SINK PIN] 
      (6) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.73, 1.16)] [SINK PIN] 
      (6) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 1.16)] [SINK PIN] 
      (6) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.43, 3.43)] [SINK PIN] 
 (1) cts_inv_42514947:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (19.78, 0.77)] [Net: ctsbuf_net_88925] [Fanout: 1] 
  (2) ccd_setup_inst_23327:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (22.91, 22.27)] [Net: ccd_setup_14] [Fanout: 1] 
   (3) ccd_setup_inst_23351:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (25.09, 20.74)] [Net: ccd_setup_29] [Fanout: 1] 
    (4) ccd_setup_inst_23326:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.09, 23.81)] [Net: ccd_setup_13] [Fanout: 1] 
     (5) ccd_setup_inst_23343:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (25.41, 23.81)] [Net: ccd_setup_25] [Fanout: 1] 
      (6) cts_inv_42114943:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (24.96, 22.27)] [Net: ctsbuf_net_78924] [Fanout: 2] 
       (7) ccd_setup_inst_17573:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (25.60, 22.27)] [Net: ccd_setup_0] [Fanout: 2] 
        (8) cto_buf_15409:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (36.42, 14.59)] [Net: cts13] [Fanout: 1] 
         (9) ccd_setup_inst_23347:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (32.58, 14.59)] [Net: ccd_setup_27] [Fanout: 1] 
          (10) ccd_setup_inst_23346:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (28.29, 14.59)] [Net: ccd_setup_26] [Fanout: 2] 
           (11) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.55, 26.88)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
            (12) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 49.51)] [SINK PIN] 
            (12) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.39, 1.17)] [SINK PIN] 
            (12) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.37, 2.71)] [SINK PIN] 
            (12) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.63, 1.17)] [SINK PIN] 
            (12) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 1.17)] [SINK PIN] 
            (12) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.55, 1.17)] [SINK PIN] 
            (12) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.71, 1.17)] [SINK PIN] 
            (12) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.13, 48.79)] [SINK PIN] 
            (12) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.44, 48.79)] [SINK PIN] 
            (12) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.24, 48.79)] [SINK PIN] 
            (12) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 49.51)] [SINK PIN] 
            (12) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.24, 47.98)] [SINK PIN] 
            (12) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 50.32)] [SINK PIN] 
            (12) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 1.17)] [SINK PIN] 
            (12) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 1.90)] [SINK PIN] 
            (12) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 3.43)] [SINK PIN] 
            (12) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 4.97)] [SINK PIN] 
            (12) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 48.79)] [SINK PIN] 
            (12) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 5.78)] [SINK PIN] 
            (12) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 50.32)] [SINK PIN] 
            (12) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.21, 48.79)] [SINK PIN] 
            (12) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 49.51)] [SINK PIN] 
            (12) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.95, 48.79)] [SINK PIN] 
            (12) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 49.51)] [SINK PIN] 
            (12) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.05, 48.79)] [SINK PIN] 
            (12) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 5.78)] [SINK PIN] 
            (12) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 5.78)] [SINK PIN] 
            (12) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.69, 7.32)] [SINK PIN] 
            (12) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 5.78)] [SINK PIN] 
            (12) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.38, 49.51)] [SINK PIN] 
            (12) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 49.51)] [SINK PIN] 
            (12) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.62, 4.24)] [SINK PIN] 
           (11) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.84, 26.88)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 2] 
            (12) ccd_setup_inst_23301:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (37.89, 17.66)] [Net: ccd_setup_9] [Fanout: 1] 
             (13) ccd_setup_inst_23300:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (38.14, 6.91)] [Net: ccd_setup_8] [Fanout: 1] 
              (14) cto_buf_15286:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (37.82, 6.91)] [Net: cts5] [Fanout: 7] 
               (15) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.97)] [SINK PIN] 
               (15) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.98, 28.82)] [SINK PIN] 
               (15) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 5.78)] [SINK PIN] 
               (15) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.55, 6.51)] [SINK PIN] 
               (15) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.24)] [SINK PIN] 
               (15) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.26, 24.21)] [SINK PIN] 
               (15) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 4.97)] [SINK PIN] 
            (12) cto_buf_15408:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (37.82, 37.63)] [Net: cts12] [Fanout: 25] 
             (13) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.25)] [SINK PIN] 
             (13) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 53.40)] [SINK PIN] 
             (13) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.30, 52.59)] [SINK PIN] 
             (13) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 4.24)] [SINK PIN] 
             (13) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 48.79)] [SINK PIN] 
             (13) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.06, 51.05)] [SINK PIN] 
             (13) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.28, 3.43)] [SINK PIN] 
             (13) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 53.40)] [SINK PIN] 
             (13) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.14, 51.05)] [SINK PIN] 
             (13) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 4.97)] [SINK PIN] 
             (13) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 1.17)] [SINK PIN] 
             (13) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.25)] [SINK PIN] 
             (13) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 53.40)] [SINK PIN] 
             (13) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 4.24)] [SINK PIN] 
             (13) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 45.72)] [SINK PIN] 
             (13) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 1.90)] [SINK PIN] 
             (13) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 52.59)] [SINK PIN] 
             (13) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 50.32)] [SINK PIN] 
             (13) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 2.71)] [SINK PIN] 
             (13) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.20, 52.59)] [SINK PIN] 
             (13) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 49.51)] [SINK PIN] 
             (13) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 51.86)] [SINK PIN] 
             (13) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.49, 52.59)] [SINK PIN] 
             (13) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.89, 2.71)] [SINK PIN] 
             (13) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 53.40)] [SINK PIN] 
        (8) clk_gate_out_reg_3/ccd_setup_inst_23352:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (28.48, 29.95)] [Net: clk_gate_out_reg_3/ccd_setup_29] [Fanout: 1] 
         (9) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.78, 29.95)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
          (10) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.14, 27.28)] [SINK PIN] 
          (10) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 50.32)] [SINK PIN] 
          (10) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.01, 12.65)] [SINK PIN] 
          (10) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.04)] [SINK PIN] 
          (10) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.18)] [SINK PIN] 
          (10) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [SINK PIN] 
          (10) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [SINK PIN] 
          (10) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 5.78)] [SINK PIN] 
          (10) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 51.86)] [SINK PIN] 
          (10) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 11.92)] [SINK PIN] 
          (10) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 22.68)] [SINK PIN] 
          (10) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [SINK PIN] 
          (10) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.83, 28.01)] [SINK PIN] 
          (10) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.01, 21.87)] [SINK PIN] 
          (10) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 31.08)] [SINK PIN] 
          (10) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 36.50)] [SINK PIN] 
          (10) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [SINK PIN] 
          (10) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [SINK PIN] 
          (10) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 26.47)] [SINK PIN] 
          (10) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 10.39)] [SINK PIN] 
          (10) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 39.57)] [SINK PIN] 
          (10) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 43.37)] [SINK PIN] 
          (10) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [SINK PIN] 
          (10) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 45.72)] [SINK PIN] 
          (10) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 7.32)] [SINK PIN] 
          (10) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.18)] [SINK PIN] 
          (10) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 34.96)] [SINK PIN] 
          (10) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.81, 7.32)] [SINK PIN] 
          (10) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 47.98)] [SINK PIN] 
          (10) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [SINK PIN] 
          (10) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 8.85)] [SINK PIN] 
          (10) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 32.62)] [SINK PIN] 
       (7) ctobgt_inst_15868:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (28.86, 29.95)] [Net: ctobgt_0] [Fanout: 8] 
        (8) ctobgt_inst_15869:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (32.70, 26.88)] [Net: ctobgt_1] [Fanout: 1] 
         (9) cts_inv_41714939:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 25.34)] [Net: ctsbuf_net_68923] [Fanout: 1] 
          (10) ccd_setup_inst_23329:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (24.00, 31.49)] [Net: ccd_setup_16] [Fanout: 1] 
           (11) ccd_setup_inst_23328:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (24.32, 29.95)] [Net: ccd_setup_15] [Fanout: 1] 
            (12) cts_inv_41314935:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (23.94, 29.95)] [Net: ctsbuf_net_58922] [Fanout: 2] 
             (13) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.84, 28.42)] [Net: clk_gate_out_reg_2/p_abuf0] [ICG] [Fanout: 16] 
              (14) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 3.43)] [SINK PIN] 
              (14) clk_gate_out_reg_2/cts_buf_36614888:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (38.91, 33.02)] [Net: clk_gate_out_reg_2/ENCLK] [Fanout: 17] 
               (15) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 1.90)] [SINK PIN] 
               (15) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.67, 47.98)] [SINK PIN] 
               (15) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.76, 49.51)] [SINK PIN] 
               (15) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 49.51)] [SINK PIN] 
               (15) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.66, 50.32)] [SINK PIN] 
               (15) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.54, 50.32)] [SINK PIN] 
               (15) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.64, 51.86)] [SINK PIN] 
               (15) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.82, 51.86)] [SINK PIN] 
               (15) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 53.40)] [SINK PIN] 
               (15) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 52.59)] [SINK PIN] 
               (15) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 53.40)] [SINK PIN] 
               (15) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.58, 52.59)] [SINK PIN] 
               (15) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 4.24)] [SINK PIN] 
               (15) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 4.97)] [SINK PIN] 
               (15) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 4.24)] [SINK PIN] 
               (15) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.18, 3.43)] [SINK PIN] 
               (15) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 2.71)] [SINK PIN] 
              (14) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 1.17)] [SINK PIN] 
              (14) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 1.17)] [SINK PIN] 
              (14) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 6.51)] [SINK PIN] 
              (14) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.90, 4.24)] [SINK PIN] 
              (14) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.54, 2.71)] [SINK PIN] 
              (14) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 4.24)] [SINK PIN] 
              (14) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 3.43)] [SINK PIN] 
              (14) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 4.97)] [SINK PIN] 
              (14) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 3.43)] [SINK PIN] 
              (14) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 1.90)] [SINK PIN] 
              (14) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.05, 1.17)] [SINK PIN] 
              (14) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.41, 2.71)] [SINK PIN] 
              (14) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 1.17)] [SINK PIN] 
              (14) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 1.90)] [SINK PIN] 
             (13) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.46, 29.95)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 2] 
              (14) ccd_setup_inst_23493:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (23.49, 39.17)] [Net: ccd_setup_18] [Fanout: 17] 
               (15) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 52.59)] [SINK PIN] 
               (15) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 53.40)] [SINK PIN] 
               (15) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.06, 52.59)] [SINK PIN] 
               (15) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.81, 52.59)] [SINK PIN] 
               (15) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.76, 50.32)] [SINK PIN] 
               (15) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.85, 53.40)] [SINK PIN] 
               (15) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.76, 49.51)] [SINK PIN] 
               (15) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 53.40)] [SINK PIN] 
               (15) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.63, 50.32)] [SINK PIN] 
               (15) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 53.40)] [SINK PIN] 
               (15) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.14, 52.59)] [SINK PIN] 
               (15) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.17, 51.86)] [SINK PIN] 
               (15) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 53.40)] [SINK PIN] 
               (15) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.10, 52.59)] [SINK PIN] 
               (15) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.98, 52.59)] [SINK PIN] 
               (15) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.37, 53.40)] [SINK PIN] 
               (15) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.82, 53.40)] [SINK PIN] 
              (14) clk_gate_out_reg_7/cts_buf_38414906:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (26.94, 29.95)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 9] 
               (15) ccd_setup_inst_23094:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (26.62, 40.70)] [Net: ccd_setup_3] [Fanout: 7] 
                (16) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 51.86)] [SINK PIN] 
                (16) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 53.40)] [SINK PIN] 
                (16) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.55, 52.59)] [SINK PIN] 
                (16) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.33, 51.86)] [SINK PIN] 
                (16) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.74, 53.40)] [SINK PIN] 
                (16) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.14, 51.86)] [SINK PIN] 
                (16) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.65, 52.59)] [SINK PIN] 
               (15) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.37, 5.78)] [SINK PIN] 
               (15) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.10, 6.51)] [SINK PIN] 
               (15) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.23, 5.78)] [SINK PIN] 
               (15) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 4.97)] [SINK PIN] 
               (15) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 4.97)] [SINK PIN] 
               (15) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 4.97)] [SINK PIN] 
               (15) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.22, 4.24)] [SINK PIN] 
               (15) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 2.71)] [SINK PIN] 
        (8) clk_gate_out_reg_0/ccd_setup_inst_23495:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (27.46, 29.95)] [Net: clk_gate_out_reg_0/ccd_setup_18] [Fanout: 1] 
         (9) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.88, 29.95)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
          (10) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.82, 46.44)] [SINK PIN] 
          (10) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 28.01)] [SINK PIN] 
          (10) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [SINK PIN] 
          (10) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.98)] [SINK PIN] 
          (10) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 5.78)] [SINK PIN] 
          (10) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 42.64)] [SINK PIN] 
          (10) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 53.40)] [SINK PIN] 
          (10) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [SINK PIN] 
          (10) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.82, 9.58)] [SINK PIN] 
          (10) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 4.97)] [SINK PIN] 
          (10) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 51.86)] [SINK PIN] 
          (10) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.97)] [SINK PIN] 
          (10) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 43.37)] [SINK PIN] 
          (10) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 6.51)] [SINK PIN] 
          (10) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 6.51)] [SINK PIN] 
          (10) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 24.21)] [SINK PIN] 
          (10) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 48.79)] [SINK PIN] 
          (10) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 52.59)] [SINK PIN] 
          (10) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 49.51)] [SINK PIN] 
          (10) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 48.79)] [SINK PIN] 
          (10) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 49.51)] [SINK PIN] 
          (10) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 5.78)] [SINK PIN] 
          (10) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 33.43)] [SINK PIN] 
          (10) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 47.98)] [SINK PIN] 
          (10) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 50.32)] [SINK PIN] 
          (10) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 7.32)] [SINK PIN] 
          (10) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 50.32)] [SINK PIN] 
          (10) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 25.75)] [SINK PIN] 
          (10) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 52.59)] [SINK PIN] 
          (10) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 53.40)] [SINK PIN] 
          (10) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 4.24)] [SINK PIN] 
          (10) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [SINK PIN] 
        (8) clk_gate_out_reg_6/ccd_setup_inst_23494:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (28.93, 28.42)] [Net: clk_gate_out_reg_6/ccd_setup_18] [Fanout: 1] 
         (9) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.84, 28.42)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
          (10) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 53.40)] [SINK PIN] 
          (10) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 1.90)] [SINK PIN] 
          (10) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 4.97)] [SINK PIN] 
          (10) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 1.17)] [SINK PIN] 
          (10) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 2.71)] [SINK PIN] 
          (10) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 4.24)] [SINK PIN] 
          (10) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 1.17)] [SINK PIN] 
          (10) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 1.90)] [SINK PIN] 
          (10) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 2.71)] [SINK PIN] 
          (10) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 29.55)] [SINK PIN] 
          (10) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 44.91)] [SINK PIN] 
          (10) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.06, 41.11)] [SINK PIN] 
          (10) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.33, 44.91)] [SINK PIN] 
          (10) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 23.40)] [SINK PIN] 
          (10) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 50.32)] [SINK PIN] 
          (10) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 51.86)] [SINK PIN] 
          (10) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 49.51)] [SINK PIN] 
          (10) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 48.79)] [SINK PIN] 
          (10) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 48.79)] [SINK PIN] 
          (10) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 31.89)] [SINK PIN] 
          (10) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 34.15)] [SINK PIN] 
          (10) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 49.51)] [SINK PIN] 
          (10) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 48.79)] [SINK PIN] 
          (10) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 45.72)] [SINK PIN] 
          (10) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.18)] [SINK PIN] 
          (10) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 53.40)] [SINK PIN] 
          (10) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.98)] [SINK PIN] 
          (10) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [SINK PIN] 
          (10) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.98)] [SINK PIN] 
          (10) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.91)] [SINK PIN] 
          (10) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 51.86)] [SINK PIN] 
          (10) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.30, 52.59)] [SINK PIN] 
        (8) clk_gate_out_reg_10/ccd_setup_inst_23483:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (26.56, 28.42)] [Net: clk_gate_out_reg_10/ccd_setup_0] [Fanout: 1] 
         (9) clk_gate_out_reg_10/ccd_setup_inst_23497:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (27.46, 26.88)] [Net: clk_gate_out_reg_10/ccd_setup_18] [Fanout: 1] 
          (10) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.75, 28.42)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 2] 
           (11) cto_buf_15428:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (36.10, 17.66)] [Net: cts31] [Fanout: 22] 
            (12) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 4.24)] [SINK PIN] 
            (12) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [SINK PIN] 
            (12) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 5.78)] [SINK PIN] 
            (12) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.19, 47.25)] [SINK PIN] 
            (12) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.03, 7.32)] [SINK PIN] 
            (12) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 4.97)] [SINK PIN] 
            (12) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 49.51)] [SINK PIN] 
            (12) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.98, 51.05)] [SINK PIN] 
            (12) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 5.78)] [SINK PIN] 
            (12) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.59, 6.51)] [SINK PIN] 
            (12) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 50.32)] [SINK PIN] 
            (12) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [SINK PIN] 
            (12) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.41, 47.98)] [SINK PIN] 
            (12) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 4.97)] [SINK PIN] 
            (12) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 7.32)] [SINK PIN] 
            (12) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 4.97)] [SINK PIN] 
            (12) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 5.78)] [SINK PIN] 
            (12) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 48.79)] [SINK PIN] 
            (12) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.47, 6.51)] [SINK PIN] 
            (12) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.10, 8.04)] [SINK PIN] 
            (12) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.11, 7.32)] [SINK PIN] 
            (12) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.50, 47.98)] [SINK PIN] 
           (11) cto_buf_15427:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (51.84, 40.70)] [Net: cts30] [Fanout: 1] 
            (12) ccd_setup_inst_23299:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (50.24, 39.17)] [Net: ccd_setup_7] [Fanout: 1] 
             (13) ccd_setup_inst_23298:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (51.84, 37.63)] [Net: ccd_setup_6] [Fanout: 6] 
              (14) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.98)] [SINK PIN] 
              (14) ccd_setup_inst_23091:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (51.90, 39.17)] [Net: ccd_setup_2] [Fanout: 1] 
               (15) ccd_setup_inst_23090:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (45.50, 39.17)] [Net: ccd_setup_1] [Fanout: 4] 
                (16) cto_buf_15432:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (51.26, 51.46)] [Net: cts35] [Fanout: 2] 
                 (17) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 47.25)] [SINK PIN] 
                 (17) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.89, 50.32)] [SINK PIN] 
                (16) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 51.86)] [SINK PIN] 
                (16) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 50.32)] [SINK PIN] 
                (16) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 4.97)] [SINK PIN] 
              (14) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 47.25)] [SINK PIN] 
              (14) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 44.91)] [SINK PIN] 
              (14) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 47.25)] [SINK PIN] 
              (14) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 47.98)] [SINK PIN] 
        (8) clk_gate_out_reg_8/ccd_setup_inst_23489:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (25.34, 26.88)] [Net: clk_gate_out_reg_8/ccd_setup_11] [Fanout: 1] 
         (9) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.64, 26.88)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 1] 
          (10) cto_buf_15405:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.42, 16.13)] [Net: cts10] [Fanout: 2] 
           (11) cto_buf_15402:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (33.09, 16.13)] [Net: cts7] [Fanout: 1] 
            (12) ccd_setup_inst_23337:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (34.75, 16.13)] [Net: ccd_setup_21] [Fanout: 1] 
             (13) ccd_setup_inst_23336:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (33.60, 17.66)] [Net: ccd_setup_20] [Fanout: 13] 
              (14) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.89, 49.51)] [SINK PIN] 
              (14) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 49.51)] [SINK PIN] 
              (14) cto_buf_15422:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (28.22, 2.30)] [Net: cts25] [Fanout: 4] 
               (15) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.90)] [SINK PIN] 
               (15) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [SINK PIN] 
               (15) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.17)] [SINK PIN] 
               (15) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [SINK PIN] 
              (14) cto_buf_15425:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.74, 0.77)] [Net: cts28] [Fanout: 3] 
               (15) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [SINK PIN] 
               (15) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [SINK PIN] 
               (15) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [SINK PIN] 
              (14) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 49.51)] [SINK PIN] 
              (14) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.92, 48.79)] [SINK PIN] 
              (14) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.08, 48.79)] [SINK PIN] 
              (14) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.82, 48.79)] [SINK PIN] 
              (14) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.79, 48.79)] [SINK PIN] 
              (14) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 47.98)] [SINK PIN] 
              (14) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.62, 51.05)] [SINK PIN] 
              (14) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 47.98)] [SINK PIN] 
              (14) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.63, 48.79)] [SINK PIN] 
           (11) cto_buf_15401:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (32.45, 36.10)] [Net: cts6] [Fanout: 14] 
            (12) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.68, 1.17)] [SINK PIN] 
            (12) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.40, 49.51)] [SINK PIN] 
            (12) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.91)] [SINK PIN] 
            (12) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 1.90)] [SINK PIN] 
            (12) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 1.90)] [SINK PIN] 
            (12) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 1.90)] [SINK PIN] 
            (12) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 1.90)] [SINK PIN] 
            (12) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.30, 49.51)] [SINK PIN] 
            (12) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.34, 3.43)] [SINK PIN] 
            (12) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 48.79)] [SINK PIN] 
            (12) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.56, 29.55)] [SINK PIN] 
            (12) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.37, 1.90)] [SINK PIN] 
            (12) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 50.32)] [SINK PIN] 
            (12) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 1.17)] [SINK PIN] 
        (8) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.76, 28.42)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 2] 
         (9) cto_buf_15418:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (35.65, 23.81)] [Net: cts21] [Fanout: 1] 
          (10) ccd_setup_inst_23339:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (30.02, 37.63)] [Net: ccd_setup_23] [Fanout: 1] 
           (11) ccd_setup_inst_23338:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (29.57, 36.10)] [Net: ccd_setup_22] [Fanout: 1] 
            (12) cto_buf_15416:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (29.50, 36.10)] [Net: cts19] [Fanout: 12] 
             (13) cto_buf_15414:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.68, 51.46)] [Net: cts17] [Fanout: 7] 
              (14) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 51.86)] [SINK PIN] 
              (14) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.64, 51.05)] [SINK PIN] 
              (14) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.92, 49.51)] [SINK PIN] 
              (14) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 50.32)] [SINK PIN] 
              (14) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 45.72)] [SINK PIN] 
              (14) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 50.32)] [SINK PIN] 
              (14) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.04, 51.86)] [SINK PIN] 
             (13) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 4.24)] [SINK PIN] 
             (13) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.90)] [SINK PIN] 
             (13) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 1.17)] [SINK PIN] 
             (13) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 4.24)] [SINK PIN] 
             (13) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.26, 3.43)] [SINK PIN] 
             (13) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 1.90)] [SINK PIN] 
             (13) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.24)] [SINK PIN] 
             (13) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [SINK PIN] 
             (13) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 3.43)] [SINK PIN] 
             (13) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.44, 3.43)] [SINK PIN] 
             (13) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.62, 2.71)] [SINK PIN] 
         (9) cto_buf_15415:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.81, 19.20)] [Net: cts18] [Fanout: 1] 
          (10) cto_buf_15417:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.81, 39.17)] [Net: cts20] [Fanout: 7] 
           (11) cto_buf_15419:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (11.84, 51.46)] [Net: cts22] [Fanout: 5] 
            (12) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 51.86)] [SINK PIN] 
            (12) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 49.51)] [SINK PIN] 
            (12) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.84, 51.86)] [SINK PIN] 
            (12) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 52.59)] [SINK PIN] 
            (12) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 53.40)] [SINK PIN] 
           (11) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.42, 3.43)] [SINK PIN] 
           (11) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.58, 4.24)] [SINK PIN] 
           (11) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 4.24)] [SINK PIN] 
           (11) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.64, 4.97)] [SINK PIN] 
           (11) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.50, 3.43)] [SINK PIN] 
           (11) cto_buf_15411:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (34.37, 29.95)] [Net: cts14] [Fanout: 4] 
            (12) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 49.51)] [SINK PIN] 
            (12) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.30, 51.86)] [SINK PIN] 
            (12) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.92, 50.32)] [SINK PIN] 
            (12) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.66, 49.51)] [SINK PIN] 
        (8) clk_gate_out_reg_4/ccd_setup_inst_23496:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (25.28, 28.42)] [Net: clk_gate_out_reg_4/ccd_setup_18] [Fanout: 1] 
         (9) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.22, 28.42)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 1] 
          (10) cto_buf_15404:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (50.56, 34.56)] [Net: cts9] [Fanout: 1] 
           (11) cto_buf_15403:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (35.20, 37.63)] [Net: cts8] [Fanout: 1] 
            (12) ccd_setup_inst_23487:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (34.69, 37.63)] [Net: ccd_setup_11] [Fanout: 1] 
             (13) ccd_setup_inst_23486:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (35.52, 37.63)] [Net: ccd_setup_10] [Fanout: 32] 
              (14) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 48.79)] [SINK PIN] 
              (14) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 50.32)] [SINK PIN] 
              (14) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 49.51)] [SINK PIN] 
              (14) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 47.98)] [SINK PIN] 
              (14) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.21, 4.97)] [SINK PIN] 
              (14) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 1.17)] [SINK PIN] 
              (14) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 50.32)] [SINK PIN] 
              (14) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 4.97)] [SINK PIN] 
              (14) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 4.24)] [SINK PIN] 
              (14) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 1.17)] [SINK PIN] 
              (14) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 47.98)] [SINK PIN] 
              (14) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.36, 52.59)] [SINK PIN] 
              (14) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.78, 2.71)] [SINK PIN] 
              (14) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.66, 48.79)] [SINK PIN] 
              (14) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.21, 53.40)] [SINK PIN] 
              (14) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 6.51)] [SINK PIN] 
              (14) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.29, 53.40)] [SINK PIN] 
              (14) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.72, 3.43)] [SINK PIN] 
              (14) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.58, 48.79)] [SINK PIN] 
              (14) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 49.51)] [SINK PIN] 
              (14) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.74, 5.78)] [SINK PIN] 
              (14) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.80, 51.86)] [SINK PIN] 
              (14) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.08, 50.32)] [SINK PIN] 
              (14) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 51.05)] [SINK PIN] 
              (14) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 52.59)] [SINK PIN] 
              (14) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 52.59)] [SINK PIN] 
              (14) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.50, 48.79)] [SINK PIN] 
              (14) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 50.32)] [SINK PIN] 
              (14) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 5.78)] [SINK PIN] 
              (14) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.72, 51.86)] [SINK PIN] 
              (14) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 4.97)] [SINK PIN] 
              (14) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.44, 50.32)] [SINK PIN] 
        (8) clk_gate_out_reg/cto_buf_15407:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (34.43, 36.10)] [Net: clk_gate_out_reg/cts0] [Fanout: 1] 
         (9) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.62, 28.42)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 22] 
          (10) cto_buf_15413:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (41.92, 25.34)] [Net: cts16] [Fanout: 4] 
           (11) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 1.90)] [SINK PIN] 
           (11) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 4.24)] [SINK PIN] 
           (11) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 1.90)] [SINK PIN] 
           (11) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 1.17)] [SINK PIN] 
          (10) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.68, 52.59)] [SINK PIN] 
          (10) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.42, 52.59)] [SINK PIN] 
          (10) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.45, 53.40)] [SINK PIN] 
          (10) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 52.59)] [SINK PIN] 
          (10) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.30, 52.59)] [SINK PIN] 
          (10) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 53.40)] [SINK PIN] 
          (10) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.06, 50.32)] [SINK PIN] 
          (10) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.60, 51.05)] [SINK PIN] 
          (10) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 50.32)] [SINK PIN] 
          (10) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 50.32)] [SINK PIN] 
          (10) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.85, 53.40)] [SINK PIN] 
          (10) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.69, 53.40)] [SINK PIN] 
          (10) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 53.40)] [SINK PIN] 
          (10) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.42, 51.86)] [SINK PIN] 
          (10) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.46, 52.59)] [SINK PIN] 
          (10) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 51.86)] [SINK PIN] 
          (10) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.78, 52.59)] [SINK PIN] 
          (10) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.68, 51.86)] [SINK PIN] 
          (10) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 50.32)] [SINK PIN] 
          (10) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.58, 51.86)] [SINK PIN] 
          (10) cto_buf_15412:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (12.93, 25.34)] [Net: cts15] [Fanout: 8] 
           (11) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.54, 1.90)] [SINK PIN] 
           (11) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 2.71)] [SINK PIN] 
           (11) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 4.24)] [SINK PIN] 
           (11) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.56, 4.97)] [SINK PIN] 
           (11) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.48, 4.97)] [SINK PIN] 
           (11) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.97, 1.17)] [SINK PIN] 
           (11) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 3.43)] [SINK PIN] 
           (11) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 1.90)] [SINK PIN] 

Printing structure of clk (mode mode_norm.fast.RCmin) at root pin clk:
(0) clk [in Port] [Location (19.58, 0.01)] [Net: clk] [Fanout: 2] 
 (1) cto_buf_15426:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.42, 0.77)] [Net: cts29] [Fanout: 1] 
  (2) cto_buf_15406:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (42.24, 2.30)] [Net: cts11] [Fanout: 1] 
   (3) cto_buf_15054:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.93, 3.84)] [Net: cts0] [Fanout: 1] 
    (4) cto_dtrdly_15282:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (47.17, 51.46)] [Net: cts3] [Fanout: 1] 
     (5) cto_dtrdly_15067:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (47.62, 8.45)] [Net: cts1] [Fanout: 12] 
      (6) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 6.52)] [SINK PIN] 
      (6) ccd_setup_inst_23485:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (25.98, 2.30)] [Net: ccd_setup_5] [Fanout: 1] 
       (7) ccd_setup_inst_23484:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (25.66, 2.30)] [Net: ccd_setup_4] [Fanout: 1] 
        (8) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.60, 1.91)] [SINK PIN] 
      (6) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 1.91)] [SINK PIN] 
      (6) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 3.45)] [SINK PIN] 
      (6) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.44, 2.70)] [SINK PIN] 
      (6) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.34, 3.45)] [SINK PIN] 
      (6) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.89, 1.91)] [SINK PIN] 
      (6) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 1.16)] [SINK PIN] 
      (6) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 1.91)] [SINK PIN] 
      (6) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.73, 1.16)] [SINK PIN] 
      (6) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 1.16)] [SINK PIN] 
      (6) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.43, 3.43)] [SINK PIN] 
 (1) cts_inv_42514947:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (19.78, 0.77)] [Net: ctsbuf_net_88925] [Fanout: 1] 
  (2) ccd_setup_inst_23327:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (22.91, 22.27)] [Net: ccd_setup_14] [Fanout: 1] 
   (3) ccd_setup_inst_23351:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (25.09, 20.74)] [Net: ccd_setup_29] [Fanout: 1] 
    (4) ccd_setup_inst_23326:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.09, 23.81)] [Net: ccd_setup_13] [Fanout: 1] 
     (5) ccd_setup_inst_23343:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (25.41, 23.81)] [Net: ccd_setup_25] [Fanout: 1] 
      (6) cts_inv_42114943:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (24.96, 22.27)] [Net: ctsbuf_net_78924] [Fanout: 2] 
       (7) ccd_setup_inst_17573:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (25.60, 22.27)] [Net: ccd_setup_0] [Fanout: 2] 
        (8) cto_buf_15409:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (36.42, 14.59)] [Net: cts13] [Fanout: 1] 
         (9) ccd_setup_inst_23347:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (32.58, 14.59)] [Net: ccd_setup_27] [Fanout: 1] 
          (10) ccd_setup_inst_23346:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (28.29, 14.59)] [Net: ccd_setup_26] [Fanout: 2] 
           (11) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.55, 26.88)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
            (12) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 49.51)] [SINK PIN] 
            (12) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.39, 1.17)] [SINK PIN] 
            (12) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.37, 2.71)] [SINK PIN] 
            (12) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.63, 1.17)] [SINK PIN] 
            (12) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 1.17)] [SINK PIN] 
            (12) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.55, 1.17)] [SINK PIN] 
            (12) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.71, 1.17)] [SINK PIN] 
            (12) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.13, 48.79)] [SINK PIN] 
            (12) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.44, 48.79)] [SINK PIN] 
            (12) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.24, 48.79)] [SINK PIN] 
            (12) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 49.51)] [SINK PIN] 
            (12) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.24, 47.98)] [SINK PIN] 
            (12) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 50.32)] [SINK PIN] 
            (12) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 1.17)] [SINK PIN] 
            (12) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 1.90)] [SINK PIN] 
            (12) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 3.43)] [SINK PIN] 
            (12) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 4.97)] [SINK PIN] 
            (12) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 48.79)] [SINK PIN] 
            (12) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 5.78)] [SINK PIN] 
            (12) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 50.32)] [SINK PIN] 
            (12) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.21, 48.79)] [SINK PIN] 
            (12) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 49.51)] [SINK PIN] 
            (12) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.95, 48.79)] [SINK PIN] 
            (12) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 49.51)] [SINK PIN] 
            (12) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.05, 48.79)] [SINK PIN] 
            (12) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 5.78)] [SINK PIN] 
            (12) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 5.78)] [SINK PIN] 
            (12) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.69, 7.32)] [SINK PIN] 
            (12) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 5.78)] [SINK PIN] 
            (12) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.38, 49.51)] [SINK PIN] 
            (12) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 49.51)] [SINK PIN] 
            (12) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.62, 4.24)] [SINK PIN] 
           (11) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.84, 26.88)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 2] 
            (12) ccd_setup_inst_23301:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (37.89, 17.66)] [Net: ccd_setup_9] [Fanout: 1] 
             (13) ccd_setup_inst_23300:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (38.14, 6.91)] [Net: ccd_setup_8] [Fanout: 1] 
              (14) cto_buf_15286:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (37.82, 6.91)] [Net: cts5] [Fanout: 7] 
               (15) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.97)] [SINK PIN] 
               (15) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.98, 28.82)] [SINK PIN] 
               (15) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 5.78)] [SINK PIN] 
               (15) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.55, 6.51)] [SINK PIN] 
               (15) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.24)] [SINK PIN] 
               (15) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.26, 24.21)] [SINK PIN] 
               (15) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 4.97)] [SINK PIN] 
            (12) cto_buf_15408:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (37.82, 37.63)] [Net: cts12] [Fanout: 25] 
             (13) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.25)] [SINK PIN] 
             (13) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 53.40)] [SINK PIN] 
             (13) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.30, 52.59)] [SINK PIN] 
             (13) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 4.24)] [SINK PIN] 
             (13) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 48.79)] [SINK PIN] 
             (13) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.06, 51.05)] [SINK PIN] 
             (13) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.28, 3.43)] [SINK PIN] 
             (13) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 53.40)] [SINK PIN] 
             (13) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.14, 51.05)] [SINK PIN] 
             (13) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 4.97)] [SINK PIN] 
             (13) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 1.17)] [SINK PIN] 
             (13) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.25)] [SINK PIN] 
             (13) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 53.40)] [SINK PIN] 
             (13) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 4.24)] [SINK PIN] 
             (13) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 45.72)] [SINK PIN] 
             (13) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 1.90)] [SINK PIN] 
             (13) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 52.59)] [SINK PIN] 
             (13) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 50.32)] [SINK PIN] 
             (13) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 2.71)] [SINK PIN] 
             (13) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.20, 52.59)] [SINK PIN] 
             (13) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 49.51)] [SINK PIN] 
             (13) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 51.86)] [SINK PIN] 
             (13) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.49, 52.59)] [SINK PIN] 
             (13) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.89, 2.71)] [SINK PIN] 
             (13) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 53.40)] [SINK PIN] 
        (8) clk_gate_out_reg_3/ccd_setup_inst_23352:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (28.48, 29.95)] [Net: clk_gate_out_reg_3/ccd_setup_29] [Fanout: 1] 
         (9) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.78, 29.95)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
          (10) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.14, 27.28)] [SINK PIN] 
          (10) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 50.32)] [SINK PIN] 
          (10) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.01, 12.65)] [SINK PIN] 
          (10) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.04)] [SINK PIN] 
          (10) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.18)] [SINK PIN] 
          (10) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [SINK PIN] 
          (10) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [SINK PIN] 
          (10) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 5.78)] [SINK PIN] 
          (10) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 51.86)] [SINK PIN] 
          (10) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 11.92)] [SINK PIN] 
          (10) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 22.68)] [SINK PIN] 
          (10) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [SINK PIN] 
          (10) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.83, 28.01)] [SINK PIN] 
          (10) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.01, 21.87)] [SINK PIN] 
          (10) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 31.08)] [SINK PIN] 
          (10) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 36.50)] [SINK PIN] 
          (10) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [SINK PIN] 
          (10) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [SINK PIN] 
          (10) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 26.47)] [SINK PIN] 
          (10) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 10.39)] [SINK PIN] 
          (10) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 39.57)] [SINK PIN] 
          (10) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 43.37)] [SINK PIN] 
          (10) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [SINK PIN] 
          (10) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 45.72)] [SINK PIN] 
          (10) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 7.32)] [SINK PIN] 
          (10) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.18)] [SINK PIN] 
          (10) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 34.96)] [SINK PIN] 
          (10) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.81, 7.32)] [SINK PIN] 
          (10) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 47.98)] [SINK PIN] 
          (10) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [SINK PIN] 
          (10) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 8.85)] [SINK PIN] 
          (10) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 32.62)] [SINK PIN] 
       (7) ctobgt_inst_15868:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (28.86, 29.95)] [Net: ctobgt_0] [Fanout: 8] 
        (8) ctobgt_inst_15869:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (32.70, 26.88)] [Net: ctobgt_1] [Fanout: 1] 
         (9) cts_inv_41714939:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 25.34)] [Net: ctsbuf_net_68923] [Fanout: 1] 
          (10) ccd_setup_inst_23329:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (24.00, 31.49)] [Net: ccd_setup_16] [Fanout: 1] 
           (11) ccd_setup_inst_23328:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (24.32, 29.95)] [Net: ccd_setup_15] [Fanout: 1] 
            (12) cts_inv_41314935:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (23.94, 29.95)] [Net: ctsbuf_net_58922] [Fanout: 2] 
             (13) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.84, 28.42)] [Net: clk_gate_out_reg_2/p_abuf0] [ICG] [Fanout: 16] 
              (14) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 3.43)] [SINK PIN] 
              (14) clk_gate_out_reg_2/cts_buf_36614888:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (38.91, 33.02)] [Net: clk_gate_out_reg_2/ENCLK] [Fanout: 17] 
               (15) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 1.90)] [SINK PIN] 
               (15) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.67, 47.98)] [SINK PIN] 
               (15) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.76, 49.51)] [SINK PIN] 
               (15) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 49.51)] [SINK PIN] 
               (15) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.66, 50.32)] [SINK PIN] 
               (15) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.54, 50.32)] [SINK PIN] 
               (15) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.64, 51.86)] [SINK PIN] 
               (15) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.82, 51.86)] [SINK PIN] 
               (15) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 53.40)] [SINK PIN] 
               (15) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 52.59)] [SINK PIN] 
               (15) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 53.40)] [SINK PIN] 
               (15) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.58, 52.59)] [SINK PIN] 
               (15) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 4.24)] [SINK PIN] 
               (15) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 4.97)] [SINK PIN] 
               (15) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 4.24)] [SINK PIN] 
               (15) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.18, 3.43)] [SINK PIN] 
               (15) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 2.71)] [SINK PIN] 
              (14) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 1.17)] [SINK PIN] 
              (14) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 1.17)] [SINK PIN] 
              (14) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 6.51)] [SINK PIN] 
              (14) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.90, 4.24)] [SINK PIN] 
              (14) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.54, 2.71)] [SINK PIN] 
              (14) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 4.24)] [SINK PIN] 
              (14) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 3.43)] [SINK PIN] 
              (14) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 4.97)] [SINK PIN] 
              (14) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 3.43)] [SINK PIN] 
              (14) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 1.90)] [SINK PIN] 
              (14) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.05, 1.17)] [SINK PIN] 
              (14) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.41, 2.71)] [SINK PIN] 
              (14) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 1.17)] [SINK PIN] 
              (14) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 1.90)] [SINK PIN] 
             (13) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.46, 29.95)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 2] 
              (14) ccd_setup_inst_23493:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (23.49, 39.17)] [Net: ccd_setup_18] [Fanout: 17] 
               (15) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 52.59)] [SINK PIN] 
               (15) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 53.40)] [SINK PIN] 
               (15) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.06, 52.59)] [SINK PIN] 
               (15) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.81, 52.59)] [SINK PIN] 
               (15) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.76, 50.32)] [SINK PIN] 
               (15) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.85, 53.40)] [SINK PIN] 
               (15) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.76, 49.51)] [SINK PIN] 
               (15) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 53.40)] [SINK PIN] 
               (15) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.63, 50.32)] [SINK PIN] 
               (15) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 53.40)] [SINK PIN] 
               (15) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.14, 52.59)] [SINK PIN] 
               (15) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.17, 51.86)] [SINK PIN] 
               (15) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 53.40)] [SINK PIN] 
               (15) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.10, 52.59)] [SINK PIN] 
               (15) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.98, 52.59)] [SINK PIN] 
               (15) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.37, 53.40)] [SINK PIN] 
               (15) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.82, 53.40)] [SINK PIN] 
              (14) clk_gate_out_reg_7/cts_buf_38414906:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (26.94, 29.95)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 9] 
               (15) ccd_setup_inst_23094:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (26.62, 40.70)] [Net: ccd_setup_3] [Fanout: 7] 
                (16) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 51.86)] [SINK PIN] 
                (16) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 53.40)] [SINK PIN] 
                (16) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.55, 52.59)] [SINK PIN] 
                (16) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.33, 51.86)] [SINK PIN] 
                (16) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.74, 53.40)] [SINK PIN] 
                (16) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.14, 51.86)] [SINK PIN] 
                (16) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.65, 52.59)] [SINK PIN] 
               (15) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.37, 5.78)] [SINK PIN] 
               (15) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.10, 6.51)] [SINK PIN] 
               (15) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.23, 5.78)] [SINK PIN] 
               (15) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 4.97)] [SINK PIN] 
               (15) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 4.97)] [SINK PIN] 
               (15) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 4.97)] [SINK PIN] 
               (15) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.22, 4.24)] [SINK PIN] 
               (15) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 2.71)] [SINK PIN] 
        (8) clk_gate_out_reg_0/ccd_setup_inst_23495:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (27.46, 29.95)] [Net: clk_gate_out_reg_0/ccd_setup_18] [Fanout: 1] 
         (9) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.88, 29.95)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
          (10) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.82, 46.44)] [SINK PIN] 
          (10) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 28.01)] [SINK PIN] 
          (10) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [SINK PIN] 
          (10) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.98)] [SINK PIN] 
          (10) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 5.78)] [SINK PIN] 
          (10) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 42.64)] [SINK PIN] 
          (10) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 53.40)] [SINK PIN] 
          (10) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [SINK PIN] 
          (10) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.82, 9.58)] [SINK PIN] 
          (10) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 4.97)] [SINK PIN] 
          (10) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 51.86)] [SINK PIN] 
          (10) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.97)] [SINK PIN] 
          (10) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 43.37)] [SINK PIN] 
          (10) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 6.51)] [SINK PIN] 
          (10) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 6.51)] [SINK PIN] 
          (10) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 24.21)] [SINK PIN] 
          (10) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 48.79)] [SINK PIN] 
          (10) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 52.59)] [SINK PIN] 
          (10) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 49.51)] [SINK PIN] 
          (10) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 48.79)] [SINK PIN] 
          (10) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 49.51)] [SINK PIN] 
          (10) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 5.78)] [SINK PIN] 
          (10) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 33.43)] [SINK PIN] 
          (10) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 47.98)] [SINK PIN] 
          (10) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 50.32)] [SINK PIN] 
          (10) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 7.32)] [SINK PIN] 
          (10) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 50.32)] [SINK PIN] 
          (10) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 25.75)] [SINK PIN] 
          (10) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 52.59)] [SINK PIN] 
          (10) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 53.40)] [SINK PIN] 
          (10) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 4.24)] [SINK PIN] 
          (10) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [SINK PIN] 
        (8) clk_gate_out_reg_6/ccd_setup_inst_23494:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (28.93, 28.42)] [Net: clk_gate_out_reg_6/ccd_setup_18] [Fanout: 1] 
         (9) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.84, 28.42)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
          (10) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 53.40)] [SINK PIN] 
          (10) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 1.90)] [SINK PIN] 
          (10) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 4.97)] [SINK PIN] 
          (10) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 1.17)] [SINK PIN] 
          (10) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 2.71)] [SINK PIN] 
          (10) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 4.24)] [SINK PIN] 
          (10) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 1.17)] [SINK PIN] 
          (10) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 1.90)] [SINK PIN] 
          (10) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 2.71)] [SINK PIN] 
          (10) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 29.55)] [SINK PIN] 
          (10) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 44.91)] [SINK PIN] 
          (10) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.06, 41.11)] [SINK PIN] 
          (10) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.33, 44.91)] [SINK PIN] 
          (10) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 23.40)] [SINK PIN] 
          (10) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 50.32)] [SINK PIN] 
          (10) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 51.86)] [SINK PIN] 
          (10) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 49.51)] [SINK PIN] 
          (10) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 48.79)] [SINK PIN] 
          (10) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 48.79)] [SINK PIN] 
          (10) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 31.89)] [SINK PIN] 
          (10) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 34.15)] [SINK PIN] 
          (10) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 49.51)] [SINK PIN] 
          (10) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 48.79)] [SINK PIN] 
          (10) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 45.72)] [SINK PIN] 
          (10) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.18)] [SINK PIN] 
          (10) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 53.40)] [SINK PIN] 
          (10) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.98)] [SINK PIN] 
          (10) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [SINK PIN] 
          (10) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.98)] [SINK PIN] 
          (10) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.91)] [SINK PIN] 
          (10) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 51.86)] [SINK PIN] 
          (10) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.30, 52.59)] [SINK PIN] 
        (8) clk_gate_out_reg_10/ccd_setup_inst_23483:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (26.56, 28.42)] [Net: clk_gate_out_reg_10/ccd_setup_0] [Fanout: 1] 
         (9) clk_gate_out_reg_10/ccd_setup_inst_23497:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (27.46, 26.88)] [Net: clk_gate_out_reg_10/ccd_setup_18] [Fanout: 1] 
          (10) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.75, 28.42)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 2] 
           (11) cto_buf_15428:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (36.10, 17.66)] [Net: cts31] [Fanout: 22] 
            (12) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 4.24)] [SINK PIN] 
            (12) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [SINK PIN] 
            (12) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 5.78)] [SINK PIN] 
            (12) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.19, 47.25)] [SINK PIN] 
            (12) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.03, 7.32)] [SINK PIN] 
            (12) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 4.97)] [SINK PIN] 
            (12) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 49.51)] [SINK PIN] 
            (12) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.98, 51.05)] [SINK PIN] 
            (12) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 5.78)] [SINK PIN] 
            (12) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.59, 6.51)] [SINK PIN] 
            (12) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 50.32)] [SINK PIN] 
            (12) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [SINK PIN] 
            (12) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.41, 47.98)] [SINK PIN] 
            (12) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 4.97)] [SINK PIN] 
            (12) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 7.32)] [SINK PIN] 
            (12) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 4.97)] [SINK PIN] 
            (12) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 5.78)] [SINK PIN] 
            (12) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 48.79)] [SINK PIN] 
            (12) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.47, 6.51)] [SINK PIN] 
            (12) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.10, 8.04)] [SINK PIN] 
            (12) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.11, 7.32)] [SINK PIN] 
            (12) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.50, 47.98)] [SINK PIN] 
           (11) cto_buf_15427:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (51.84, 40.70)] [Net: cts30] [Fanout: 1] 
            (12) ccd_setup_inst_23299:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (50.24, 39.17)] [Net: ccd_setup_7] [Fanout: 1] 
             (13) ccd_setup_inst_23298:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (51.84, 37.63)] [Net: ccd_setup_6] [Fanout: 6] 
              (14) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.98)] [SINK PIN] 
              (14) ccd_setup_inst_23091:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (51.90, 39.17)] [Net: ccd_setup_2] [Fanout: 1] 
               (15) ccd_setup_inst_23090:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (45.50, 39.17)] [Net: ccd_setup_1] [Fanout: 4] 
                (16) cto_buf_15432:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (51.26, 51.46)] [Net: cts35] [Fanout: 2] 
                 (17) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 47.25)] [SINK PIN] 
                 (17) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.89, 50.32)] [SINK PIN] 
                (16) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 51.86)] [SINK PIN] 
                (16) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 50.32)] [SINK PIN] 
                (16) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 4.97)] [SINK PIN] 
              (14) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 47.25)] [SINK PIN] 
              (14) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 44.91)] [SINK PIN] 
              (14) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 47.25)] [SINK PIN] 
              (14) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 47.98)] [SINK PIN] 
        (8) clk_gate_out_reg_8/ccd_setup_inst_23489:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (25.34, 26.88)] [Net: clk_gate_out_reg_8/ccd_setup_11] [Fanout: 1] 
         (9) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.64, 26.88)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 1] 
          (10) cto_buf_15405:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.42, 16.13)] [Net: cts10] [Fanout: 2] 
           (11) cto_buf_15402:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (33.09, 16.13)] [Net: cts7] [Fanout: 1] 
            (12) ccd_setup_inst_23337:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (34.75, 16.13)] [Net: ccd_setup_21] [Fanout: 1] 
             (13) ccd_setup_inst_23336:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (33.60, 17.66)] [Net: ccd_setup_20] [Fanout: 13] 
              (14) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.89, 49.51)] [SINK PIN] 
              (14) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 49.51)] [SINK PIN] 
              (14) cto_buf_15422:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (28.22, 2.30)] [Net: cts25] [Fanout: 4] 
               (15) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.90)] [SINK PIN] 
               (15) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [SINK PIN] 
               (15) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.17)] [SINK PIN] 
               (15) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [SINK PIN] 
              (14) cto_buf_15425:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.74, 0.77)] [Net: cts28] [Fanout: 3] 
               (15) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [SINK PIN] 
               (15) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [SINK PIN] 
               (15) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [SINK PIN] 
              (14) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 49.51)] [SINK PIN] 
              (14) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.92, 48.79)] [SINK PIN] 
              (14) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.08, 48.79)] [SINK PIN] 
              (14) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.82, 48.79)] [SINK PIN] 
              (14) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.79, 48.79)] [SINK PIN] 
              (14) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 47.98)] [SINK PIN] 
              (14) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.62, 51.05)] [SINK PIN] 
              (14) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 47.98)] [SINK PIN] 
              (14) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.63, 48.79)] [SINK PIN] 
           (11) cto_buf_15401:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (32.45, 36.10)] [Net: cts6] [Fanout: 14] 
            (12) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.68, 1.17)] [SINK PIN] 
            (12) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.40, 49.51)] [SINK PIN] 
            (12) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.91)] [SINK PIN] 
            (12) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 1.90)] [SINK PIN] 
            (12) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 1.90)] [SINK PIN] 
            (12) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 1.90)] [SINK PIN] 
            (12) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 1.90)] [SINK PIN] 
            (12) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.30, 49.51)] [SINK PIN] 
            (12) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.34, 3.43)] [SINK PIN] 
            (12) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 48.79)] [SINK PIN] 
            (12) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.56, 29.55)] [SINK PIN] 
            (12) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.37, 1.90)] [SINK PIN] 
            (12) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 50.32)] [SINK PIN] 
            (12) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 1.17)] [SINK PIN] 
        (8) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.76, 28.42)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 2] 
         (9) cto_buf_15418:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (35.65, 23.81)] [Net: cts21] [Fanout: 1] 
          (10) ccd_setup_inst_23339:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (30.02, 37.63)] [Net: ccd_setup_23] [Fanout: 1] 
           (11) ccd_setup_inst_23338:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (29.57, 36.10)] [Net: ccd_setup_22] [Fanout: 1] 
            (12) cto_buf_15416:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (29.50, 36.10)] [Net: cts19] [Fanout: 12] 
             (13) cto_buf_15414:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.68, 51.46)] [Net: cts17] [Fanout: 7] 
              (14) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 51.86)] [SINK PIN] 
              (14) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.64, 51.05)] [SINK PIN] 
              (14) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.92, 49.51)] [SINK PIN] 
              (14) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 50.32)] [SINK PIN] 
              (14) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 45.72)] [SINK PIN] 
              (14) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 50.32)] [SINK PIN] 
              (14) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.04, 51.86)] [SINK PIN] 
             (13) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 4.24)] [SINK PIN] 
             (13) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.90)] [SINK PIN] 
             (13) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 1.17)] [SINK PIN] 
             (13) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 4.24)] [SINK PIN] 
             (13) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.26, 3.43)] [SINK PIN] 
             (13) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 1.90)] [SINK PIN] 
             (13) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.24)] [SINK PIN] 
             (13) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [SINK PIN] 
             (13) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 3.43)] [SINK PIN] 
             (13) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.44, 3.43)] [SINK PIN] 
             (13) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.62, 2.71)] [SINK PIN] 
         (9) cto_buf_15415:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.81, 19.20)] [Net: cts18] [Fanout: 1] 
          (10) cto_buf_15417:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.81, 39.17)] [Net: cts20] [Fanout: 7] 
           (11) cto_buf_15419:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (11.84, 51.46)] [Net: cts22] [Fanout: 5] 
            (12) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 51.86)] [SINK PIN] 
            (12) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 49.51)] [SINK PIN] 
            (12) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.84, 51.86)] [SINK PIN] 
            (12) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 52.59)] [SINK PIN] 
            (12) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 53.40)] [SINK PIN] 
           (11) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.42, 3.43)] [SINK PIN] 
           (11) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.58, 4.24)] [SINK PIN] 
           (11) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 4.24)] [SINK PIN] 
           (11) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.64, 4.97)] [SINK PIN] 
           (11) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.50, 3.43)] [SINK PIN] 
           (11) cto_buf_15411:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (34.37, 29.95)] [Net: cts14] [Fanout: 4] 
            (12) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 49.51)] [SINK PIN] 
            (12) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.30, 51.86)] [SINK PIN] 
            (12) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.92, 50.32)] [SINK PIN] 
            (12) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.66, 49.51)] [SINK PIN] 
        (8) clk_gate_out_reg_4/ccd_setup_inst_23496:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (25.28, 28.42)] [Net: clk_gate_out_reg_4/ccd_setup_18] [Fanout: 1] 
         (9) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.22, 28.42)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 1] 
          (10) cto_buf_15404:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (50.56, 34.56)] [Net: cts9] [Fanout: 1] 
           (11) cto_buf_15403:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (35.20, 37.63)] [Net: cts8] [Fanout: 1] 
            (12) ccd_setup_inst_23487:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (34.69, 37.63)] [Net: ccd_setup_11] [Fanout: 1] 
             (13) ccd_setup_inst_23486:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (35.52, 37.63)] [Net: ccd_setup_10] [Fanout: 32] 
              (14) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 48.79)] [SINK PIN] 
              (14) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 50.32)] [SINK PIN] 
              (14) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 49.51)] [SINK PIN] 
              (14) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 47.98)] [SINK PIN] 
              (14) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.21, 4.97)] [SINK PIN] 
              (14) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 1.17)] [SINK PIN] 
              (14) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 50.32)] [SINK PIN] 
              (14) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 4.97)] [SINK PIN] 
              (14) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 4.24)] [SINK PIN] 
              (14) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 1.17)] [SINK PIN] 
              (14) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 47.98)] [SINK PIN] 
              (14) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.36, 52.59)] [SINK PIN] 
              (14) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.78, 2.71)] [SINK PIN] 
              (14) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.66, 48.79)] [SINK PIN] 
              (14) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.21, 53.40)] [SINK PIN] 
              (14) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 6.51)] [SINK PIN] 
              (14) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.29, 53.40)] [SINK PIN] 
              (14) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.72, 3.43)] [SINK PIN] 
              (14) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.58, 48.79)] [SINK PIN] 
              (14) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 49.51)] [SINK PIN] 
              (14) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.74, 5.78)] [SINK PIN] 
              (14) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.80, 51.86)] [SINK PIN] 
              (14) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.08, 50.32)] [SINK PIN] 
              (14) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 51.05)] [SINK PIN] 
              (14) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 52.59)] [SINK PIN] 
              (14) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 52.59)] [SINK PIN] 
              (14) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.50, 48.79)] [SINK PIN] 
              (14) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 50.32)] [SINK PIN] 
              (14) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 5.78)] [SINK PIN] 
              (14) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.72, 51.86)] [SINK PIN] 
              (14) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 4.97)] [SINK PIN] 
              (14) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.44, 50.32)] [SINK PIN] 
        (8) clk_gate_out_reg/cto_buf_15407:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (34.43, 36.10)] [Net: clk_gate_out_reg/cts0] [Fanout: 1] 
         (9) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.62, 28.42)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 22] 
          (10) cto_buf_15413:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (41.92, 25.34)] [Net: cts16] [Fanout: 4] 
           (11) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 1.90)] [SINK PIN] 
           (11) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 4.24)] [SINK PIN] 
           (11) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 1.90)] [SINK PIN] 
           (11) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 1.17)] [SINK PIN] 
          (10) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.68, 52.59)] [SINK PIN] 
          (10) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.42, 52.59)] [SINK PIN] 
          (10) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.45, 53.40)] [SINK PIN] 
          (10) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 52.59)] [SINK PIN] 
          (10) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.30, 52.59)] [SINK PIN] 
          (10) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 53.40)] [SINK PIN] 
          (10) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.06, 50.32)] [SINK PIN] 
          (10) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.60, 51.05)] [SINK PIN] 
          (10) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 50.32)] [SINK PIN] 
          (10) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 50.32)] [SINK PIN] 
          (10) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.85, 53.40)] [SINK PIN] 
          (10) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.69, 53.40)] [SINK PIN] 
          (10) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 53.40)] [SINK PIN] 
          (10) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.42, 51.86)] [SINK PIN] 
          (10) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.46, 52.59)] [SINK PIN] 
          (10) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 51.86)] [SINK PIN] 
          (10) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.78, 52.59)] [SINK PIN] 
          (10) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.68, 51.86)] [SINK PIN] 
          (10) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 50.32)] [SINK PIN] 
          (10) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.58, 51.86)] [SINK PIN] 
          (10) cto_buf_15412:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (12.93, 25.34)] [Net: cts15] [Fanout: 8] 
           (11) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.54, 1.90)] [SINK PIN] 
           (11) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 2.71)] [SINK PIN] 
           (11) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 4.24)] [SINK PIN] 
           (11) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.56, 4.97)] [SINK PIN] 
           (11) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.48, 4.97)] [SINK PIN] 
           (11) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.97, 1.17)] [SINK PIN] 
           (11) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 3.43)] [SINK PIN] 
           (11) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 1.90)] [SINK PIN] 

Printing structure of clk (mode mode_norm.fast.RCmin_bc) at root pin clk:
(0) clk [in Port] [Location (19.58, 0.01)] [Net: clk] [Fanout: 2] 
 (1) cto_buf_15426:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.42, 0.77)] [Net: cts29] [Fanout: 1] 
  (2) cto_buf_15406:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (42.24, 2.30)] [Net: cts11] [Fanout: 1] 
   (3) cto_buf_15054:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (44.93, 3.84)] [Net: cts0] [Fanout: 1] 
    (4) cto_dtrdly_15282:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (47.17, 51.46)] [Net: cts3] [Fanout: 1] 
     (5) cto_dtrdly_15067:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (47.62, 8.45)] [Net: cts1] [Fanout: 12] 
      (6) valid_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 6.52)] [BALANCE PIN] [Offset values] 
      (6) ccd_setup_inst_23485:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (25.98, 2.30)] [Net: ccd_setup_5] [Fanout: 1] 
       (7) ccd_setup_inst_23484:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (25.66, 2.30)] [Net: ccd_setup_4] [Fanout: 1] 
        (8) valid_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.60, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.25, 3.45)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.44, 2.70)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.34, 3.45)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.89, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 1.16)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 1.91)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.73, 1.16)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 1.16)] [BALANCE PIN] [Offset values] 
      (6) valid_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.43, 3.43)] [BALANCE PIN] [Offset values] 
 (1) cts_inv_42514947:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (19.78, 0.77)] [Net: ctsbuf_net_88925] [Fanout: 1] 
  (2) ccd_setup_inst_23327:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (22.91, 22.27)] [Net: ccd_setup_14] [Fanout: 1] 
   (3) ccd_setup_inst_23351:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (25.09, 20.74)] [Net: ccd_setup_29] [Fanout: 1] 
    (4) ccd_setup_inst_23326:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (25.09, 23.81)] [Net: ccd_setup_13] [Fanout: 1] 
     (5) ccd_setup_inst_23343:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (25.41, 23.81)] [Net: ccd_setup_25] [Fanout: 1] 
      (6) cts_inv_42114943:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (24.96, 22.27)] [Net: ctsbuf_net_78924] [Fanout: 2] 
       (7) ccd_setup_inst_17573:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (25.60, 22.27)] [Net: ccd_setup_0] [Fanout: 2] 
        (8) cto_buf_15409:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (36.42, 14.59)] [Net: cts13] [Fanout: 1] 
         (9) ccd_setup_inst_23347:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (32.58, 14.59)] [Net: ccd_setup_27] [Fanout: 1] 
          (10) ccd_setup_inst_23346:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (28.29, 14.59)] [Net: ccd_setup_26] [Fanout: 2] 
           (11) clk_gate_out_reg_1/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.55, 26.88)] [Net: clk_gate_out_reg_1/ENCLK] [ICG] [Fanout: 32] 
            (12) out_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.29, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.39, 1.17)] [BALANCE PIN] [Offset values] 
            (12) out_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.37, 2.71)] [BALANCE PIN] [Offset values] 
            (12) out_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.63, 1.17)] [BALANCE PIN] [Offset values] 
            (12) out_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 1.17)] [BALANCE PIN] [Offset values] 
            (12) out_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.55, 1.17)] [BALANCE PIN] [Offset values] 
            (12) out_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.71, 1.17)] [BALANCE PIN] [Offset values] 
            (12) out_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.13, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.44, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.24, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.24, 47.98)] [BALANCE PIN] [Offset values] 
            (12) out_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 50.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 1.17)] [BALANCE PIN] [Offset values] 
            (12) out_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.69, 1.90)] [BALANCE PIN] [Offset values] 
            (12) out_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 3.43)] [BALANCE PIN] [Offset values] 
            (12) out_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 4.97)] [BALANCE PIN] [Offset values] 
            (12) out_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.13, 50.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.21, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.94, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.95, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.54, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.05, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.69, 7.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.38, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.21, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.62, 4.24)] [BALANCE PIN] [Offset values] 
           (11) clk_gate_out_reg_9/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.84, 26.88)] [Net: clk_gate_out_reg_9/ENCLK] [ICG] [Fanout: 2] 
            (12) ccd_setup_inst_23301:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (37.89, 17.66)] [Net: ccd_setup_9] [Fanout: 1] 
             (13) ccd_setup_inst_23300:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (38.14, 6.91)] [Net: ccd_setup_8] [Fanout: 1] 
              (14) cto_buf_15286:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (37.82, 6.91)] [Net: cts5] [Fanout: 7] 
               (15) out_reg_346_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.97)] [BALANCE PIN] [Offset values] 
               (15) out_reg_332_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.98, 28.82)] [BALANCE PIN] [Offset values] 
               (15) out_reg_345_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 5.78)] [BALANCE PIN] [Offset values] 
               (15) out_reg_343_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (7.55, 6.51)] [BALANCE PIN] [Offset values] 
               (15) out_reg_344_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.24)] [BALANCE PIN] [Offset values] 
               (15) out_reg_328_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.26, 24.21)] [BALANCE PIN] [Offset values] 
               (15) out_reg_339_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 4.97)] [BALANCE PIN] [Offset values] 
            (12) cto_buf_15408:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (37.82, 37.63)] [Net: cts12] [Fanout: 25] 
             (13) out_reg_351_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.25)] [BALANCE PIN] [Offset values] 
             (13) out_reg_330_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 53.40)] [BALANCE PIN] [Offset values] 
             (13) out_reg_338_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.30, 52.59)] [BALANCE PIN] [Offset values] 
             (13) out_reg_325_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 4.24)] [BALANCE PIN] [Offset values] 
             (13) out_reg_342_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 48.79)] [BALANCE PIN] [Offset values] 
             (13) out_reg_333_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.06, 51.05)] [BALANCE PIN] [Offset values] 
             (13) out_reg_320_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.28, 3.43)] [BALANCE PIN] [Offset values] 
             (13) out_reg_331_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 53.40)] [BALANCE PIN] [Offset values] 
             (13) out_reg_334_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.14, 51.05)] [BALANCE PIN] [Offset values] 
             (13) out_reg_321_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 4.97)] [BALANCE PIN] [Offset values] 
             (13) out_reg_326_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 1.17)] [BALANCE PIN] [Offset values] 
             (13) out_reg_347_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.25)] [BALANCE PIN] [Offset values] 
             (13) out_reg_335_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 53.40)] [BALANCE PIN] [Offset values] 
             (13) out_reg_322_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 4.24)] [BALANCE PIN] [Offset values] 
             (13) out_reg_349_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 45.72)] [BALANCE PIN] [Offset values] 
             (13) out_reg_327_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.21, 1.90)] [BALANCE PIN] [Offset values] 
             (13) out_reg_340_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.22, 52.59)] [BALANCE PIN] [Offset values] 
             (13) out_reg_348_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 50.32)] [BALANCE PIN] [Offset values] 
             (13) out_reg_323_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 2.71)] [BALANCE PIN] [Offset values] 
             (13) out_reg_336_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.20, 52.59)] [BALANCE PIN] [Offset values] 
             (13) out_reg_350_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 49.51)] [BALANCE PIN] [Offset values] 
             (13) out_reg_341_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 51.86)] [BALANCE PIN] [Offset values] 
             (13) out_reg_329_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.49, 52.59)] [BALANCE PIN] [Offset values] 
             (13) out_reg_324_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.89, 2.71)] [BALANCE PIN] [Offset values] 
             (13) out_reg_337_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 53.40)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_3/ccd_setup_inst_23352:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (28.48, 29.95)] [Net: clk_gate_out_reg_3/ccd_setup_29] [Fanout: 1] 
         (9) clk_gate_out_reg_3/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.78, 29.95)] [Net: clk_gate_out_reg_3/ENCLK] [ICG] [Fanout: 32] 
          (10) out_reg_144_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.14, 27.28)] [BALANCE PIN] [Offset values] 
          (10) out_reg_146_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_130_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.01, 12.65)] [BALANCE PIN] [Offset values] 
          (10) out_reg_156_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 8.04)] [BALANCE PIN] [Offset values] 
          (10) out_reg_148_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.18)] [BALANCE PIN] [Offset values] 
          (10) out_reg_157_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 3.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_154_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_131_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 5.78)] [BALANCE PIN] [Offset values] 
          (10) out_reg_141_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 51.86)] [BALANCE PIN] [Offset values] 
          (10) out_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 11.92)] [BALANCE PIN] [Offset values] 
          (10) out_reg_136_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 22.68)] [BALANCE PIN] [Offset values] 
          (10) out_reg_150_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.91)] [BALANCE PIN] [Offset values] 
          (10) out_reg_155_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.83, 28.01)] [BALANCE PIN] [Offset values] 
          (10) out_reg_132_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.01, 21.87)] [BALANCE PIN] [Offset values] 
          (10) out_reg_139_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 31.08)] [BALANCE PIN] [Offset values] 
          (10) out_reg_137_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 36.50)] [BALANCE PIN] [Offset values] 
          (10) out_reg_153_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 29.55)] [BALANCE PIN] [Offset values] 
          (10) out_reg_158_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 5.78)] [BALANCE PIN] [Offset values] 
          (10) out_reg_140_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 26.47)] [BALANCE PIN] [Offset values] 
          (10) out_reg_133_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 10.39)] [BALANCE PIN] [Offset values] 
          (10) out_reg_138_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 39.57)] [BALANCE PIN] [Offset values] 
          (10) out_reg_149_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.43, 43.37)] [BALANCE PIN] [Offset values] 
          (10) out_reg_159_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_142_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.07, 45.72)] [BALANCE PIN] [Offset values] 
          (10) out_reg_134_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_151_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 44.18)] [BALANCE PIN] [Offset values] 
          (10) out_reg_143_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 34.96)] [BALANCE PIN] [Offset values] 
          (10) out_reg_135_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.81, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_145_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 47.98)] [BALANCE PIN] [Offset values] 
          (10) out_reg_152_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 8.85)] [BALANCE PIN] [Offset values] 
          (10) out_reg_147_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 32.62)] [BALANCE PIN] [Offset values] 
       (7) ctobgt_inst_15868:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (28.86, 29.95)] [Net: ctobgt_0] [Fanout: 8] 
        (8) ctobgt_inst_15869:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (32.70, 26.88)] [Net: ctobgt_1] [Fanout: 1] 
         (9) cts_inv_41714939:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 25.34)] [Net: ctsbuf_net_68923] [Fanout: 1] 
          (10) ccd_setup_inst_23329:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (24.00, 31.49)] [Net: ccd_setup_16] [Fanout: 1] 
           (11) ccd_setup_inst_23328:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (24.32, 29.95)] [Net: ccd_setup_15] [Fanout: 1] 
            (12) cts_inv_41314935:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (23.94, 29.95)] [Net: ctsbuf_net_58922] [Fanout: 2] 
             (13) clk_gate_out_reg_2/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.84, 28.42)] [Net: clk_gate_out_reg_2/p_abuf0] [ICG] [Fanout: 16] 
              (14) out_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 3.43)] [BALANCE PIN] [Offset values] 
              (14) clk_gate_out_reg_2/cts_buf_36614888:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (38.91, 33.02)] [Net: clk_gate_out_reg_2/ENCLK] [Fanout: 17] 
               (15) out_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.29, 1.90)] [BALANCE PIN] [Offset values] 
               (15) out_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.67, 47.98)] [BALANCE PIN] [Offset values] 
               (15) out_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.76, 49.51)] [BALANCE PIN] [Offset values] 
               (15) out_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 49.51)] [BALANCE PIN] [Offset values] 
               (15) out_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.66, 50.32)] [BALANCE PIN] [Offset values] 
               (15) out_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.54, 50.32)] [BALANCE PIN] [Offset values] 
               (15) out_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.64, 51.86)] [BALANCE PIN] [Offset values] 
               (15) out_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.82, 51.86)] [BALANCE PIN] [Offset values] 
               (15) out_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.46, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.58, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 4.24)] [BALANCE PIN] [Offset values] 
               (15) out_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 4.97)] [BALANCE PIN] [Offset values] 
               (15) out_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 4.24)] [BALANCE PIN] [Offset values] 
               (15) out_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.18, 3.43)] [BALANCE PIN] [Offset values] 
               (15) out_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 2.71)] [BALANCE PIN] [Offset values] 
              (14) out_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 1.17)] [BALANCE PIN] [Offset values] 
              (14) out_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 1.17)] [BALANCE PIN] [Offset values] 
              (14) out_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 6.51)] [BALANCE PIN] [Offset values] 
              (14) out_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.90, 4.24)] [BALANCE PIN] [Offset values] 
              (14) out_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.54, 2.71)] [BALANCE PIN] [Offset values] 
              (14) out_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 4.24)] [BALANCE PIN] [Offset values] 
              (14) out_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 3.43)] [BALANCE PIN] [Offset values] 
              (14) out_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 4.97)] [BALANCE PIN] [Offset values] 
              (14) out_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (13.63, 3.43)] [BALANCE PIN] [Offset values] 
              (14) out_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.42, 1.90)] [BALANCE PIN] [Offset values] 
              (14) out_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.05, 1.17)] [BALANCE PIN] [Offset values] 
              (14) out_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.41, 2.71)] [BALANCE PIN] [Offset values] 
              (14) out_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 1.17)] [BALANCE PIN] [Offset values] 
              (14) out_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.38, 1.90)] [BALANCE PIN] [Offset values] 
             (13) clk_gate_out_reg_7/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.46, 29.95)] [Net: clk_gate_out_reg_7/p_abuf0] [ICG] [Fanout: 2] 
              (14) ccd_setup_inst_23493:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (23.49, 39.17)] [Net: ccd_setup_18] [Fanout: 17] 
               (15) out_reg_285_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_279_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.77, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_286_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.06, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_280_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.81, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_264_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.76, 50.32)] [BALANCE PIN] [Offset values] 
               (15) out_reg_287_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.85, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_265_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.76, 49.51)] [BALANCE PIN] [Offset values] 
               (15) out_reg_282_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.74, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_266_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.63, 50.32)] [BALANCE PIN] [Offset values] 
               (15) out_reg_283_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_272_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.14, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_267_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.17, 51.86)] [BALANCE PIN] [Offset values] 
               (15) out_reg_275_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.82, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_277_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.10, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_284_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.98, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_268_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.37, 53.40)] [BALANCE PIN] [Offset values] 
               (15) out_reg_278_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.82, 53.40)] [BALANCE PIN] [Offset values] 
              (14) clk_gate_out_reg_7/cts_buf_38414906:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (26.94, 29.95)] [Net: clk_gate_out_reg_7/ENCLK] [Fanout: 9] 
               (15) ccd_setup_inst_23094:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (26.62, 40.70)] [Net: ccd_setup_3] [Fanout: 7] 
                (16) out_reg_276_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 51.86)] [BALANCE PIN] [Offset values] 
                (16) out_reg_269_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 53.40)] [BALANCE PIN] [Offset values] 
                (16) out_reg_274_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.55, 52.59)] [BALANCE PIN] [Offset values] 
                (16) out_reg_273_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.33, 51.86)] [BALANCE PIN] [Offset values] 
                (16) out_reg_271_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (20.74, 53.40)] [BALANCE PIN] [Offset values] 
                (16) out_reg_270_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.14, 51.86)] [BALANCE PIN] [Offset values] 
                (16) out_reg_281_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.65, 52.59)] [BALANCE PIN] [Offset values] 
               (15) out_reg_256_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.37, 5.78)] [BALANCE PIN] [Offset values] 
               (15) out_reg_259_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.10, 6.51)] [BALANCE PIN] [Offset values] 
               (15) out_reg_257_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.23, 5.78)] [BALANCE PIN] [Offset values] 
               (15) out_reg_260_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 4.97)] [BALANCE PIN] [Offset values] 
               (15) out_reg_258_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 4.97)] [BALANCE PIN] [Offset values] 
               (15) out_reg_261_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 4.97)] [BALANCE PIN] [Offset values] 
               (15) out_reg_262_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.22, 4.24)] [BALANCE PIN] [Offset values] 
               (15) out_reg_263_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.74, 2.71)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_0/ccd_setup_inst_23495:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (27.46, 29.95)] [Net: clk_gate_out_reg_0/ccd_setup_18] [Fanout: 1] 
         (9) clk_gate_out_reg_0/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.88, 29.95)] [Net: clk_gate_out_reg_0/ENCLK] [ICG] [Fanout: 32] 
          (10) out_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.82, 46.44)] [BALANCE PIN] [Offset values] 
          (10) out_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 28.01)] [BALANCE PIN] [Offset values] 
          (10) out_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.25)] [BALANCE PIN] [Offset values] 
          (10) out_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 47.98)] [BALANCE PIN] [Offset values] 
          (10) out_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 5.78)] [BALANCE PIN] [Offset values] 
          (10) out_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 42.64)] [BALANCE PIN] [Offset values] 
          (10) out_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 45.72)] [BALANCE PIN] [Offset values] 
          (10) out_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.82, 9.58)] [BALANCE PIN] [Offset values] 
          (10) out_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 51.86)] [BALANCE PIN] [Offset values] 
          (10) out_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 43.37)] [BALANCE PIN] [Offset values] 
          (10) out_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 6.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 24.21)] [BALANCE PIN] [Offset values] 
          (10) out_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 48.79)] [BALANCE PIN] [Offset values] 
          (10) out_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 49.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 48.79)] [BALANCE PIN] [Offset values] 
          (10) out_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 49.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 5.78)] [BALANCE PIN] [Offset values] 
          (10) out_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 33.43)] [BALANCE PIN] [Offset values] 
          (10) out_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 47.98)] [BALANCE PIN] [Offset values] 
          (10) out_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 7.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 25.75)] [BALANCE PIN] [Offset values] 
          (10) out_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.25)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_6/ccd_setup_inst_23494:I->Z [Ref: NanGate_15nm_OCL/BUF_X12] [Location (28.93, 28.42)] [Net: clk_gate_out_reg_6/ccd_setup_18] [Fanout: 1] 
         (9) clk_gate_out_reg_6/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (27.84, 28.42)] [Net: clk_gate_out_reg_6/ENCLK] [ICG] [Fanout: 32] 
          (10) out_reg_250_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_224_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 1.90)] [BALANCE PIN] [Offset values] 
          (10) out_reg_229_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 4.97)] [BALANCE PIN] [Offset values] 
          (10) out_reg_228_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.52, 1.17)] [BALANCE PIN] [Offset values] 
          (10) out_reg_227_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_226_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 4.24)] [BALANCE PIN] [Offset values] 
          (10) out_reg_225_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 1.17)] [BALANCE PIN] [Offset values] 
          (10) out_reg_231_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 1.90)] [BALANCE PIN] [Offset values] 
          (10) out_reg_230_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 2.71)] [BALANCE PIN] [Offset values] 
          (10) out_reg_236_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 29.55)] [BALANCE PIN] [Offset values] 
          (10) out_reg_235_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 44.91)] [BALANCE PIN] [Offset values] 
          (10) out_reg_234_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.06, 41.11)] [BALANCE PIN] [Offset values] 
          (10) out_reg_233_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.33, 44.91)] [BALANCE PIN] [Offset values] 
          (10) out_reg_232_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 23.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_237_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_255_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 51.86)] [BALANCE PIN] [Offset values] 
          (10) out_reg_254_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 49.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_253_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 48.79)] [BALANCE PIN] [Offset values] 
          (10) out_reg_252_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 48.79)] [BALANCE PIN] [Offset values] 
          (10) out_reg_240_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.65, 31.89)] [BALANCE PIN] [Offset values] 
          (10) out_reg_239_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 34.15)] [BALANCE PIN] [Offset values] 
          (10) out_reg_238_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.73, 49.51)] [BALANCE PIN] [Offset values] 
          (10) out_reg_242_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.66, 48.79)] [BALANCE PIN] [Offset values] 
          (10) out_reg_241_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (53.44, 45.72)] [BALANCE PIN] [Offset values] 
          (10) out_reg_247_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.18)] [BALANCE PIN] [Offset values] 
          (10) out_reg_246_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_243_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 47.98)] [BALANCE PIN] [Offset values] 
          (10) out_reg_244_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 45.72)] [BALANCE PIN] [Offset values] 
          (10) out_reg_248_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 47.98)] [BALANCE PIN] [Offset values] 
          (10) out_reg_245_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 44.91)] [BALANCE PIN] [Offset values] 
          (10) out_reg_249_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 51.86)] [BALANCE PIN] [Offset values] 
          (10) out_reg_251_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.30, 52.59)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_10/ccd_setup_inst_23483:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (26.56, 28.42)] [Net: clk_gate_out_reg_10/ccd_setup_0] [Fanout: 1] 
         (9) clk_gate_out_reg_10/ccd_setup_inst_23497:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (27.46, 26.88)] [Net: clk_gate_out_reg_10/ccd_setup_18] [Fanout: 1] 
          (10) clk_gate_out_reg_10/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.75, 28.42)] [Net: clk_gate_out_reg_10/ENCLK] [ICG] [Fanout: 2] 
           (11) cto_buf_15428:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (36.10, 17.66)] [Net: cts31] [Fanout: 22] 
            (12) out_reg_353_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 4.24)] [BALANCE PIN] [Offset values] 
            (12) out_reg_383_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.97)] [BALANCE PIN] [Offset values] 
            (12) out_reg_380_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_363_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.19, 47.25)] [BALANCE PIN] [Offset values] 
            (12) out_reg_378_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.03, 7.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_357_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 4.97)] [BALANCE PIN] [Offset values] 
            (12) out_reg_369_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_368_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.98, 51.05)] [BALANCE PIN] [Offset values] 
            (12) out_reg_354_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_358_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.59, 6.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_364_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 50.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_381_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_361_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.41, 47.98)] [BALANCE PIN] [Offset values] 
            (12) out_reg_379_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 4.97)] [BALANCE PIN] [Offset values] 
            (12) out_reg_352_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (47.68, 7.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_355_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.60, 4.97)] [BALANCE PIN] [Offset values] 
            (12) out_reg_359_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 5.78)] [BALANCE PIN] [Offset values] 
            (12) out_reg_366_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (49.54, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_377_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.47, 6.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_382_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.10, 8.04)] [BALANCE PIN] [Offset values] 
            (12) out_reg_376_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.11, 7.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_367_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.50, 47.98)] [BALANCE PIN] [Offset values] 
           (11) cto_buf_15427:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (51.84, 40.70)] [Net: cts30] [Fanout: 1] 
            (12) ccd_setup_inst_23299:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (50.24, 39.17)] [Net: ccd_setup_7] [Fanout: 1] 
             (13) ccd_setup_inst_23298:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (51.84, 37.63)] [Net: ccd_setup_6] [Fanout: 6] 
              (14) out_reg_375_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 47.98)] [BALANCE PIN] [Offset values] 
              (14) ccd_setup_inst_23091:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (51.90, 39.17)] [Net: ccd_setup_2] [Fanout: 1] 
               (15) ccd_setup_inst_23090:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (45.50, 39.17)] [Net: ccd_setup_1] [Fanout: 4] 
                (16) cto_buf_15432:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (51.26, 51.46)] [Net: cts35] [Fanout: 2] 
                 (17) out_reg_360_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 47.25)] [BALANCE PIN] [Offset values] 
                 (17) out_reg_362_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.89, 50.32)] [BALANCE PIN] [Offset values] 
                (16) out_reg_370_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 51.86)] [BALANCE PIN] [Offset values] 
                (16) out_reg_365_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 50.32)] [BALANCE PIN] [Offset values] 
                (16) out_reg_356_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 4.97)] [BALANCE PIN] [Offset values] 
              (14) out_reg_371_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 47.25)] [BALANCE PIN] [Offset values] 
              (14) out_reg_373_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 44.91)] [BALANCE PIN] [Offset values] 
              (14) out_reg_372_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 47.25)] [BALANCE PIN] [Offset values] 
              (14) out_reg_374_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.19, 47.98)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_8/ccd_setup_inst_23489:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (25.34, 26.88)] [Net: clk_gate_out_reg_8/ccd_setup_11] [Fanout: 1] 
         (9) clk_gate_out_reg_8/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.64, 26.88)] [Net: clk_gate_out_reg_8/ENCLK] [ICG] [Fanout: 1] 
          (10) cto_buf_15405:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.42, 16.13)] [Net: cts10] [Fanout: 2] 
           (11) cto_buf_15402:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (33.09, 16.13)] [Net: cts7] [Fanout: 1] 
            (12) ccd_setup_inst_23337:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (34.75, 16.13)] [Net: ccd_setup_21] [Fanout: 1] 
             (13) ccd_setup_inst_23336:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (33.60, 17.66)] [Net: ccd_setup_20] [Fanout: 13] 
              (14) out_reg_304_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.89, 49.51)] [BALANCE PIN] [Offset values] 
              (14) out_reg_299_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.97, 49.51)] [BALANCE PIN] [Offset values] 
              (14) cto_buf_15422:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (28.22, 2.30)] [Net: cts25] [Fanout: 4] 
               (15) out_reg_316_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.90)] [BALANCE PIN] [Offset values] 
               (15) out_reg_315_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 4.24)] [BALANCE PIN] [Offset values] 
               (15) out_reg_319_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.17)] [BALANCE PIN] [Offset values] 
               (15) out_reg_318_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 3.43)] [BALANCE PIN] [Offset values] 
              (14) cto_buf_15425:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (39.74, 0.77)] [Net: cts28] [Fanout: 3] 
               (15) out_reg_317_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.17)] [BALANCE PIN] [Offset values] 
               (15) out_reg_314_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (0.32, 1.90)] [BALANCE PIN] [Offset values] 
               (15) out_reg_312_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.24, 1.17)] [BALANCE PIN] [Offset values] 
              (14) out_reg_296_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 49.51)] [BALANCE PIN] [Offset values] 
              (14) out_reg_300_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.92, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_305_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.08, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_297_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.82, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_301_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.79, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_306_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (41.47, 47.98)] [BALANCE PIN] [Offset values] 
              (14) out_reg_298_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.62, 51.05)] [BALANCE PIN] [Offset values] 
              (14) out_reg_302_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.38, 47.98)] [BALANCE PIN] [Offset values] 
              (14) out_reg_303_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.63, 48.79)] [BALANCE PIN] [Offset values] 
           (11) cto_buf_15401:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (32.45, 36.10)] [Net: cts6] [Fanout: 14] 
            (12) out_reg_288_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.68, 1.17)] [BALANCE PIN] [Offset values] 
            (12) out_reg_308_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.40, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_310_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 44.91)] [BALANCE PIN] [Offset values] 
            (12) out_reg_292_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.85, 1.90)] [BALANCE PIN] [Offset values] 
            (12) out_reg_289_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 1.90)] [BALANCE PIN] [Offset values] 
            (12) out_reg_294_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.45, 1.90)] [BALANCE PIN] [Offset values] 
            (12) out_reg_293_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.77, 1.90)] [BALANCE PIN] [Offset values] 
            (12) out_reg_307_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.30, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_290_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.34, 3.43)] [BALANCE PIN] [Offset values] 
            (12) out_reg_311_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 48.79)] [BALANCE PIN] [Offset values] 
            (12) out_reg_313_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (2.56, 29.55)] [BALANCE PIN] [Offset values] 
            (12) out_reg_295_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.37, 1.90)] [BALANCE PIN] [Offset values] 
            (12) out_reg_309_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 50.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_291_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 1.17)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_5/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.76, 28.42)] [Net: clk_gate_out_reg_5/ENCLK] [ICG] [Fanout: 2] 
         (9) cto_buf_15418:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (35.65, 23.81)] [Net: cts21] [Fanout: 1] 
          (10) ccd_setup_inst_23339:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (30.02, 37.63)] [Net: ccd_setup_23] [Fanout: 1] 
           (11) ccd_setup_inst_23338:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (29.57, 36.10)] [Net: ccd_setup_22] [Fanout: 1] 
            (12) cto_buf_15416:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (29.50, 36.10)] [Net: cts19] [Fanout: 12] 
             (13) cto_buf_15414:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.68, 51.46)] [Net: cts17] [Fanout: 7] 
              (14) out_reg_217_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.55, 51.86)] [BALANCE PIN] [Offset values] 
              (14) out_reg_202_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.64, 51.05)] [BALANCE PIN] [Offset values] 
              (14) out_reg_201_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.92, 49.51)] [BALANCE PIN] [Offset values] 
              (14) out_reg_204_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.60, 50.32)] [BALANCE PIN] [Offset values] 
              (14) out_reg_215_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 45.72)] [BALANCE PIN] [Offset values] 
              (14) out_reg_208_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 50.32)] [BALANCE PIN] [Offset values] 
              (14) out_reg_209_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.04, 51.86)] [BALANCE PIN] [Offset values] 
             (13) out_reg_223_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 4.24)] [BALANCE PIN] [Offset values] 
             (13) out_reg_220_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 1.90)] [BALANCE PIN] [Offset values] 
             (13) out_reg_221_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 1.17)] [BALANCE PIN] [Offset values] 
             (13) out_reg_194_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 4.24)] [BALANCE PIN] [Offset values] 
             (13) out_reg_200_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.26, 3.43)] [BALANCE PIN] [Offset values] 
             (13) out_reg_222_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 1.90)] [BALANCE PIN] [Offset values] 
             (13) out_reg_219_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 4.24)] [BALANCE PIN] [Offset values] 
             (13) out_reg_218_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (4.16, 3.43)] [BALANCE PIN] [Offset values] 
             (13) out_reg_216_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 3.43)] [BALANCE PIN] [Offset values] 
             (13) out_reg_199_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.44, 3.43)] [BALANCE PIN] [Offset values] 
             (13) out_reg_198_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.62, 2.71)] [BALANCE PIN] [Offset values] 
         (9) cto_buf_15415:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.81, 19.20)] [Net: cts18] [Fanout: 1] 
          (10) cto_buf_15417:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (31.81, 39.17)] [Net: cts20] [Fanout: 7] 
           (11) cto_buf_15419:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (11.84, 51.46)] [Net: cts22] [Fanout: 5] 
            (12) out_reg_212_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.00, 51.86)] [BALANCE PIN] [Offset values] 
            (12) out_reg_203_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_211_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.84, 51.86)] [BALANCE PIN] [Offset values] 
            (12) out_reg_213_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.14, 52.59)] [BALANCE PIN] [Offset values] 
            (12) out_reg_214_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (6.08, 53.40)] [BALANCE PIN] [Offset values] 
           (11) out_reg_195_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.42, 3.43)] [BALANCE PIN] [Offset values] 
           (11) out_reg_193_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.58, 4.24)] [BALANCE PIN] [Offset values] 
           (11) out_reg_192_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.77, 4.24)] [BALANCE PIN] [Offset values] 
           (11) out_reg_197_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.64, 4.97)] [BALANCE PIN] [Offset values] 
           (11) out_reg_196_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (29.50, 3.43)] [BALANCE PIN] [Offset values] 
           (11) cto_buf_15411:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (34.37, 29.95)] [Net: cts14] [Fanout: 4] 
            (12) out_reg_210_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.77, 49.51)] [BALANCE PIN] [Offset values] 
            (12) out_reg_207_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.30, 51.86)] [BALANCE PIN] [Offset values] 
            (12) out_reg_206_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (25.92, 50.32)] [BALANCE PIN] [Offset values] 
            (12) out_reg_205_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.66, 49.51)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg_4/ccd_setup_inst_23496:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (25.28, 28.42)] [Net: clk_gate_out_reg_4/ccd_setup_18] [Fanout: 1] 
         (9) clk_gate_out_reg_4/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.22, 28.42)] [Net: clk_gate_out_reg_4/ENCLK] [ICG] [Fanout: 1] 
          (10) cto_buf_15404:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (50.56, 34.56)] [Net: cts9] [Fanout: 1] 
           (11) cto_buf_15403:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (35.20, 37.63)] [Net: cts8] [Fanout: 1] 
            (12) ccd_setup_inst_23487:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (34.69, 37.63)] [Net: ccd_setup_11] [Fanout: 1] 
             (13) ccd_setup_inst_23486:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (35.52, 37.63)] [Net: ccd_setup_10] [Fanout: 32] 
              (14) out_reg_190_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_182_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.30, 50.32)] [BALANCE PIN] [Offset values] 
              (14) out_reg_191_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.24, 49.51)] [BALANCE PIN] [Offset values] 
              (14) out_reg_183_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 47.98)] [BALANCE PIN] [Offset values] 
              (14) out_reg_166_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.21, 4.97)] [BALANCE PIN] [Offset values] 
              (14) out_reg_161_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.05, 1.17)] [BALANCE PIN] [Offset values] 
              (14) out_reg_179_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.97, 50.32)] [BALANCE PIN] [Offset values] 
              (14) out_reg_184_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 4.97)] [BALANCE PIN] [Offset values] 
              (14) out_reg_167_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 4.24)] [BALANCE PIN] [Offset values] 
              (14) out_reg_162_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.13, 1.17)] [BALANCE PIN] [Offset values] 
              (14) out_reg_185_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.94, 47.98)] [BALANCE PIN] [Offset values] 
              (14) out_reg_168_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.36, 52.59)] [BALANCE PIN] [Offset values] 
              (14) out_reg_163_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.78, 2.71)] [BALANCE PIN] [Offset values] 
              (14) out_reg_186_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.66, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_169_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.21, 53.40)] [BALANCE PIN] [Offset values] 
              (14) out_reg_160_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.75, 6.51)] [BALANCE PIN] [Offset values] 
              (14) out_reg_170_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.29, 53.40)] [BALANCE PIN] [Offset values] 
              (14) out_reg_164_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.72, 3.43)] [BALANCE PIN] [Offset values] 
              (14) out_reg_180_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.58, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_181_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.32, 49.51)] [BALANCE PIN] [Offset values] 
              (14) out_reg_165_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.74, 5.78)] [BALANCE PIN] [Offset values] 
              (14) out_reg_174_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.80, 51.86)] [BALANCE PIN] [Offset values] 
              (14) out_reg_175_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.08, 50.32)] [BALANCE PIN] [Offset values] 
              (14) out_reg_173_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.82, 51.05)] [BALANCE PIN] [Offset values] 
              (14) out_reg_176_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 52.59)] [BALANCE PIN] [Offset values] 
              (14) out_reg_177_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 52.59)] [BALANCE PIN] [Offset values] 
              (14) out_reg_187_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.50, 48.79)] [BALANCE PIN] [Offset values] 
              (14) out_reg_178_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (24.00, 50.32)] [BALANCE PIN] [Offset values] 
              (14) out_reg_188_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 5.78)] [BALANCE PIN] [Offset values] 
              (14) out_reg_171_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.72, 51.86)] [BALANCE PIN] [Offset values] 
              (14) out_reg_189_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.39, 4.97)] [BALANCE PIN] [Offset values] 
              (14) out_reg_172_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.44, 50.32)] [BALANCE PIN] [Offset values] 
        (8) clk_gate_out_reg/cto_buf_15407:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (34.43, 36.10)] [Net: clk_gate_out_reg/cts0] [Fanout: 1] 
         (9) clk_gate_out_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.62, 28.42)] [Net: clk_gate_out_reg/ENCLK] [ICG] [Fanout: 22] 
          (10) cto_buf_15413:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (41.92, 25.34)] [Net: cts16] [Fanout: 4] 
           (11) out_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.61, 1.90)] [BALANCE PIN] [Offset values] 
           (11) out_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 4.24)] [BALANCE PIN] [Offset values] 
           (11) out_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (38.53, 1.90)] [BALANCE PIN] [Offset values] 
           (11) out_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 1.17)] [BALANCE PIN] [Offset values] 
          (10) out_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.68, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.42, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.45, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.58, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (31.30, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.61, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (8.06, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.60, 51.05)] [BALANCE PIN] [Offset values] 
          (10) out_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.22, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (18.05, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.85, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.69, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.53, 53.40)] [BALANCE PIN] [Offset values] 
          (10) out_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (23.42, 51.86)] [BALANCE PIN] [Offset values] 
          (10) out_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (27.46, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.71, 51.86)] [BALANCE PIN] [Offset values] 
          (10) out_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.78, 52.59)] [BALANCE PIN] [Offset values] 
          (10) out_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (15.68, 51.86)] [BALANCE PIN] [Offset values] 
          (10) out_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 50.32)] [BALANCE PIN] [Offset values] 
          (10) out_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (19.58, 51.86)] [BALANCE PIN] [Offset values] 
          (10) cto_buf_15412:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (12.93, 25.34)] [Net: cts15] [Fanout: 8] 
           (11) out_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (12.54, 1.90)] [BALANCE PIN] [Offset values] 
           (11) out_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.51, 2.71)] [BALANCE PIN] [Offset values] 
           (11) out_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (30.59, 4.24)] [BALANCE PIN] [Offset values] 
           (11) out_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (26.56, 4.97)] [BALANCE PIN] [Offset values] 
           (11) out_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.48, 4.97)] [BALANCE PIN] [Offset values] 
           (11) out_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.97, 1.17)] [BALANCE PIN] [Offset values] 
           (11) out_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (17.47, 3.43)] [BALANCE PIN] [Offset values] 
           (11) out_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.26, 1.90)] [BALANCE PIN] [Offset values] 
1
