# compile vhdl design source files
vhdl xil_defaultlib  "../../../Final_Project.srcs/sources_1/new/Sigma_Delta.vhd"
vhdl xil_defaultlib  "../../../Final_Project.srcs/sim_1/new/Sim.vhd"

# Do not sort compile order
nosort
