{
  "module_name": "dispcc-sc8280xp.c",
  "hash_id": "d6d5758047a43c72e5a8878aa4d02be1a499f0983a2d68dd1f59cb487682afbc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/dispcc-sc8280xp.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/property.h>\n#include <linux/pm_clock.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,dispcc-sc8280xp.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap-divider.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\n \nenum {\n\tDT_IFACE,\n\tDT_BI_TCXO,\n\tDT_SLEEP_CLK,\n\tDT_DP0_PHY_PLL_LINK_CLK,\n\tDT_DP0_PHY_PLL_VCO_DIV_CLK,\n\tDT_DP1_PHY_PLL_LINK_CLK,\n\tDT_DP1_PHY_PLL_VCO_DIV_CLK,\n\tDT_DP2_PHY_PLL_LINK_CLK,\n\tDT_DP2_PHY_PLL_VCO_DIV_CLK,\n\tDT_DP3_PHY_PLL_LINK_CLK,\n\tDT_DP3_PHY_PLL_VCO_DIV_CLK,\n\tDT_DSI0_PHY_PLL_OUT_BYTECLK,\n\tDT_DSI0_PHY_PLL_OUT_DSICLK,\n\tDT_DSI1_PHY_PLL_OUT_BYTECLK,\n\tDT_DSI1_PHY_PLL_OUT_DSICLK,\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_DP0_PHY_PLL_LINK_CLK,\n\tP_DP0_PHY_PLL_VCO_DIV_CLK,\n\tP_DP1_PHY_PLL_LINK_CLK,\n\tP_DP1_PHY_PLL_VCO_DIV_CLK,\n\tP_DP2_PHY_PLL_LINK_CLK,\n\tP_DP2_PHY_PLL_VCO_DIV_CLK,\n\tP_DP3_PHY_PLL_LINK_CLK,\n\tP_DP3_PHY_PLL_VCO_DIV_CLK,\n\tP_DSI0_PHY_PLL_OUT_BYTECLK,\n\tP_DSI0_PHY_PLL_OUT_DSICLK,\n\tP_DSI1_PHY_PLL_OUT_BYTECLK,\n\tP_DSI1_PHY_PLL_OUT_DSICLK,\n\tP_DISPn_CC_PLL0_OUT_MAIN,\n\tP_DISPn_CC_PLL1_OUT_EVEN,\n\tP_DISPn_CC_PLL1_OUT_MAIN,\n\tP_DISPn_CC_PLL2_OUT_MAIN,\n\tP_SLEEP_CLK,\n};\n\nstatic const struct clk_parent_data parent_data_tcxo = { .index = DT_BI_TCXO };\n\nstatic const struct pll_vco lucid_5lpe_vco[] = {\n\t{ 249600000, 1800000000, 0 },\n};\n\nstatic const struct alpha_pll_config disp_cc_pll0_config = {\n\t.l = 0x4e,\n\t.alpha = 0x2000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x2a9a699c,\n\t.test_ctl_val = 0x00000000,\n\t.test_ctl_hi_val = 0x00000000,\n\t.test_ctl_hi1_val = 0x01800000,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll disp0_cc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = lucid_5lpe_vco,\n\t.num_vco = ARRAY_SIZE(lucid_5lpe_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_pll0\",\n\t\t\t.parent_data = &parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll disp1_cc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = lucid_5lpe_vco,\n\t.num_vco = ARRAY_SIZE(lucid_5lpe_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_pll0\",\n\t\t\t.parent_data = &parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic const struct alpha_pll_config disp_cc_pll1_config = {\n\t.l = 0x1f,\n\t.alpha = 0x4000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x2a9a699c,\n\t.test_ctl_val = 0x00000000,\n\t.test_ctl_hi_val = 0x00000000,\n\t.test_ctl_hi1_val = 0x01800000,\n\t.user_ctl_val = 0x00000100,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll disp0_cc_pll1 = {\n\t.offset = 0x1000,\n\t.vco_table = lucid_5lpe_vco,\n\t.num_vco = ARRAY_SIZE(lucid_5lpe_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_pll1\",\n\t\t\t.parent_data = &parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll disp1_cc_pll1 = {\n\t.offset = 0x1000,\n\t.vco_table = lucid_5lpe_vco,\n\t.num_vco = ARRAY_SIZE(lucid_5lpe_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_pll1\",\n\t\t\t.parent_data = &parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_disp_cc_pll1_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv disp0_cc_pll1_out_even = {\n\t.offset = 0x1000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_disp_cc_pll1_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_disp_cc_pll1_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_pll1_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp0_cc_pll1.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_5lpe_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv disp1_cc_pll1_out_even = {\n\t.offset = 0x1000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_disp_cc_pll1_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_disp_cc_pll1_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_pll1_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp1_cc_pll1.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_5lpe_ops,\n\t},\n};\n\nstatic const struct alpha_pll_config disp_cc_pll2_config = {\n\t.l = 0x46,\n\t.alpha = 0x5000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x2a9a699c,\n\t.test_ctl_val = 0x00000000,\n\t.test_ctl_hi_val = 0x00000000,\n\t.test_ctl_hi1_val = 0x01800000,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll disp0_cc_pll2 = {\n\t.offset = 0x9000,\n\t.vco_table = lucid_5lpe_vco,\n\t.num_vco = ARRAY_SIZE(lucid_5lpe_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_pll2\",\n\t\t\t.parent_data = &parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll disp1_cc_pll2 = {\n\t.offset = 0x9000,\n\t.vco_table = lucid_5lpe_vco,\n\t.num_vco = ARRAY_SIZE(lucid_5lpe_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_pll2\",\n\t\t\t.parent_data = &parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map disp_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DP0_PHY_PLL_LINK_CLK, 1 },\n\t{ P_DP1_PHY_PLL_LINK_CLK, 2 },\n\t{ P_DP2_PHY_PLL_LINK_CLK, 3 },\n\t{ P_DP3_PHY_PLL_LINK_CLK, 4 },\n\t{ P_DISPn_CC_PLL2_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data disp0_cc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_DP0_PHY_PLL_LINK_CLK },\n\t{ .index = DT_DP1_PHY_PLL_LINK_CLK },\n\t{ .index = DT_DP2_PHY_PLL_LINK_CLK },\n\t{ .index = DT_DP3_PHY_PLL_LINK_CLK },\n\t{ .hw = &disp0_cc_pll2.clkr.hw },\n};\n\nstatic const struct clk_parent_data disp1_cc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_DP0_PHY_PLL_LINK_CLK },\n\t{ .index = DT_DP1_PHY_PLL_LINK_CLK },\n\t{ .index = DT_DP2_PHY_PLL_LINK_CLK },\n\t{ .index = DT_DP3_PHY_PLL_LINK_CLK },\n\t{ .hw = &disp1_cc_pll2.clkr.hw },\n};\n\nstatic const struct parent_map disp_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DP0_PHY_PLL_LINK_CLK, 1 },\n\t{ P_DP0_PHY_PLL_VCO_DIV_CLK, 2 },\n\t{ P_DP3_PHY_PLL_VCO_DIV_CLK, 3 },\n\t{ P_DP1_PHY_PLL_VCO_DIV_CLK, 4 },\n\t{ P_DISPn_CC_PLL2_OUT_MAIN, 5 },\n\t{ P_DP2_PHY_PLL_VCO_DIV_CLK, 6 },\n};\n\nstatic const struct clk_parent_data disp0_cc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_DP0_PHY_PLL_LINK_CLK },\n\t{ .index = DT_DP0_PHY_PLL_VCO_DIV_CLK },\n\t{ .index = DT_DP3_PHY_PLL_VCO_DIV_CLK },\n\t{ .index = DT_DP1_PHY_PLL_VCO_DIV_CLK },\n\t{ .hw = &disp0_cc_pll2.clkr.hw },\n\t{ .index = DT_DP2_PHY_PLL_VCO_DIV_CLK },\n};\n\nstatic const struct clk_parent_data disp1_cc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_DP0_PHY_PLL_LINK_CLK },\n\t{ .index = DT_DP0_PHY_PLL_VCO_DIV_CLK },\n\t{ .index = DT_DP3_PHY_PLL_VCO_DIV_CLK },\n\t{ .index = DT_DP1_PHY_PLL_VCO_DIV_CLK },\n\t{ .hw = &disp1_cc_pll2.clkr.hw },\n\t{ .index = DT_DP2_PHY_PLL_VCO_DIV_CLK },\n};\n\nstatic const struct parent_map disp_cc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_2[] = {\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map disp_cc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DSI0_PHY_PLL_OUT_DSICLK, 1 },\n\t{ P_DSI0_PHY_PLL_OUT_BYTECLK, 2 },\n\t{ P_DSI1_PHY_PLL_OUT_DSICLK, 3 },\n\t{ P_DSI1_PHY_PLL_OUT_BYTECLK, 4 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_3[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_DSI0_PHY_PLL_OUT_DSICLK },\n\t{ .index = DT_DSI0_PHY_PLL_OUT_BYTECLK },\n\t{ .index = DT_DSI1_PHY_PLL_OUT_DSICLK },\n\t{ .index = DT_DSI1_PHY_PLL_OUT_BYTECLK },\n};\n\nstatic const struct parent_map disp_cc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DSI0_PHY_PLL_OUT_BYTECLK, 2 },\n\t{ P_DSI1_PHY_PLL_OUT_BYTECLK, 4 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_4[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_DSI0_PHY_PLL_OUT_BYTECLK },\n\t{ .index = DT_DSI1_PHY_PLL_OUT_BYTECLK },\n};\n\nstatic const struct parent_map disp_cc_parent_map_5[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DISPn_CC_PLL0_OUT_MAIN, 1 },\n\t{ P_DISPn_CC_PLL1_OUT_MAIN, 4 },\n\t{ P_DISPn_CC_PLL2_OUT_MAIN, 5 },\n\t{ P_DISPn_CC_PLL1_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data disp0_cc_parent_data_5[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &disp0_cc_pll0.clkr.hw },\n\t{ .hw = &disp0_cc_pll1.clkr.hw },\n\t{ .hw = &disp0_cc_pll2.clkr.hw },\n\t{ .hw = &disp0_cc_pll1_out_even.clkr.hw },\n};\n\nstatic const struct clk_parent_data disp1_cc_parent_data_5[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &disp1_cc_pll0.clkr.hw },\n\t{ .hw = &disp1_cc_pll1.clkr.hw },\n\t{ .hw = &disp1_cc_pll2.clkr.hw },\n\t{ .hw = &disp1_cc_pll1_out_even.clkr.hw },\n};\n\nstatic const struct parent_map disp_cc_parent_map_6[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_DISPn_CC_PLL1_OUT_MAIN, 4 },\n\t{ P_DISPn_CC_PLL1_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data disp0_cc_parent_data_6[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &disp0_cc_pll1.clkr.hw },\n\t{ .hw = &disp0_cc_pll1_out_even.clkr.hw },\n};\n\nstatic const struct clk_parent_data disp1_cc_parent_data_6[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &disp1_cc_pll1.clkr.hw },\n\t{ .hw = &disp1_cc_pll1_out_even.clkr.hw },\n};\n\nstatic const struct parent_map disp_cc_parent_map_7[] = {\n\t{ P_SLEEP_CLK, 0 },\n};\n\nstatic const struct clk_parent_data disp_cc_parent_data_7[] = {\n\t{ .index = DT_SLEEP_CLK },\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_ahb_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(37500000, P_DISPn_CC_PLL1_OUT_EVEN, 8, 0, 0),\n\tF(75000000, P_DISPn_CC_PLL1_OUT_MAIN, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_ahb_clk_src = {\n\t.cmd_rcgr = 0x2364,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_6,\n\t.freq_tbl = ftbl_disp_cc_mdss_ahb_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_ahb_clk_src\",\n\t\t.parent_data = disp0_cc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(disp0_cc_parent_data_6),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_ahb_clk_src = {\n\t.cmd_rcgr = 0x2364,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_6,\n\t.freq_tbl = ftbl_disp_cc_mdss_ahb_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_ahb_clk_src\",\n\t\t.parent_data = disp1_cc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(disp1_cc_parent_data_6),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_byte0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_byte0_clk_src = {\n\t.cmd_rcgr = 0x213c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_byte0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_byte0_clk_src = {\n\t.cmd_rcgr = 0x213c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_byte0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_byte1_clk_src = {\n\t.cmd_rcgr = 0x2158,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_byte1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_byte1_clk_src = {\n\t.cmd_rcgr = 0x2158,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_byte1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx0_aux_clk_src = {\n\t.cmd_rcgr = 0x2238,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx0_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx0_aux_clk_src = {\n\t.cmd_rcgr = 0x2238,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx0_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx0_link_clk_src = {\n\t.cmd_rcgr = 0x21a4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx0_link_clk_src\",\n\t\t.parent_data = disp0_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp0_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx0_link_clk_src = {\n\t.cmd_rcgr = 0x21a4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx0_link_clk_src\",\n\t\t.parent_data = disp1_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp1_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx0_pixel0_clk_src = {\n\t.cmd_rcgr = 0x21d8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx0_pixel0_clk_src\",\n\t\t.parent_data = disp0_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp0_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx0_pixel0_clk_src = {\n\t.cmd_rcgr = 0x21d8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx0_pixel0_clk_src\",\n\t\t.parent_data = disp1_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp1_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx0_pixel1_clk_src = {\n\t.cmd_rcgr = 0x21f0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx0_pixel1_clk_src\",\n\t\t.parent_data = disp0_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp0_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx0_pixel1_clk_src = {\n\t.cmd_rcgr = 0x21f0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx0_pixel1_clk_src\",\n\t\t.parent_data = disp1_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp1_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx1_aux_clk_src = {\n\t.cmd_rcgr = 0x22d0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx1_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx1_aux_clk_src = {\n\t.cmd_rcgr = 0x22d0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx1_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx1_link_clk_src = {\n\t.cmd_rcgr = 0x2268,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx1_link_clk_src\",\n\t\t.parent_data = disp0_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp0_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx1_link_clk_src = {\n\t.cmd_rcgr = 0x2268,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx1_link_clk_src\",\n\t\t.parent_data = disp1_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp1_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx1_pixel0_clk_src = {\n\t.cmd_rcgr = 0x2250,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx1_pixel0_clk_src\",\n\t\t.parent_data = disp0_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp0_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx1_pixel0_clk_src = {\n\t.cmd_rcgr = 0x2250,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx1_pixel0_clk_src\",\n\t\t.parent_data = disp1_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp1_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx1_pixel1_clk_src = {\n\t.cmd_rcgr = 0x2370,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx1_pixel1_clk_src\",\n\t\t.parent_data = disp0_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp0_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx1_pixel1_clk_src = {\n\t.cmd_rcgr = 0x2370,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx1_pixel1_clk_src\",\n\t\t.parent_data = disp1_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp1_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx2_aux_clk_src = {\n\t.cmd_rcgr = 0x22e8,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx2_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx2_aux_clk_src = {\n\t.cmd_rcgr = 0x22e8,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx2_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx2_link_clk_src = {\n\t.cmd_rcgr = 0x2284,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx2_link_clk_src\",\n\t\t.parent_data = disp0_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp0_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx2_link_clk_src = {\n\t.cmd_rcgr = 0x2284,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx2_link_clk_src\",\n\t\t.parent_data = disp1_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp1_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx2_pixel0_clk_src = {\n\t.cmd_rcgr = 0x2208,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx2_pixel0_clk_src\",\n\t\t.parent_data = disp0_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp0_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx2_pixel0_clk_src = {\n\t.cmd_rcgr = 0x2208,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx2_pixel0_clk_src\",\n\t\t.parent_data = disp1_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp1_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx2_pixel1_clk_src = {\n\t.cmd_rcgr = 0x2220,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx2_pixel1_clk_src\",\n\t\t.parent_data = disp0_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp0_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx2_pixel1_clk_src = {\n\t.cmd_rcgr = 0x2220,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx2_pixel1_clk_src\",\n\t\t.parent_data = disp1_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp1_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx3_aux_clk_src = {\n\t.cmd_rcgr = 0x234c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx3_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx3_aux_clk_src = {\n\t.cmd_rcgr = 0x234c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx3_aux_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx3_link_clk_src = {\n\t.cmd_rcgr = 0x2318,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx3_link_clk_src\",\n\t\t.parent_data = disp0_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp0_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx3_link_clk_src = {\n\t.cmd_rcgr = 0x2318,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_0,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx3_link_clk_src\",\n\t\t.parent_data = disp1_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(disp1_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_byte2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_dptx3_pixel0_clk_src = {\n\t.cmd_rcgr = 0x2300,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx3_pixel0_clk_src\",\n\t\t.parent_data = disp0_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp0_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_dptx3_pixel0_clk_src = {\n\t.cmd_rcgr = 0x2300,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_1,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx3_pixel0_clk_src\",\n\t\t.parent_data = disp1_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(disp1_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_dp_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_esc0_clk_src = {\n\t.cmd_rcgr = 0x2174,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_4,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_esc0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_esc0_clk_src = {\n\t.cmd_rcgr = 0x2174,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_4,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_esc0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_esc1_clk_src = {\n\t.cmd_rcgr = 0x218c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_4,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_esc1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_esc1_clk_src = {\n\t.cmd_rcgr = 0x218c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_4,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_esc1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_mdp_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(85714286, P_DISPn_CC_PLL1_OUT_MAIN, 7, 0, 0),\n\tF(100000000, P_DISPn_CC_PLL1_OUT_MAIN, 6, 0, 0),\n\tF(150000000, P_DISPn_CC_PLL1_OUT_MAIN, 4, 0, 0),\n\tF(200000000, P_DISPn_CC_PLL1_OUT_MAIN, 3, 0, 0),\n\tF(300000000, P_DISPn_CC_PLL1_OUT_MAIN, 2, 0, 0),\n\tF(375000000, P_DISPn_CC_PLL0_OUT_MAIN, 4, 0, 0),\n\tF(500000000, P_DISPn_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(600000000, P_DISPn_CC_PLL1_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_mdp_clk_src = {\n\t.cmd_rcgr = 0x20f4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_5,\n\t.freq_tbl = ftbl_disp_cc_mdss_mdp_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_mdp_clk_src\",\n\t\t.parent_data = disp0_cc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(disp0_cc_parent_data_5),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_mdp_clk_src = {\n\t.cmd_rcgr = 0x20f4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_5,\n\t.freq_tbl = ftbl_disp_cc_mdss_mdp_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_mdp_clk_src\",\n\t\t.parent_data = disp1_cc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(disp1_cc_parent_data_5),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_pclk0_clk_src = {\n\t.cmd_rcgr = 0x20c4,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_pclk0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_pixel_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_pclk0_clk_src = {\n\t.cmd_rcgr = 0x20c4,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_pclk0_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_pixel_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_pclk1_clk_src = {\n\t.cmd_rcgr = 0x20dc,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_pclk1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_pixel_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_pclk1_clk_src = {\n\t.cmd_rcgr = 0x20dc,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_3,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_pclk1_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_pixel_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_mdss_rot_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(200000000, P_DISPn_CC_PLL1_OUT_MAIN, 3, 0, 0),\n\tF(300000000, P_DISPn_CC_PLL1_OUT_MAIN, 2, 0, 0),\n\tF(375000000, P_DISPn_CC_PLL0_OUT_MAIN, 4, 0, 0),\n\tF(500000000, P_DISPn_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(600000000, P_DISPn_CC_PLL1_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_rot_clk_src = {\n\t.cmd_rcgr = 0x210c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_5,\n\t.freq_tbl = ftbl_disp_cc_mdss_rot_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_rot_clk_src\",\n\t\t.parent_data = disp0_cc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(disp0_cc_parent_data_5),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_rot_clk_src = {\n\t.cmd_rcgr = 0x210c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_5,\n\t.freq_tbl = ftbl_disp_cc_mdss_rot_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_rot_clk_src\",\n\t\t.parent_data = disp1_cc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(disp1_cc_parent_data_5),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp0_cc_mdss_vsync_clk_src = {\n\t.cmd_rcgr = 0x2124,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_vsync_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_mdss_vsync_clk_src = {\n\t.cmd_rcgr = 0x2124,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_2,\n\t.freq_tbl = ftbl_disp_cc_mdss_byte0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_vsync_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_disp_cc_sleep_clk_src[] = {\n\tF(32000, P_SLEEP_CLK, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 disp0_cc_sleep_clk_src = {\n\t.cmd_rcgr = 0x6060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_7,\n\t.freq_tbl = ftbl_disp_cc_sleep_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_sleep_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_7,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_7),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 disp1_cc_sleep_clk_src = {\n\t.cmd_rcgr = 0x6060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = disp_cc_parent_map_7,\n\t.freq_tbl = ftbl_disp_cc_sleep_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_sleep_clk_src\",\n\t\t.parent_data = disp_cc_parent_data_7,\n\t\t.num_parents = ARRAY_SIZE(disp_cc_parent_data_7),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp0_cc_mdss_byte0_div_clk_src = {\n\t.reg = 0x2154,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_byte0_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp0_cc_mdss_byte0_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp1_cc_mdss_byte0_div_clk_src = {\n\t.reg = 0x2154,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_byte0_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp1_cc_mdss_byte0_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp0_cc_mdss_byte1_div_clk_src = {\n\t.reg = 0x2170,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_byte1_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp0_cc_mdss_byte1_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp1_cc_mdss_byte1_div_clk_src = {\n\t.reg = 0x2170,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_byte1_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp1_cc_mdss_byte1_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp0_cc_mdss_dptx0_link_div_clk_src = {\n\t.reg = 0x21bc,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx0_link_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp0_cc_mdss_dptx0_link_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp1_cc_mdss_dptx0_link_div_clk_src = {\n\t.reg = 0x21bc,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx0_link_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp1_cc_mdss_dptx0_link_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp0_cc_mdss_dptx1_link_div_clk_src = {\n\t.reg = 0x2280,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx1_link_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp0_cc_mdss_dptx1_link_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp1_cc_mdss_dptx1_link_div_clk_src = {\n\t.reg = 0x2280,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx1_link_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp1_cc_mdss_dptx1_link_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp0_cc_mdss_dptx2_link_div_clk_src = {\n\t.reg = 0x229c,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx2_link_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp0_cc_mdss_dptx2_link_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp1_cc_mdss_dptx2_link_div_clk_src = {\n\t.reg = 0x229c,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx2_link_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp1_cc_mdss_dptx2_link_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp0_cc_mdss_dptx3_link_div_clk_src = {\n\t.reg = 0x2330,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp0_cc_mdss_dptx3_link_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp0_cc_mdss_dptx3_link_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div disp1_cc_mdss_dptx3_link_div_clk_src = {\n\t.reg = 0x2330,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"disp1_cc_mdss_dptx3_link_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&disp1_cc_mdss_dptx3_link_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_ahb1_clk = {\n\t.halt_reg = 0x20c0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20c0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_ahb1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_ahb1_clk = {\n\t.halt_reg = 0x20c0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20c0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_ahb1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_ahb_clk = {\n\t.halt_reg = 0x20bc,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_ahb_clk = {\n\t.halt_reg = 0x20bc,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_byte0_clk = {\n\t.halt_reg = 0x2044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_byte0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_byte0_clk = {\n\t.halt_reg = 0x2044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_byte0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_byte0_intf_clk = {\n\t.halt_reg = 0x2048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_byte0_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_byte0_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_byte0_intf_clk = {\n\t.halt_reg = 0x2048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_byte0_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_byte0_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_byte1_clk = {\n\t.halt_reg = 0x204c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x204c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_byte1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_byte1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_byte1_clk = {\n\t.halt_reg = 0x204c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x204c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_byte1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_byte1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_byte1_intf_clk = {\n\t.halt_reg = 0x2050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_byte1_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_byte1_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_byte1_intf_clk = {\n\t.halt_reg = 0x2050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_byte1_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_byte1_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx0_aux_clk = {\n\t.halt_reg = 0x206c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x206c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx0_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx0_aux_clk = {\n\t.halt_reg = 0x206c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x206c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx0_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx0_link_clk = {\n\t.halt_reg = 0x205c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x205c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx0_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx0_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx0_link_clk = {\n\t.halt_reg = 0x205c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x205c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx0_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx0_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx0_link_intf_clk = {\n\t.halt_reg = 0x2060,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx0_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx0_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx0_link_intf_clk = {\n\t.halt_reg = 0x2060,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx0_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx0_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx0_pixel0_clk = {\n\t.halt_reg = 0x2070,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2070,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx0_pixel0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx0_pixel0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx0_pixel0_clk = {\n\t.halt_reg = 0x2070,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2070,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx0_pixel0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx0_pixel0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx0_pixel1_clk = {\n\t.halt_reg = 0x2074,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2074,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx0_pixel1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx0_pixel1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx0_pixel1_clk = {\n\t.halt_reg = 0x2074,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2074,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx0_pixel1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx0_pixel1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx0_usb_router_link_intf_clk = {\n\t.halt_reg = 0x2064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx0_usb_router_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx0_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx0_usb_router_link_intf_clk = {\n\t.halt_reg = 0x2064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx0_usb_router_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx0_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx1_aux_clk = {\n\t.halt_reg = 0x20a0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20a0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx1_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx1_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx1_aux_clk = {\n\t.halt_reg = 0x20a0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20a0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx1_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx1_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx1_link_clk = {\n\t.halt_reg = 0x2084,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx1_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx1_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx1_link_clk = {\n\t.halt_reg = 0x2084,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx1_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx1_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx1_link_intf_clk = {\n\t.halt_reg = 0x2088,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx1_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx1_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx1_link_intf_clk = {\n\t.halt_reg = 0x2088,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx1_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx1_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx1_pixel0_clk = {\n\t.halt_reg = 0x2078,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2078,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx1_pixel0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx1_pixel0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx1_pixel0_clk = {\n\t.halt_reg = 0x2078,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2078,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx1_pixel0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx1_pixel0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx1_pixel1_clk = {\n\t.halt_reg = 0x236c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x236c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx1_pixel1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx1_pixel1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx1_pixel1_clk = {\n\t.halt_reg = 0x236c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x236c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx1_pixel1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx1_pixel1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx1_usb_router_link_intf_clk = {\n\t.halt_reg = 0x208c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x208c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx1_usb_router_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx1_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx1_usb_router_link_intf_clk = {\n\t.halt_reg = 0x208c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x208c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx1_usb_router_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx1_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx2_aux_clk = {\n\t.halt_reg = 0x20a4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx2_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx2_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx2_aux_clk = {\n\t.halt_reg = 0x20a4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx2_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx2_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx2_link_clk = {\n\t.halt_reg = 0x2090,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx2_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx2_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx2_link_clk = {\n\t.halt_reg = 0x2090,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx2_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx2_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx2_link_intf_clk = {\n\t.halt_reg = 0x2094,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2094,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx2_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx2_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx2_link_intf_clk = {\n\t.halt_reg = 0x2094,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2094,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx2_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx2_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx2_pixel0_clk = {\n\t.halt_reg = 0x207c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x207c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx2_pixel0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx2_pixel0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx2_pixel0_clk = {\n\t.halt_reg = 0x207c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x207c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx2_pixel0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx2_pixel0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx2_pixel1_clk = {\n\t.halt_reg = 0x2080,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx2_pixel1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx2_pixel1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx2_pixel1_clk = {\n\t.halt_reg = 0x2080,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx2_pixel1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx2_pixel1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx3_aux_clk = {\n\t.halt_reg = 0x20b8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx3_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx3_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx3_aux_clk = {\n\t.halt_reg = 0x20b8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx3_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx3_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx3_link_clk = {\n\t.halt_reg = 0x20ac,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx3_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx3_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx3_link_clk = {\n\t.halt_reg = 0x20ac,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx3_link_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx3_link_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx3_link_intf_clk = {\n\t.halt_reg = 0x20b0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx3_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx3_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx3_link_intf_clk = {\n\t.halt_reg = 0x20b0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx3_link_intf_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx3_link_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_dptx3_pixel0_clk = {\n\t.halt_reg = 0x20a8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_dptx3_pixel0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_dptx3_pixel0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_dptx3_pixel0_clk = {\n\t.halt_reg = 0x20a8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_dptx3_pixel0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_dptx3_pixel0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_esc0_clk = {\n\t.halt_reg = 0x2054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_esc0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_esc0_clk = {\n\t.halt_reg = 0x2054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_esc0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_esc1_clk = {\n\t.halt_reg = 0x2058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_esc1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_esc1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_esc1_clk = {\n\t.halt_reg = 0x2058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_esc1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_esc1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_mdp1_clk = {\n\t.halt_reg = 0x2014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_mdp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_mdp1_clk = {\n\t.halt_reg = 0x2014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_mdp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_mdp_clk = {\n\t.halt_reg = 0x200c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x200c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_mdp_clk = {\n\t.halt_reg = 0x200c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x200c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_mdp_lut1_clk = {\n\t.halt_reg = 0x2034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_mdp_lut1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_mdp_lut1_clk = {\n\t.halt_reg = 0x2034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_mdp_lut1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_mdp_lut_clk = {\n\t.halt_reg = 0x202c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x202c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_mdp_lut_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_mdp_lut_clk = {\n\t.halt_reg = 0x202c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x202c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_mdp_lut_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_mdp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_non_gdsc_ahb_clk = {\n\t.halt_reg = 0x4004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_non_gdsc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_non_gdsc_ahb_clk = {\n\t.halt_reg = 0x4004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_non_gdsc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_pclk0_clk = {\n\t.halt_reg = 0x2004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_pclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_pclk0_clk = {\n\t.halt_reg = 0x2004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_pclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_pclk1_clk = {\n\t.halt_reg = 0x2008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_pclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_pclk1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_pclk1_clk = {\n\t.halt_reg = 0x2008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_pclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_pclk1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_rot1_clk = {\n\t.halt_reg = 0x2024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_rot1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_rot_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_rot1_clk = {\n\t.halt_reg = 0x2024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_rot1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_rot_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_rot_clk = {\n\t.halt_reg = 0x201c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x201c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_rot_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_rot_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_rot_clk = {\n\t.halt_reg = 0x201c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x201c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_rot_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_rot_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_rscc_ahb_clk = {\n\t.halt_reg = 0x400c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x400c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_rscc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_rscc_ahb_clk = {\n\t.halt_reg = 0x400c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x400c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_rscc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_rscc_vsync_clk = {\n\t.halt_reg = 0x4008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_rscc_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_rscc_vsync_clk = {\n\t.halt_reg = 0x4008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_rscc_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_vsync1_clk = {\n\t.halt_reg = 0x2040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_vsync1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_vsync1_clk = {\n\t.halt_reg = 0x2040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_vsync1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_mdss_vsync_clk = {\n\t.halt_reg = 0x203c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x203c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_mdss_vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_mdss_vsync_clk = {\n\t.halt_reg = 0x203c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x203c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_mdss_vsync_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp0_cc_sleep_clk = {\n\t.halt_reg = 0x6078,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6078,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp0_cc_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp0_cc_sleep_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch disp1_cc_sleep_clk = {\n\t.halt_reg = 0x6078,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6078,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"disp1_cc_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&disp1_cc_sleep_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap *disp0_cc_sc8280xp_clocks[] = {\n\t[DISP_CC_MDSS_AHB1_CLK] = &disp0_cc_mdss_ahb1_clk.clkr,\n\t[DISP_CC_MDSS_AHB_CLK] = &disp0_cc_mdss_ahb_clk.clkr,\n\t[DISP_CC_MDSS_AHB_CLK_SRC] = &disp0_cc_mdss_ahb_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_CLK] = &disp0_cc_mdss_byte0_clk.clkr,\n\t[DISP_CC_MDSS_BYTE0_CLK_SRC] = &disp0_cc_mdss_byte0_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_DIV_CLK_SRC] = &disp0_cc_mdss_byte0_div_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp0_cc_mdss_byte0_intf_clk.clkr,\n\t[DISP_CC_MDSS_BYTE1_CLK] = &disp0_cc_mdss_byte1_clk.clkr,\n\t[DISP_CC_MDSS_BYTE1_CLK_SRC] = &disp0_cc_mdss_byte1_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE1_DIV_CLK_SRC] = &disp0_cc_mdss_byte1_div_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE1_INTF_CLK] = &disp0_cc_mdss_byte1_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_AUX_CLK] = &disp0_cc_mdss_dptx0_aux_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_AUX_CLK_SRC] = &disp0_cc_mdss_dptx0_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_LINK_CLK] = &disp0_cc_mdss_dptx0_link_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_LINK_CLK_SRC] = &disp0_cc_mdss_dptx0_link_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_LINK_DIV_CLK_SRC] = &disp0_cc_mdss_dptx0_link_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_LINK_INTF_CLK] = &disp0_cc_mdss_dptx0_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_PIXEL0_CLK] = &disp0_cc_mdss_dptx0_pixel0_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC] = &disp0_cc_mdss_dptx0_pixel0_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_PIXEL1_CLK] = &disp0_cc_mdss_dptx0_pixel1_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC] = &disp0_cc_mdss_dptx0_pixel1_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_USB_ROUTER_LINK_INTF_CLK] = &disp0_cc_mdss_dptx0_usb_router_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_AUX_CLK] = &disp0_cc_mdss_dptx1_aux_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_AUX_CLK_SRC] = &disp0_cc_mdss_dptx1_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_LINK_CLK] = &disp0_cc_mdss_dptx1_link_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_LINK_CLK_SRC] = &disp0_cc_mdss_dptx1_link_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_LINK_DIV_CLK_SRC] = &disp0_cc_mdss_dptx1_link_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_LINK_INTF_CLK] = &disp0_cc_mdss_dptx1_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_PIXEL0_CLK] = &disp0_cc_mdss_dptx1_pixel0_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC] = &disp0_cc_mdss_dptx1_pixel0_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_PIXEL1_CLK] = &disp0_cc_mdss_dptx1_pixel1_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC] = &disp0_cc_mdss_dptx1_pixel1_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_USB_ROUTER_LINK_INTF_CLK] = &disp0_cc_mdss_dptx1_usb_router_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_AUX_CLK] = &disp0_cc_mdss_dptx2_aux_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_AUX_CLK_SRC] = &disp0_cc_mdss_dptx2_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX2_LINK_CLK] = &disp0_cc_mdss_dptx2_link_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_LINK_CLK_SRC] = &disp0_cc_mdss_dptx2_link_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX2_LINK_DIV_CLK_SRC] = &disp0_cc_mdss_dptx2_link_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX2_LINK_INTF_CLK] = &disp0_cc_mdss_dptx2_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_PIXEL0_CLK] = &disp0_cc_mdss_dptx2_pixel0_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC] = &disp0_cc_mdss_dptx2_pixel0_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX2_PIXEL1_CLK] = &disp0_cc_mdss_dptx2_pixel1_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC] = &disp0_cc_mdss_dptx2_pixel1_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX3_AUX_CLK] = &disp0_cc_mdss_dptx3_aux_clk.clkr,\n\t[DISP_CC_MDSS_DPTX3_AUX_CLK_SRC] = &disp0_cc_mdss_dptx3_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX3_LINK_CLK] = &disp0_cc_mdss_dptx3_link_clk.clkr,\n\t[DISP_CC_MDSS_DPTX3_LINK_CLK_SRC] = &disp0_cc_mdss_dptx3_link_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX3_LINK_DIV_CLK_SRC] = &disp0_cc_mdss_dptx3_link_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX3_LINK_INTF_CLK] = &disp0_cc_mdss_dptx3_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX3_PIXEL0_CLK] = &disp0_cc_mdss_dptx3_pixel0_clk.clkr,\n\t[DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC] = &disp0_cc_mdss_dptx3_pixel0_clk_src.clkr,\n\t[DISP_CC_MDSS_ESC0_CLK] = &disp0_cc_mdss_esc0_clk.clkr,\n\t[DISP_CC_MDSS_ESC0_CLK_SRC] = &disp0_cc_mdss_esc0_clk_src.clkr,\n\t[DISP_CC_MDSS_ESC1_CLK] = &disp0_cc_mdss_esc1_clk.clkr,\n\t[DISP_CC_MDSS_ESC1_CLK_SRC] = &disp0_cc_mdss_esc1_clk_src.clkr,\n\t[DISP_CC_MDSS_MDP1_CLK] = &disp0_cc_mdss_mdp1_clk.clkr,\n\t[DISP_CC_MDSS_MDP_CLK] = &disp0_cc_mdss_mdp_clk.clkr,\n\t[DISP_CC_MDSS_MDP_CLK_SRC] = &disp0_cc_mdss_mdp_clk_src.clkr,\n\t[DISP_CC_MDSS_MDP_LUT1_CLK] = &disp0_cc_mdss_mdp_lut1_clk.clkr,\n\t[DISP_CC_MDSS_MDP_LUT_CLK] = &disp0_cc_mdss_mdp_lut_clk.clkr,\n\t[DISP_CC_MDSS_NON_GDSC_AHB_CLK] = &disp0_cc_mdss_non_gdsc_ahb_clk.clkr,\n\t[DISP_CC_MDSS_PCLK0_CLK] = &disp0_cc_mdss_pclk0_clk.clkr,\n\t[DISP_CC_MDSS_PCLK0_CLK_SRC] = &disp0_cc_mdss_pclk0_clk_src.clkr,\n\t[DISP_CC_MDSS_PCLK1_CLK] = &disp0_cc_mdss_pclk1_clk.clkr,\n\t[DISP_CC_MDSS_PCLK1_CLK_SRC] = &disp0_cc_mdss_pclk1_clk_src.clkr,\n\t[DISP_CC_MDSS_ROT1_CLK] = &disp0_cc_mdss_rot1_clk.clkr,\n\t[DISP_CC_MDSS_ROT_CLK] = &disp0_cc_mdss_rot_clk.clkr,\n\t[DISP_CC_MDSS_ROT_CLK_SRC] = &disp0_cc_mdss_rot_clk_src.clkr,\n\t[DISP_CC_MDSS_RSCC_AHB_CLK] = &disp0_cc_mdss_rscc_ahb_clk.clkr,\n\t[DISP_CC_MDSS_RSCC_VSYNC_CLK] = &disp0_cc_mdss_rscc_vsync_clk.clkr,\n\t[DISP_CC_MDSS_VSYNC1_CLK] = &disp0_cc_mdss_vsync1_clk.clkr,\n\t[DISP_CC_MDSS_VSYNC_CLK] = &disp0_cc_mdss_vsync_clk.clkr,\n\t[DISP_CC_MDSS_VSYNC_CLK_SRC] = &disp0_cc_mdss_vsync_clk_src.clkr,\n\t[DISP_CC_PLL0] = &disp0_cc_pll0.clkr,\n\t[DISP_CC_PLL1] = &disp0_cc_pll1.clkr,\n\t[DISP_CC_PLL1_OUT_EVEN] = &disp0_cc_pll1_out_even.clkr,\n\t[DISP_CC_PLL2] = &disp0_cc_pll2.clkr,\n\t[DISP_CC_SLEEP_CLK] = &disp0_cc_sleep_clk.clkr,\n\t[DISP_CC_SLEEP_CLK_SRC] = &disp0_cc_sleep_clk_src.clkr,\n};\n\nstatic struct clk_regmap *disp1_cc_sc8280xp_clocks[] = {\n\t[DISP_CC_MDSS_AHB1_CLK] = &disp1_cc_mdss_ahb1_clk.clkr,\n\t[DISP_CC_MDSS_AHB_CLK] = &disp1_cc_mdss_ahb_clk.clkr,\n\t[DISP_CC_MDSS_AHB_CLK_SRC] = &disp1_cc_mdss_ahb_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_CLK] = &disp1_cc_mdss_byte0_clk.clkr,\n\t[DISP_CC_MDSS_BYTE0_CLK_SRC] = &disp1_cc_mdss_byte0_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_DIV_CLK_SRC] = &disp1_cc_mdss_byte0_div_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE0_INTF_CLK] = &disp1_cc_mdss_byte0_intf_clk.clkr,\n\t[DISP_CC_MDSS_BYTE1_CLK] = &disp1_cc_mdss_byte1_clk.clkr,\n\t[DISP_CC_MDSS_BYTE1_CLK_SRC] = &disp1_cc_mdss_byte1_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE1_DIV_CLK_SRC] = &disp1_cc_mdss_byte1_div_clk_src.clkr,\n\t[DISP_CC_MDSS_BYTE1_INTF_CLK] = &disp1_cc_mdss_byte1_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_AUX_CLK] = &disp1_cc_mdss_dptx0_aux_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_AUX_CLK_SRC] = &disp1_cc_mdss_dptx0_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_LINK_CLK] = &disp1_cc_mdss_dptx0_link_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_LINK_CLK_SRC] = &disp1_cc_mdss_dptx0_link_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_LINK_DIV_CLK_SRC] = &disp1_cc_mdss_dptx0_link_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_LINK_INTF_CLK] = &disp1_cc_mdss_dptx0_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_PIXEL0_CLK] = &disp1_cc_mdss_dptx0_pixel0_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC] = &disp1_cc_mdss_dptx0_pixel0_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_PIXEL1_CLK] = &disp1_cc_mdss_dptx0_pixel1_clk.clkr,\n\t[DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC] = &disp1_cc_mdss_dptx0_pixel1_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX0_USB_ROUTER_LINK_INTF_CLK] = &disp1_cc_mdss_dptx0_usb_router_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_AUX_CLK] = &disp1_cc_mdss_dptx1_aux_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_AUX_CLK_SRC] = &disp1_cc_mdss_dptx1_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_LINK_CLK] = &disp1_cc_mdss_dptx1_link_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_LINK_CLK_SRC] = &disp1_cc_mdss_dptx1_link_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_LINK_DIV_CLK_SRC] = &disp1_cc_mdss_dptx1_link_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_LINK_INTF_CLK] = &disp1_cc_mdss_dptx1_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_PIXEL0_CLK] = &disp1_cc_mdss_dptx1_pixel0_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC] = &disp1_cc_mdss_dptx1_pixel0_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_PIXEL1_CLK] = &disp1_cc_mdss_dptx1_pixel1_clk.clkr,\n\t[DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC] = &disp1_cc_mdss_dptx1_pixel1_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX1_USB_ROUTER_LINK_INTF_CLK] = &disp1_cc_mdss_dptx1_usb_router_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_AUX_CLK] = &disp1_cc_mdss_dptx2_aux_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_AUX_CLK_SRC] = &disp1_cc_mdss_dptx2_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX2_LINK_CLK] = &disp1_cc_mdss_dptx2_link_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_LINK_CLK_SRC] = &disp1_cc_mdss_dptx2_link_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX2_LINK_DIV_CLK_SRC] = &disp1_cc_mdss_dptx2_link_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX2_LINK_INTF_CLK] = &disp1_cc_mdss_dptx2_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_PIXEL0_CLK] = &disp1_cc_mdss_dptx2_pixel0_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC] = &disp1_cc_mdss_dptx2_pixel0_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX2_PIXEL1_CLK] = &disp1_cc_mdss_dptx2_pixel1_clk.clkr,\n\t[DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC] = &disp1_cc_mdss_dptx2_pixel1_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX3_AUX_CLK] = &disp1_cc_mdss_dptx3_aux_clk.clkr,\n\t[DISP_CC_MDSS_DPTX3_AUX_CLK_SRC] = &disp1_cc_mdss_dptx3_aux_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX3_LINK_CLK] = &disp1_cc_mdss_dptx3_link_clk.clkr,\n\t[DISP_CC_MDSS_DPTX3_LINK_CLK_SRC] = &disp1_cc_mdss_dptx3_link_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX3_LINK_DIV_CLK_SRC] = &disp1_cc_mdss_dptx3_link_div_clk_src.clkr,\n\t[DISP_CC_MDSS_DPTX3_LINK_INTF_CLK] = &disp1_cc_mdss_dptx3_link_intf_clk.clkr,\n\t[DISP_CC_MDSS_DPTX3_PIXEL0_CLK] = &disp1_cc_mdss_dptx3_pixel0_clk.clkr,\n\t[DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC] = &disp1_cc_mdss_dptx3_pixel0_clk_src.clkr,\n\t[DISP_CC_MDSS_ESC0_CLK] = &disp1_cc_mdss_esc0_clk.clkr,\n\t[DISP_CC_MDSS_ESC0_CLK_SRC] = &disp1_cc_mdss_esc0_clk_src.clkr,\n\t[DISP_CC_MDSS_ESC1_CLK] = &disp1_cc_mdss_esc1_clk.clkr,\n\t[DISP_CC_MDSS_ESC1_CLK_SRC] = &disp1_cc_mdss_esc1_clk_src.clkr,\n\t[DISP_CC_MDSS_MDP1_CLK] = &disp1_cc_mdss_mdp1_clk.clkr,\n\t[DISP_CC_MDSS_MDP_CLK] = &disp1_cc_mdss_mdp_clk.clkr,\n\t[DISP_CC_MDSS_MDP_CLK_SRC] = &disp1_cc_mdss_mdp_clk_src.clkr,\n\t[DISP_CC_MDSS_MDP_LUT1_CLK] = &disp1_cc_mdss_mdp_lut1_clk.clkr,\n\t[DISP_CC_MDSS_MDP_LUT_CLK] = &disp1_cc_mdss_mdp_lut_clk.clkr,\n\t[DISP_CC_MDSS_NON_GDSC_AHB_CLK] = &disp1_cc_mdss_non_gdsc_ahb_clk.clkr,\n\t[DISP_CC_MDSS_PCLK0_CLK] = &disp1_cc_mdss_pclk0_clk.clkr,\n\t[DISP_CC_MDSS_PCLK0_CLK_SRC] = &disp1_cc_mdss_pclk0_clk_src.clkr,\n\t[DISP_CC_MDSS_PCLK1_CLK] = &disp1_cc_mdss_pclk1_clk.clkr,\n\t[DISP_CC_MDSS_PCLK1_CLK_SRC] = &disp1_cc_mdss_pclk1_clk_src.clkr,\n\t[DISP_CC_MDSS_ROT1_CLK] = &disp1_cc_mdss_rot1_clk.clkr,\n\t[DISP_CC_MDSS_ROT_CLK] = &disp1_cc_mdss_rot_clk.clkr,\n\t[DISP_CC_MDSS_ROT_CLK_SRC] = &disp1_cc_mdss_rot_clk_src.clkr,\n\t[DISP_CC_MDSS_RSCC_AHB_CLK] = &disp1_cc_mdss_rscc_ahb_clk.clkr,\n\t[DISP_CC_MDSS_RSCC_VSYNC_CLK] = &disp1_cc_mdss_rscc_vsync_clk.clkr,\n\t[DISP_CC_MDSS_VSYNC1_CLK] = &disp1_cc_mdss_vsync1_clk.clkr,\n\t[DISP_CC_MDSS_VSYNC_CLK] = &disp1_cc_mdss_vsync_clk.clkr,\n\t[DISP_CC_MDSS_VSYNC_CLK_SRC] = &disp1_cc_mdss_vsync_clk_src.clkr,\n\t[DISP_CC_PLL0] = &disp1_cc_pll0.clkr,\n\t[DISP_CC_PLL1] = &disp1_cc_pll1.clkr,\n\t[DISP_CC_PLL1_OUT_EVEN] = &disp1_cc_pll1_out_even.clkr,\n\t[DISP_CC_PLL2] = &disp1_cc_pll2.clkr,\n\t[DISP_CC_SLEEP_CLK] = &disp1_cc_sleep_clk.clkr,\n\t[DISP_CC_SLEEP_CLK_SRC] = &disp1_cc_sleep_clk_src.clkr,\n};\n\nstatic const struct qcom_reset_map disp_cc_sc8280xp_resets[] = {\n\t[DISP_CC_MDSS_CORE_BCR] = { 0x2000 },\n\t[DISP_CC_MDSS_RSCC_BCR] = { 0x4000 },\n};\n\nstatic struct gdsc disp0_mdss_gdsc = {\n\t.gdscr = 0x3000,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0xf,\n\t.pd = {\n\t\t.name = \"disp0_mdss_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc disp1_mdss_gdsc = {\n\t.gdscr = 0x3000,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0xf,\n\t.pd = {\n\t\t.name = \"disp1_mdss_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc disp0_mdss_int2_gdsc = {\n\t.gdscr = 0xa000,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0xf,\n\t.pd = {\n\t\t.name = \"disp0_mdss_int2_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc disp1_mdss_int2_gdsc = {\n\t.gdscr = 0xa000,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0xf,\n\t.pd = {\n\t\t.name = \"disp1_mdss_int2_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc *disp0_cc_sc8280xp_gdscs[] = {\n\t[MDSS_GDSC] = &disp0_mdss_gdsc,\n\t[MDSS_INT2_GDSC] = &disp0_mdss_int2_gdsc,\n};\n\nstatic struct gdsc *disp1_cc_sc8280xp_gdscs[] = {\n\t[MDSS_GDSC] = &disp1_mdss_gdsc,\n\t[MDSS_INT2_GDSC] = &disp1_mdss_int2_gdsc,\n};\n\nstatic const struct regmap_config disp_cc_sc8280xp_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x10000,\n\t.fast_io = true,\n};\n\nstatic struct qcom_cc_desc disp0_cc_sc8280xp_desc = {\n\t.config = &disp_cc_sc8280xp_regmap_config,\n\t.clks = disp0_cc_sc8280xp_clocks,\n\t.num_clks = ARRAY_SIZE(disp0_cc_sc8280xp_clocks),\n\t.resets = disp_cc_sc8280xp_resets,\n\t.num_resets = ARRAY_SIZE(disp_cc_sc8280xp_resets),\n\t.gdscs = disp0_cc_sc8280xp_gdscs,\n\t.num_gdscs = ARRAY_SIZE(disp0_cc_sc8280xp_gdscs),\n};\n\nstatic struct qcom_cc_desc disp1_cc_sc8280xp_desc = {\n\t.config = &disp_cc_sc8280xp_regmap_config,\n\t.clks = disp1_cc_sc8280xp_clocks,\n\t.num_clks = ARRAY_SIZE(disp1_cc_sc8280xp_clocks),\n\t.resets = disp_cc_sc8280xp_resets,\n\t.num_resets = ARRAY_SIZE(disp_cc_sc8280xp_resets),\n\t.gdscs = disp1_cc_sc8280xp_gdscs,\n\t.num_gdscs = ARRAY_SIZE(disp1_cc_sc8280xp_gdscs),\n};\n\n#define clkr_to_alpha_clk_pll(_clkr) container_of(_clkr, struct clk_alpha_pll, clkr)\n\nstatic int disp_cc_sc8280xp_probe(struct platform_device *pdev)\n{\n\tconst struct qcom_cc_desc *desc;\n\tstruct regmap *regmap;\n\tint ret;\n\n\tdesc = device_get_match_data(&pdev->dev);\n\n\tret = devm_pm_runtime_enable(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = devm_pm_clk_create(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = pm_clk_add(&pdev->dev, NULL);\n\tif (ret < 0) {\n\t\tdev_err(&pdev->dev, \"failed to acquire ahb clock\\n\");\n\t\treturn ret;\n\t}\n\n\tret = pm_runtime_resume_and_get(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tregmap = qcom_cc_map(pdev, desc);\n\tif (IS_ERR(regmap)) {\n\t\tret = PTR_ERR(regmap);\n\t\tgoto out_pm_runtime_put;\n\t}\n\n\tclk_lucid_pll_configure(clkr_to_alpha_clk_pll(desc->clks[DISP_CC_PLL0]), regmap, &disp_cc_pll0_config);\n\tclk_lucid_pll_configure(clkr_to_alpha_clk_pll(desc->clks[DISP_CC_PLL1]), regmap, &disp_cc_pll1_config);\n\tclk_lucid_pll_configure(clkr_to_alpha_clk_pll(desc->clks[DISP_CC_PLL2]), regmap, &disp_cc_pll2_config);\n\n\tret = qcom_cc_really_probe(pdev, desc, regmap);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Failed to register display clock controller\\n\");\n\t\tgoto out_pm_runtime_put;\n\t}\n\n\t \n\tregmap_update_bits(regmap, 0x605c, BIT(0), BIT(0));\n\nout_pm_runtime_put:\n\tpm_runtime_put_sync(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic const struct of_device_id disp_cc_sc8280xp_match_table[] = {\n\t{ .compatible = \"qcom,sc8280xp-dispcc0\", .data = &disp0_cc_sc8280xp_desc },\n\t{ .compatible = \"qcom,sc8280xp-dispcc1\", .data = &disp1_cc_sc8280xp_desc },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, disp_cc_sc8280xp_match_table);\n\nstatic struct platform_driver disp_cc_sc8280xp_driver = {\n\t.probe = disp_cc_sc8280xp_probe,\n\t.driver = {\n\t\t.name = \"disp_cc-sc8280xp\",\n\t\t.of_match_table = disp_cc_sc8280xp_match_table,\n\t},\n};\n\nstatic int __init disp_cc_sc8280xp_init(void)\n{\n\treturn platform_driver_register(&disp_cc_sc8280xp_driver);\n}\nsubsys_initcall(disp_cc_sc8280xp_init);\n\nstatic void __exit disp_cc_sc8280xp_exit(void)\n{\n\tplatform_driver_unregister(&disp_cc_sc8280xp_driver);\n}\nmodule_exit(disp_cc_sc8280xp_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm SC8280XP dispcc driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}