<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="UART_LED_Subsystem_led_ctl_0_0_synth_1" LaunchDir="C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/UART_LED_Subsystem_led_ctl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="UART_LED_Subsystem_meta_harden_1_0_synth_1" LaunchDir="C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/UART_LED_Subsystem_meta_harden_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="UART_LED_Subsystem_meta_harden_2_0_synth_1" LaunchDir="C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/UART_LED_Subsystem_meta_harden_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="UART_LED_Subsystem_meta_harden_1_0_synth_1"/>
	</Run>
	<Run Id="UART_LED_Subsystem_util_ds_buf_0_0_synth_1" LaunchDir="C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/UART_LED_Subsystem_util_ds_buf_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="UART_LED_Subsystem_uart_baud_gen_0_0_synth_1" LaunchDir="C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/UART_LED_Subsystem_uart_baud_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="UART_LED_Subsystem_uart_rx_ctl_0_0_synth_1" LaunchDir="C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/UART_LED_Subsystem_uart_rx_ctl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="UART_LED_Subsystem_meta_harden_0_0_synth_1" LaunchDir="C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/UART_LED_Subsystem_meta_harden_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="UART_LED_Subsystem_meta_harden_1_0_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="UART_LED_Subsystem_led_ctl_0_0_synth_1"/>
		<Parent Id="UART_LED_Subsystem_meta_harden_1_0_synth_1"/>
		<Parent Id="UART_LED_Subsystem_meta_harden_2_0_synth_1"/>
		<Parent Id="UART_LED_Subsystem_util_ds_buf_0_0_synth_1"/>
		<Parent Id="UART_LED_Subsystem_uart_baud_gen_0_0_synth_1"/>
		<Parent Id="UART_LED_Subsystem_uart_rx_ctl_0_0_synth_1"/>
		<Parent Id="UART_LED_Subsystem_meta_harden_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/KCU105/verilog/UART_LED_Subsystem.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="UART_LED_Subsystem_led_ctl_0_0_synth_1"/>
		<Parent Id="UART_LED_Subsystem_meta_harden_1_0_synth_1"/>
		<Parent Id="UART_LED_Subsystem_meta_harden_2_0_synth_1"/>
		<Parent Id="UART_LED_Subsystem_util_ds_buf_0_0_synth_1"/>
		<Parent Id="UART_LED_Subsystem_uart_baud_gen_0_0_synth_1"/>
		<Parent Id="UART_LED_Subsystem_uart_rx_ctl_0_0_synth_1"/>
		<Parent Id="UART_LED_Subsystem_meta_harden_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

