#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f4804d01d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001f480544350_0 .net "PC", 31 0, v000001f48050a220_0;  1 drivers
v000001f480544490_0 .var "clk", 0 0;
v000001f4805447b0_0 .net "clkout", 0 0, L_000001f480541b40;  1 drivers
v000001f4805448f0_0 .net "cycles_consumed", 31 0, v000001f480544530_0;  1 drivers
v000001f480544990_0 .var "rst", 0 0;
S_000001f4804d04f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001f4804d01d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001f4804ee8d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f4804ee908 .param/l "add" 0 4 5, C4<100000>;
P_000001f4804ee940 .param/l "addi" 0 4 8, C4<001000>;
P_000001f4804ee978 .param/l "addu" 0 4 5, C4<100001>;
P_000001f4804ee9b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001f4804ee9e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f4804eea20 .param/l "beq" 0 4 10, C4<000100>;
P_000001f4804eea58 .param/l "bne" 0 4 10, C4<000101>;
P_000001f4804eea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f4804eeac8 .param/l "j" 0 4 12, C4<000010>;
P_000001f4804eeb00 .param/l "jal" 0 4 12, C4<000011>;
P_000001f4804eeb38 .param/l "jr" 0 4 6, C4<001000>;
P_000001f4804eeb70 .param/l "lw" 0 4 8, C4<100011>;
P_000001f4804eeba8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f4804eebe0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f4804eec18 .param/l "ori" 0 4 8, C4<001101>;
P_000001f4804eec50 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f4804eec88 .param/l "sll" 0 4 6, C4<000000>;
P_000001f4804eecc0 .param/l "slt" 0 4 5, C4<101010>;
P_000001f4804eecf8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f4804eed30 .param/l "srl" 0 4 6, C4<000010>;
P_000001f4804eed68 .param/l "sub" 0 4 5, C4<100010>;
P_000001f4804eeda0 .param/l "subu" 0 4 5, C4<100011>;
P_000001f4804eedd8 .param/l "sw" 0 4 8, C4<101011>;
P_000001f4804eee10 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f4804eee48 .param/l "xori" 0 4 8, C4<001110>;
L_000001f4805418a0 .functor NOT 1, v000001f480544990_0, C4<0>, C4<0>, C4<0>;
L_000001f480540db0 .functor NOT 1, v000001f480544990_0, C4<0>, C4<0>, C4<0>;
L_000001f4805410c0 .functor NOT 1, v000001f480544990_0, C4<0>, C4<0>, C4<0>;
L_000001f480540f00 .functor NOT 1, v000001f480544990_0, C4<0>, C4<0>, C4<0>;
L_000001f480541520 .functor NOT 1, v000001f480544990_0, C4<0>, C4<0>, C4<0>;
L_000001f480541590 .functor NOT 1, v000001f480544990_0, C4<0>, C4<0>, C4<0>;
L_000001f480541910 .functor NOT 1, v000001f480544990_0, C4<0>, C4<0>, C4<0>;
L_000001f480541a60 .functor NOT 1, v000001f480544990_0, C4<0>, C4<0>, C4<0>;
L_000001f480541b40 .functor OR 1, v000001f480544490_0, v000001f4804d8ec0_0, C4<0>, C4<0>;
L_000001f480541600 .functor OR 1, L_000001f48058fa80, L_000001f480590340, C4<0>, C4<0>;
L_000001f480540cd0 .functor AND 1, L_000001f48058f620, L_000001f48058fbc0, C4<1>, C4<1>;
L_000001f480541050 .functor NOT 1, v000001f480544990_0, C4<0>, C4<0>, C4<0>;
L_000001f480541670 .functor OR 1, L_000001f48058f260, L_000001f48058e9a0, C4<0>, C4<0>;
L_000001f480541130 .functor OR 1, L_000001f480541670, L_000001f48058f8a0, C4<0>, C4<0>;
L_000001f480540f70 .functor OR 1, L_000001f48058eea0, L_000001f4805a4930, C4<0>, C4<0>;
L_000001f4805417c0 .functor AND 1, L_000001f480590700, L_000001f480540f70, C4<1>, C4<1>;
L_000001f480541980 .functor OR 1, L_000001f4805a6550, L_000001f4805a6190, C4<0>, C4<0>;
L_000001f4805412f0 .functor AND 1, L_000001f4805a5bf0, L_000001f480541980, C4<1>, C4<1>;
L_000001f480541360 .functor NOT 1, L_000001f480541b40, C4<0>, C4<0>, C4<0>;
v000001f4805090a0_0 .net "ALUOp", 3 0, v000001f4804d8c40_0;  1 drivers
v000001f480509140_0 .net "ALUResult", 31 0, v000001f480509b40_0;  1 drivers
v000001f480509280_0 .net "ALUSrc", 0 0, v000001f4804d7e80_0;  1 drivers
v000001f48050d5c0_0 .net "ALUin2", 31 0, L_000001f4805a6410;  1 drivers
v000001f48050cf80_0 .net "MemReadEn", 0 0, v000001f4804d87e0_0;  1 drivers
v000001f48050d7a0_0 .net "MemWriteEn", 0 0, v000001f4804d7de0_0;  1 drivers
v000001f48050d340_0 .net "MemtoReg", 0 0, v000001f4804d9500_0;  1 drivers
v000001f48050d980_0 .net "PC", 31 0, v000001f48050a220_0;  alias, 1 drivers
v000001f48050ea60_0 .net "PCPlus1", 31 0, L_000001f48058e900;  1 drivers
v000001f48050e6a0_0 .net "PCsrc", 0 0, v000001f480509640_0;  1 drivers
v000001f48050e560_0 .net "RegDst", 0 0, v000001f4804d7f20_0;  1 drivers
v000001f48050e740_0 .net "RegWriteEn", 0 0, v000001f4804d8ce0_0;  1 drivers
v000001f48050eb00_0 .net "WriteRegister", 4 0, L_000001f48058ecc0;  1 drivers
v000001f48050d840_0 .net *"_ivl_0", 0 0, L_000001f4805418a0;  1 drivers
L_000001f480546850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f48050d020_0 .net/2u *"_ivl_10", 4 0, L_000001f480546850;  1 drivers
L_000001f480546c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f48050d520_0 .net *"_ivl_101", 15 0, L_000001f480546c40;  1 drivers
v000001f48050e1a0_0 .net *"_ivl_102", 31 0, L_000001f4805905c0;  1 drivers
L_000001f480546c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f48050e9c0_0 .net *"_ivl_105", 25 0, L_000001f480546c88;  1 drivers
L_000001f480546cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f48050e240_0 .net/2u *"_ivl_106", 31 0, L_000001f480546cd0;  1 drivers
v000001f48050e7e0_0 .net *"_ivl_108", 0 0, L_000001f48058f620;  1 drivers
L_000001f480546d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f48050e2e0_0 .net/2u *"_ivl_110", 5 0, L_000001f480546d18;  1 drivers
v000001f48050dfc0_0 .net *"_ivl_112", 0 0, L_000001f48058fbc0;  1 drivers
v000001f48050e100_0 .net *"_ivl_115", 0 0, L_000001f480540cd0;  1 drivers
v000001f48050ece0_0 .net *"_ivl_116", 47 0, L_000001f48058f3a0;  1 drivers
L_000001f480546d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f48050dde0_0 .net *"_ivl_119", 15 0, L_000001f480546d60;  1 drivers
L_000001f480546898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f48050d660_0 .net/2u *"_ivl_12", 5 0, L_000001f480546898;  1 drivers
v000001f48050da20_0 .net *"_ivl_120", 47 0, L_000001f48058f6c0;  1 drivers
L_000001f480546da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f48050e380_0 .net *"_ivl_123", 15 0, L_000001f480546da8;  1 drivers
v000001f48050e060_0 .net *"_ivl_125", 0 0, L_000001f48058ef40;  1 drivers
v000001f48050e420_0 .net *"_ivl_126", 31 0, L_000001f48058f760;  1 drivers
v000001f48050dc00_0 .net *"_ivl_128", 47 0, L_000001f48058f1c0;  1 drivers
v000001f48050d700_0 .net *"_ivl_130", 47 0, L_000001f480590480;  1 drivers
v000001f48050dca0_0 .net *"_ivl_132", 47 0, L_000001f480590660;  1 drivers
v000001f48050d160_0 .net *"_ivl_134", 47 0, L_000001f48058ff80;  1 drivers
v000001f48050e4c0_0 .net *"_ivl_14", 0 0, L_000001f480544c10;  1 drivers
v000001f48050dd40_0 .net *"_ivl_140", 0 0, L_000001f480541050;  1 drivers
L_000001f480546e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f48050d2a0_0 .net/2u *"_ivl_142", 31 0, L_000001f480546e38;  1 drivers
L_000001f480546f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f48050d8e0_0 .net/2u *"_ivl_146", 5 0, L_000001f480546f10;  1 drivers
v000001f48050dac0_0 .net *"_ivl_148", 0 0, L_000001f48058f260;  1 drivers
L_000001f480546f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f48050de80_0 .net/2u *"_ivl_150", 5 0, L_000001f480546f58;  1 drivers
v000001f48050d200_0 .net *"_ivl_152", 0 0, L_000001f48058e9a0;  1 drivers
v000001f48050eba0_0 .net *"_ivl_155", 0 0, L_000001f480541670;  1 drivers
L_000001f480546fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f48050d480_0 .net/2u *"_ivl_156", 5 0, L_000001f480546fa0;  1 drivers
v000001f48050e880_0 .net *"_ivl_158", 0 0, L_000001f48058f8a0;  1 drivers
L_000001f4805468e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f48050df20_0 .net/2u *"_ivl_16", 4 0, L_000001f4805468e0;  1 drivers
v000001f48050db60_0 .net *"_ivl_161", 0 0, L_000001f480541130;  1 drivers
L_000001f480546fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f48050ec40_0 .net/2u *"_ivl_162", 15 0, L_000001f480546fe8;  1 drivers
v000001f48050e600_0 .net *"_ivl_164", 31 0, L_000001f48058ed60;  1 drivers
v000001f48050e920_0 .net *"_ivl_167", 0 0, L_000001f48058eae0;  1 drivers
v000001f48050d0c0_0 .net *"_ivl_168", 15 0, L_000001f48058ee00;  1 drivers
v000001f48050ed80_0 .net *"_ivl_170", 31 0, L_000001f48058fc60;  1 drivers
v000001f48050ee20_0 .net *"_ivl_174", 31 0, L_000001f480590020;  1 drivers
L_000001f480547030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f48050d3e0_0 .net *"_ivl_177", 25 0, L_000001f480547030;  1 drivers
L_000001f480547078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f480542480_0 .net/2u *"_ivl_178", 31 0, L_000001f480547078;  1 drivers
v000001f4805436a0_0 .net *"_ivl_180", 0 0, L_000001f480590700;  1 drivers
L_000001f4805470c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f480542840_0 .net/2u *"_ivl_182", 5 0, L_000001f4805470c0;  1 drivers
v000001f480542a20_0 .net *"_ivl_184", 0 0, L_000001f48058eea0;  1 drivers
L_000001f480547108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f4805434c0_0 .net/2u *"_ivl_186", 5 0, L_000001f480547108;  1 drivers
v000001f480543e20_0 .net *"_ivl_188", 0 0, L_000001f4805a4930;  1 drivers
v000001f480543ec0_0 .net *"_ivl_19", 4 0, L_000001f480544e90;  1 drivers
v000001f480542340_0 .net *"_ivl_191", 0 0, L_000001f480540f70;  1 drivers
v000001f4805439c0_0 .net *"_ivl_193", 0 0, L_000001f4805417c0;  1 drivers
L_000001f480547150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f480542c00_0 .net/2u *"_ivl_194", 5 0, L_000001f480547150;  1 drivers
v000001f480543560_0 .net *"_ivl_196", 0 0, L_000001f4805a4b10;  1 drivers
L_000001f480547198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f4805420c0_0 .net/2u *"_ivl_198", 31 0, L_000001f480547198;  1 drivers
L_000001f480546808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f480543ba0_0 .net/2u *"_ivl_2", 5 0, L_000001f480546808;  1 drivers
v000001f480542020_0 .net *"_ivl_20", 4 0, L_000001f480545390;  1 drivers
v000001f480543a60_0 .net *"_ivl_200", 31 0, L_000001f4805a5290;  1 drivers
v000001f480542de0_0 .net *"_ivl_204", 31 0, L_000001f4805a4f70;  1 drivers
L_000001f4805471e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f480543100_0 .net *"_ivl_207", 25 0, L_000001f4805471e0;  1 drivers
L_000001f480547228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f480543c40_0 .net/2u *"_ivl_208", 31 0, L_000001f480547228;  1 drivers
v000001f480542160_0 .net *"_ivl_210", 0 0, L_000001f4805a5bf0;  1 drivers
L_000001f480547270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f480543b00_0 .net/2u *"_ivl_212", 5 0, L_000001f480547270;  1 drivers
v000001f480543420_0 .net *"_ivl_214", 0 0, L_000001f4805a6550;  1 drivers
L_000001f4805472b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f4805427a0_0 .net/2u *"_ivl_216", 5 0, L_000001f4805472b8;  1 drivers
v000001f480542e80_0 .net *"_ivl_218", 0 0, L_000001f4805a6190;  1 drivers
v000001f480542ca0_0 .net *"_ivl_221", 0 0, L_000001f480541980;  1 drivers
v000001f480542d40_0 .net *"_ivl_223", 0 0, L_000001f4805412f0;  1 drivers
L_000001f480547300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f480543060_0 .net/2u *"_ivl_224", 5 0, L_000001f480547300;  1 drivers
v000001f480543600_0 .net *"_ivl_226", 0 0, L_000001f4805a5c90;  1 drivers
v000001f480543740_0 .net *"_ivl_228", 31 0, L_000001f4805a5ab0;  1 drivers
v000001f4805428e0_0 .net *"_ivl_24", 0 0, L_000001f4805410c0;  1 drivers
L_000001f480546928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f480542fc0_0 .net/2u *"_ivl_26", 4 0, L_000001f480546928;  1 drivers
v000001f480543240_0 .net *"_ivl_29", 4 0, L_000001f480545890;  1 drivers
v000001f480543ce0_0 .net *"_ivl_32", 0 0, L_000001f480540f00;  1 drivers
L_000001f480546970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f480543d80_0 .net/2u *"_ivl_34", 4 0, L_000001f480546970;  1 drivers
v000001f4805437e0_0 .net *"_ivl_37", 4 0, L_000001f480545b10;  1 drivers
v000001f480542200_0 .net *"_ivl_40", 0 0, L_000001f480541520;  1 drivers
L_000001f4805469b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f480542520_0 .net/2u *"_ivl_42", 15 0, L_000001f4805469b8;  1 drivers
v000001f480542980_0 .net *"_ivl_45", 15 0, L_000001f48058fd00;  1 drivers
v000001f4805432e0_0 .net *"_ivl_48", 0 0, L_000001f480541590;  1 drivers
v000001f480543880_0 .net *"_ivl_5", 5 0, L_000001f480544a30;  1 drivers
L_000001f480546a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f480542f20_0 .net/2u *"_ivl_50", 36 0, L_000001f480546a00;  1 drivers
L_000001f480546a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4805425c0_0 .net/2u *"_ivl_52", 31 0, L_000001f480546a48;  1 drivers
v000001f480543920_0 .net *"_ivl_55", 4 0, L_000001f48058f580;  1 drivers
v000001f4805431a0_0 .net *"_ivl_56", 36 0, L_000001f48058f940;  1 drivers
v000001f4805422a0_0 .net *"_ivl_58", 36 0, L_000001f48058f800;  1 drivers
v000001f4805423e0_0 .net *"_ivl_62", 0 0, L_000001f480541910;  1 drivers
L_000001f480546a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f480542660_0 .net/2u *"_ivl_64", 5 0, L_000001f480546a90;  1 drivers
v000001f480543380_0 .net *"_ivl_67", 5 0, L_000001f48058ec20;  1 drivers
v000001f480542700_0 .net *"_ivl_70", 0 0, L_000001f480541a60;  1 drivers
L_000001f480546ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f480542ac0_0 .net/2u *"_ivl_72", 57 0, L_000001f480546ad8;  1 drivers
L_000001f480546b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f480542b60_0 .net/2u *"_ivl_74", 31 0, L_000001f480546b20;  1 drivers
v000001f480545430_0 .net *"_ivl_77", 25 0, L_000001f48058f080;  1 drivers
v000001f480544cb0_0 .net *"_ivl_78", 57 0, L_000001f48058eb80;  1 drivers
v000001f480545c50_0 .net *"_ivl_8", 0 0, L_000001f480540db0;  1 drivers
v000001f480544fd0_0 .net *"_ivl_80", 57 0, L_000001f4805903e0;  1 drivers
L_000001f480546b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f480544f30_0 .net/2u *"_ivl_84", 31 0, L_000001f480546b68;  1 drivers
L_000001f480546bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f4805445d0_0 .net/2u *"_ivl_88", 5 0, L_000001f480546bb0;  1 drivers
v000001f480544d50_0 .net *"_ivl_90", 0 0, L_000001f48058fa80;  1 drivers
L_000001f480546bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f480545250_0 .net/2u *"_ivl_92", 5 0, L_000001f480546bf8;  1 drivers
v000001f480544210_0 .net *"_ivl_94", 0 0, L_000001f480590340;  1 drivers
v000001f480545d90_0 .net *"_ivl_97", 0 0, L_000001f480541600;  1 drivers
v000001f480544850_0 .net *"_ivl_98", 47 0, L_000001f48058fda0;  1 drivers
v000001f480545930_0 .net "adderResult", 31 0, L_000001f48058f120;  1 drivers
v000001f480545cf0_0 .net "address", 31 0, L_000001f48058f4e0;  1 drivers
v000001f4805443f0_0 .net "clk", 0 0, L_000001f480541b40;  alias, 1 drivers
v000001f480544530_0 .var "cycles_consumed", 31 0;
v000001f480544b70_0 .net "extImm", 31 0, L_000001f480590520;  1 drivers
v000001f480544710_0 .net "funct", 5 0, L_000001f48058e860;  1 drivers
v000001f480545bb0_0 .net "hlt", 0 0, v000001f4804d8ec0_0;  1 drivers
v000001f4805452f0_0 .net "imm", 15 0, L_000001f48058f300;  1 drivers
v000001f480545070_0 .net "immediate", 31 0, L_000001f4805a6230;  1 drivers
v000001f480545ed0_0 .net "input_clk", 0 0, v000001f480544490_0;  1 drivers
v000001f480544030_0 .net "instruction", 31 0, L_000001f48058fee0;  1 drivers
v000001f480545110_0 .net "memoryReadData", 31 0, v000001f48050a0e0_0;  1 drivers
v000001f4805454d0_0 .net "nextPC", 31 0, L_000001f4805900c0;  1 drivers
v000001f4805440d0_0 .net "opcode", 5 0, L_000001f480545750;  1 drivers
v000001f4805451b0_0 .net "rd", 4 0, L_000001f4805457f0;  1 drivers
v000001f480544670_0 .net "readData1", 31 0, L_000001f480540c60;  1 drivers
v000001f480545610_0 .net "readData1_w", 31 0, L_000001f4805a65f0;  1 drivers
v000001f4805456b0_0 .net "readData2", 31 0, L_000001f480540d40;  1 drivers
v000001f480545570_0 .net "rs", 4 0, L_000001f4805459d0;  1 drivers
v000001f480544170_0 .net "rst", 0 0, v000001f480544990_0;  1 drivers
v000001f4805442b0_0 .net "rt", 4 0, L_000001f48058efe0;  1 drivers
v000001f480545e30_0 .net "shamt", 31 0, L_000001f4805902a0;  1 drivers
v000001f480545a70_0 .net "wire_instruction", 31 0, L_000001f480540e90;  1 drivers
v000001f480544ad0_0 .net "writeData", 31 0, L_000001f4805a62d0;  1 drivers
v000001f480544df0_0 .net "zero", 0 0, L_000001f4805a5970;  1 drivers
L_000001f480544a30 .part L_000001f48058fee0, 26, 6;
L_000001f480545750 .functor MUXZ 6, L_000001f480544a30, L_000001f480546808, L_000001f4805418a0, C4<>;
L_000001f480544c10 .cmp/eq 6, L_000001f480545750, L_000001f480546898;
L_000001f480544e90 .part L_000001f48058fee0, 11, 5;
L_000001f480545390 .functor MUXZ 5, L_000001f480544e90, L_000001f4805468e0, L_000001f480544c10, C4<>;
L_000001f4805457f0 .functor MUXZ 5, L_000001f480545390, L_000001f480546850, L_000001f480540db0, C4<>;
L_000001f480545890 .part L_000001f48058fee0, 21, 5;
L_000001f4805459d0 .functor MUXZ 5, L_000001f480545890, L_000001f480546928, L_000001f4805410c0, C4<>;
L_000001f480545b10 .part L_000001f48058fee0, 16, 5;
L_000001f48058efe0 .functor MUXZ 5, L_000001f480545b10, L_000001f480546970, L_000001f480540f00, C4<>;
L_000001f48058fd00 .part L_000001f48058fee0, 0, 16;
L_000001f48058f300 .functor MUXZ 16, L_000001f48058fd00, L_000001f4805469b8, L_000001f480541520, C4<>;
L_000001f48058f580 .part L_000001f48058fee0, 6, 5;
L_000001f48058f940 .concat [ 5 32 0 0], L_000001f48058f580, L_000001f480546a48;
L_000001f48058f800 .functor MUXZ 37, L_000001f48058f940, L_000001f480546a00, L_000001f480541590, C4<>;
L_000001f4805902a0 .part L_000001f48058f800, 0, 32;
L_000001f48058ec20 .part L_000001f48058fee0, 0, 6;
L_000001f48058e860 .functor MUXZ 6, L_000001f48058ec20, L_000001f480546a90, L_000001f480541910, C4<>;
L_000001f48058f080 .part L_000001f48058fee0, 0, 26;
L_000001f48058eb80 .concat [ 26 32 0 0], L_000001f48058f080, L_000001f480546b20;
L_000001f4805903e0 .functor MUXZ 58, L_000001f48058eb80, L_000001f480546ad8, L_000001f480541a60, C4<>;
L_000001f48058f4e0 .part L_000001f4805903e0, 0, 32;
L_000001f48058e900 .arith/sum 32, v000001f48050a220_0, L_000001f480546b68;
L_000001f48058fa80 .cmp/eq 6, L_000001f480545750, L_000001f480546bb0;
L_000001f480590340 .cmp/eq 6, L_000001f480545750, L_000001f480546bf8;
L_000001f48058fda0 .concat [ 32 16 0 0], L_000001f48058f4e0, L_000001f480546c40;
L_000001f4805905c0 .concat [ 6 26 0 0], L_000001f480545750, L_000001f480546c88;
L_000001f48058f620 .cmp/eq 32, L_000001f4805905c0, L_000001f480546cd0;
L_000001f48058fbc0 .cmp/eq 6, L_000001f48058e860, L_000001f480546d18;
L_000001f48058f3a0 .concat [ 32 16 0 0], L_000001f480540c60, L_000001f480546d60;
L_000001f48058f6c0 .concat [ 32 16 0 0], v000001f48050a220_0, L_000001f480546da8;
L_000001f48058ef40 .part L_000001f48058f300, 15, 1;
LS_000001f48058f760_0_0 .concat [ 1 1 1 1], L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40;
LS_000001f48058f760_0_4 .concat [ 1 1 1 1], L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40;
LS_000001f48058f760_0_8 .concat [ 1 1 1 1], L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40;
LS_000001f48058f760_0_12 .concat [ 1 1 1 1], L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40;
LS_000001f48058f760_0_16 .concat [ 1 1 1 1], L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40;
LS_000001f48058f760_0_20 .concat [ 1 1 1 1], L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40;
LS_000001f48058f760_0_24 .concat [ 1 1 1 1], L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40;
LS_000001f48058f760_0_28 .concat [ 1 1 1 1], L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40, L_000001f48058ef40;
LS_000001f48058f760_1_0 .concat [ 4 4 4 4], LS_000001f48058f760_0_0, LS_000001f48058f760_0_4, LS_000001f48058f760_0_8, LS_000001f48058f760_0_12;
LS_000001f48058f760_1_4 .concat [ 4 4 4 4], LS_000001f48058f760_0_16, LS_000001f48058f760_0_20, LS_000001f48058f760_0_24, LS_000001f48058f760_0_28;
L_000001f48058f760 .concat [ 16 16 0 0], LS_000001f48058f760_1_0, LS_000001f48058f760_1_4;
L_000001f48058f1c0 .concat [ 16 32 0 0], L_000001f48058f300, L_000001f48058f760;
L_000001f480590480 .arith/sum 48, L_000001f48058f6c0, L_000001f48058f1c0;
L_000001f480590660 .functor MUXZ 48, L_000001f480590480, L_000001f48058f3a0, L_000001f480540cd0, C4<>;
L_000001f48058ff80 .functor MUXZ 48, L_000001f480590660, L_000001f48058fda0, L_000001f480541600, C4<>;
L_000001f48058f120 .part L_000001f48058ff80, 0, 32;
L_000001f4805900c0 .functor MUXZ 32, L_000001f48058e900, L_000001f48058f120, v000001f480509640_0, C4<>;
L_000001f48058fee0 .functor MUXZ 32, L_000001f480540e90, L_000001f480546e38, L_000001f480541050, C4<>;
L_000001f48058f260 .cmp/eq 6, L_000001f480545750, L_000001f480546f10;
L_000001f48058e9a0 .cmp/eq 6, L_000001f480545750, L_000001f480546f58;
L_000001f48058f8a0 .cmp/eq 6, L_000001f480545750, L_000001f480546fa0;
L_000001f48058ed60 .concat [ 16 16 0 0], L_000001f48058f300, L_000001f480546fe8;
L_000001f48058eae0 .part L_000001f48058f300, 15, 1;
LS_000001f48058ee00_0_0 .concat [ 1 1 1 1], L_000001f48058eae0, L_000001f48058eae0, L_000001f48058eae0, L_000001f48058eae0;
LS_000001f48058ee00_0_4 .concat [ 1 1 1 1], L_000001f48058eae0, L_000001f48058eae0, L_000001f48058eae0, L_000001f48058eae0;
LS_000001f48058ee00_0_8 .concat [ 1 1 1 1], L_000001f48058eae0, L_000001f48058eae0, L_000001f48058eae0, L_000001f48058eae0;
LS_000001f48058ee00_0_12 .concat [ 1 1 1 1], L_000001f48058eae0, L_000001f48058eae0, L_000001f48058eae0, L_000001f48058eae0;
L_000001f48058ee00 .concat [ 4 4 4 4], LS_000001f48058ee00_0_0, LS_000001f48058ee00_0_4, LS_000001f48058ee00_0_8, LS_000001f48058ee00_0_12;
L_000001f48058fc60 .concat [ 16 16 0 0], L_000001f48058f300, L_000001f48058ee00;
L_000001f480590520 .functor MUXZ 32, L_000001f48058fc60, L_000001f48058ed60, L_000001f480541130, C4<>;
L_000001f480590020 .concat [ 6 26 0 0], L_000001f480545750, L_000001f480547030;
L_000001f480590700 .cmp/eq 32, L_000001f480590020, L_000001f480547078;
L_000001f48058eea0 .cmp/eq 6, L_000001f48058e860, L_000001f4805470c0;
L_000001f4805a4930 .cmp/eq 6, L_000001f48058e860, L_000001f480547108;
L_000001f4805a4b10 .cmp/eq 6, L_000001f480545750, L_000001f480547150;
L_000001f4805a5290 .functor MUXZ 32, L_000001f480590520, L_000001f480547198, L_000001f4805a4b10, C4<>;
L_000001f4805a6230 .functor MUXZ 32, L_000001f4805a5290, L_000001f4805902a0, L_000001f4805417c0, C4<>;
L_000001f4805a4f70 .concat [ 6 26 0 0], L_000001f480545750, L_000001f4805471e0;
L_000001f4805a5bf0 .cmp/eq 32, L_000001f4805a4f70, L_000001f480547228;
L_000001f4805a6550 .cmp/eq 6, L_000001f48058e860, L_000001f480547270;
L_000001f4805a6190 .cmp/eq 6, L_000001f48058e860, L_000001f4805472b8;
L_000001f4805a5c90 .cmp/eq 6, L_000001f480545750, L_000001f480547300;
L_000001f4805a5ab0 .functor MUXZ 32, L_000001f480540c60, v000001f48050a220_0, L_000001f4805a5c90, C4<>;
L_000001f4805a65f0 .functor MUXZ 32, L_000001f4805a5ab0, L_000001f480540d40, L_000001f4805412f0, C4<>;
S_000001f4804d0680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001f4804d04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f4804c6fc0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f480541210 .functor NOT 1, v000001f4804d7e80_0, C4<0>, C4<0>, C4<0>;
v000001f4804d84c0_0 .net *"_ivl_0", 0 0, L_000001f480541210;  1 drivers
v000001f4804d8b00_0 .net "in1", 31 0, L_000001f480540d40;  alias, 1 drivers
v000001f4804d81a0_0 .net "in2", 31 0, L_000001f4805a6230;  alias, 1 drivers
v000001f4804d9460_0 .net "out", 31 0, L_000001f4805a6410;  alias, 1 drivers
v000001f4804d93c0_0 .net "s", 0 0, v000001f4804d7e80_0;  alias, 1 drivers
L_000001f4805a6410 .functor MUXZ 32, L_000001f4805a6230, L_000001f480540d40, L_000001f480541210, C4<>;
S_000001f480474450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001f4804d04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f480540090 .param/l "RType" 0 4 2, C4<000000>;
P_000001f4805400c8 .param/l "add" 0 4 5, C4<100000>;
P_000001f480540100 .param/l "addi" 0 4 8, C4<001000>;
P_000001f480540138 .param/l "addu" 0 4 5, C4<100001>;
P_000001f480540170 .param/l "and_" 0 4 5, C4<100100>;
P_000001f4805401a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f4805401e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f480540218 .param/l "bne" 0 4 10, C4<000101>;
P_000001f480540250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f480540288 .param/l "j" 0 4 12, C4<000010>;
P_000001f4805402c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f4805402f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f480540330 .param/l "lw" 0 4 8, C4<100011>;
P_000001f480540368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f4805403a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f4805403d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f480540410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f480540448 .param/l "sll" 0 4 6, C4<000000>;
P_000001f480540480 .param/l "slt" 0 4 5, C4<101010>;
P_000001f4805404b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f4805404f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f480540528 .param/l "sub" 0 4 5, C4<100010>;
P_000001f480540560 .param/l "subu" 0 4 5, C4<100011>;
P_000001f480540598 .param/l "sw" 0 4 8, C4<101011>;
P_000001f4805405d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f480540608 .param/l "xori" 0 4 8, C4<001110>;
v000001f4804d8c40_0 .var "ALUOp", 3 0;
v000001f4804d7e80_0 .var "ALUSrc", 0 0;
v000001f4804d87e0_0 .var "MemReadEn", 0 0;
v000001f4804d7de0_0 .var "MemWriteEn", 0 0;
v000001f4804d9500_0 .var "MemtoReg", 0 0;
v000001f4804d7f20_0 .var "RegDst", 0 0;
v000001f4804d8ce0_0 .var "RegWriteEn", 0 0;
v000001f4804d7fc0_0 .net "funct", 5 0, L_000001f48058e860;  alias, 1 drivers
v000001f4804d8ec0_0 .var "hlt", 0 0;
v000001f4804d95a0_0 .net "opcode", 5 0, L_000001f480545750;  alias, 1 drivers
v000001f4804d7a20_0 .net "rst", 0 0, v000001f480544990_0;  alias, 1 drivers
E_000001f4804c6a80 .event anyedge, v000001f4804d7a20_0, v000001f4804d95a0_0, v000001f4804d7fc0_0;
S_000001f4804746a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001f4804d04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001f4804c6c40 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001f480540e90 .functor BUFZ 32, L_000001f48058f440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f4804d9280_0 .net "Data_Out", 31 0, L_000001f480540e90;  alias, 1 drivers
v000001f4804d7980 .array "InstMem", 0 1023, 31 0;
v000001f4804d7700_0 .net *"_ivl_0", 31 0, L_000001f48058f440;  1 drivers
v000001f4804d8240_0 .net *"_ivl_3", 9 0, L_000001f48058fe40;  1 drivers
v000001f4804d8f60_0 .net *"_ivl_4", 11 0, L_000001f480590200;  1 drivers
L_000001f480546df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f4804d9140_0 .net *"_ivl_7", 1 0, L_000001f480546df0;  1 drivers
v000001f4804d91e0_0 .net "addr", 31 0, v000001f48050a220_0;  alias, 1 drivers
v000001f4804d77a0_0 .var/i "i", 31 0;
L_000001f48058f440 .array/port v000001f4804d7980, L_000001f480590200;
L_000001f48058fe40 .part v000001f48050a220_0, 0, 10;
L_000001f480590200 .concat [ 10 2 0 0], L_000001f48058fe40, L_000001f480546df0;
S_000001f4804069c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001f4804d04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001f480540c60 .functor BUFZ 32, L_000001f480590160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f480540d40 .functor BUFZ 32, L_000001f48058f9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f4804d7b60_0 .net *"_ivl_0", 31 0, L_000001f480590160;  1 drivers
v000001f4804d7c00_0 .net *"_ivl_10", 6 0, L_000001f48058fb20;  1 drivers
L_000001f480546ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f4804b5190_0 .net *"_ivl_13", 1 0, L_000001f480546ec8;  1 drivers
v000001f4804b3c50_0 .net *"_ivl_2", 6 0, L_000001f48058ea40;  1 drivers
L_000001f480546e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f4805098c0_0 .net *"_ivl_5", 1 0, L_000001f480546e80;  1 drivers
v000001f480509320_0 .net *"_ivl_8", 31 0, L_000001f48058f9e0;  1 drivers
v000001f480508f60_0 .net "clk", 0 0, L_000001f480541b40;  alias, 1 drivers
v000001f480509be0_0 .var/i "i", 31 0;
v000001f48050ad60_0 .net "readData1", 31 0, L_000001f480540c60;  alias, 1 drivers
v000001f48050a720_0 .net "readData2", 31 0, L_000001f480540d40;  alias, 1 drivers
v000001f480509780_0 .net "readRegister1", 4 0, L_000001f4805459d0;  alias, 1 drivers
v000001f4805093c0_0 .net "readRegister2", 4 0, L_000001f48058efe0;  alias, 1 drivers
v000001f480509820 .array "registers", 31 0, 31 0;
v000001f480509460_0 .net "rst", 0 0, v000001f480544990_0;  alias, 1 drivers
v000001f480509960_0 .net "we", 0 0, v000001f4804d8ce0_0;  alias, 1 drivers
v000001f48050a860_0 .net "writeData", 31 0, L_000001f4805a62d0;  alias, 1 drivers
v000001f48050ab80_0 .net "writeRegister", 4 0, L_000001f48058ecc0;  alias, 1 drivers
E_000001f4804c8700/0 .event negedge, v000001f4804d7a20_0;
E_000001f4804c8700/1 .event posedge, v000001f480508f60_0;
E_000001f4804c8700 .event/or E_000001f4804c8700/0, E_000001f4804c8700/1;
L_000001f480590160 .array/port v000001f480509820, L_000001f48058ea40;
L_000001f48058ea40 .concat [ 5 2 0 0], L_000001f4805459d0, L_000001f480546e80;
L_000001f48058f9e0 .array/port v000001f480509820, L_000001f48058fb20;
L_000001f48058fb20 .concat [ 5 2 0 0], L_000001f48058efe0, L_000001f480546ec8;
S_000001f480406b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001f4804069c0;
 .timescale 0 0;
v000001f4804d7ac0_0 .var/i "i", 31 0;
S_000001f480471af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001f4804d04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f4804c9300 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f4805411a0 .functor NOT 1, v000001f4804d7f20_0, C4<0>, C4<0>, C4<0>;
v000001f480509a00_0 .net *"_ivl_0", 0 0, L_000001f4805411a0;  1 drivers
v000001f48050a540_0 .net "in1", 4 0, L_000001f48058efe0;  alias, 1 drivers
v000001f480509c80_0 .net "in2", 4 0, L_000001f4805457f0;  alias, 1 drivers
v000001f48050a9a0_0 .net "out", 4 0, L_000001f48058ecc0;  alias, 1 drivers
v000001f480509d20_0 .net "s", 0 0, v000001f4804d7f20_0;  alias, 1 drivers
L_000001f48058ecc0 .functor MUXZ 5, L_000001f4805457f0, L_000001f48058efe0, L_000001f4805411a0, C4<>;
S_000001f480471c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001f4804d04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f4804c9040 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f480540e20 .functor NOT 1, v000001f4804d9500_0, C4<0>, C4<0>, C4<0>;
v000001f48050a680_0 .net *"_ivl_0", 0 0, L_000001f480540e20;  1 drivers
v000001f48050a7c0_0 .net "in1", 31 0, v000001f480509b40_0;  alias, 1 drivers
v000001f4805091e0_0 .net "in2", 31 0, v000001f48050a0e0_0;  alias, 1 drivers
v000001f480509000_0 .net "out", 31 0, L_000001f4805a62d0;  alias, 1 drivers
v000001f480509500_0 .net "s", 0 0, v000001f4804d9500_0;  alias, 1 drivers
L_000001f4805a62d0 .functor MUXZ 32, v000001f48050a0e0_0, v000001f480509b40_0, L_000001f480540e20, C4<>;
S_000001f48045dd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001f4804d04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f48045df00 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f48045df38 .param/l "AND" 0 9 12, C4<0010>;
P_000001f48045df70 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f48045dfa8 .param/l "OR" 0 9 12, C4<0011>;
P_000001f48045dfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f48045e018 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f48045e050 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f48045e088 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f48045e0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f48045e0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f48045e130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f48045e168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f480547348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f480509fa0_0 .net/2u *"_ivl_0", 31 0, L_000001f480547348;  1 drivers
v000001f48050a400_0 .net "opSel", 3 0, v000001f4804d8c40_0;  alias, 1 drivers
v000001f48050a2c0_0 .net "operand1", 31 0, L_000001f4805a65f0;  alias, 1 drivers
v000001f480509aa0_0 .net "operand2", 31 0, L_000001f4805a6410;  alias, 1 drivers
v000001f480509b40_0 .var "result", 31 0;
v000001f480509dc0_0 .net "zero", 0 0, L_000001f4805a5970;  alias, 1 drivers
E_000001f4804c8940 .event anyedge, v000001f4804d8c40_0, v000001f48050a2c0_0, v000001f4804d9460_0;
L_000001f4805a5970 .cmp/eq 32, v000001f480509b40_0, L_000001f480547348;
S_000001f4804a4950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001f4804d04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001f480540650 .param/l "RType" 0 4 2, C4<000000>;
P_000001f480540688 .param/l "add" 0 4 5, C4<100000>;
P_000001f4805406c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f4805406f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001f480540730 .param/l "and_" 0 4 5, C4<100100>;
P_000001f480540768 .param/l "andi" 0 4 8, C4<001100>;
P_000001f4805407a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f4805407d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f480540810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f480540848 .param/l "j" 0 4 12, C4<000010>;
P_000001f480540880 .param/l "jal" 0 4 12, C4<000011>;
P_000001f4805408b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f4805408f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001f480540928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f480540960 .param/l "or_" 0 4 5, C4<100101>;
P_000001f480540998 .param/l "ori" 0 4 8, C4<001101>;
P_000001f4805409d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f480540a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001f480540a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001f480540a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001f480540ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f480540ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f480540b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001f480540b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001f480540b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f480540bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001f480509640_0 .var "PCsrc", 0 0;
v000001f480509e60_0 .net "funct", 5 0, L_000001f48058e860;  alias, 1 drivers
v000001f480509f00_0 .net "opcode", 5 0, L_000001f480545750;  alias, 1 drivers
v000001f4805095a0_0 .net "operand1", 31 0, L_000001f480540c60;  alias, 1 drivers
v000001f48050a360_0 .net "operand2", 31 0, L_000001f4805a6410;  alias, 1 drivers
v000001f48050a040_0 .net "rst", 0 0, v000001f480544990_0;  alias, 1 drivers
E_000001f4804c9ec0/0 .event anyedge, v000001f4804d7a20_0, v000001f4804d95a0_0, v000001f48050ad60_0, v000001f4804d9460_0;
E_000001f4804c9ec0/1 .event anyedge, v000001f4804d7fc0_0;
E_000001f4804c9ec0 .event/or E_000001f4804c9ec0/0, E_000001f4804c9ec0/1;
S_000001f4804a4ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001f4804d04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f48050a900 .array "DataMem", 0 1023, 31 0;
v000001f48050aae0_0 .net "address", 31 0, v000001f480509b40_0;  alias, 1 drivers
v000001f48050aa40_0 .net "clock", 0 0, L_000001f480541360;  1 drivers
v000001f4805096e0_0 .net "data", 31 0, L_000001f480540d40;  alias, 1 drivers
v000001f48050ac20_0 .var/i "i", 31 0;
v000001f48050a0e0_0 .var "q", 31 0;
v000001f48050ae00_0 .net "rden", 0 0, v000001f4804d87e0_0;  alias, 1 drivers
v000001f48050a180_0 .net "wren", 0 0, v000001f4804d7de0_0;  alias, 1 drivers
E_000001f4804ca000 .event posedge, v000001f48050aa40_0;
S_000001f480541c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001f4804d04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f4804c89c0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f48050acc0_0 .net "PCin", 31 0, L_000001f4805900c0;  alias, 1 drivers
v000001f48050a220_0 .var "PCout", 31 0;
v000001f48050a4a0_0 .net "clk", 0 0, L_000001f480541b40;  alias, 1 drivers
v000001f48050a5e0_0 .net "rst", 0 0, v000001f480544990_0;  alias, 1 drivers
    .scope S_000001f4804a4950;
T_0 ;
    %wait E_000001f4804c9ec0;
    %load/vec4 v000001f48050a040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f480509640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f480509f00_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001f4805095a0_0;
    %load/vec4 v000001f48050a360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001f480509f00_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001f4805095a0_0;
    %load/vec4 v000001f48050a360_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001f480509f00_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001f480509f00_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f480509f00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001f480509e60_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001f480509640_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f480541c20;
T_1 ;
    %wait E_000001f4804c8700;
    %load/vec4 v000001f48050a5e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f48050a220_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f48050acc0_0;
    %assign/vec4 v000001f48050a220_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f4804746a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4804d77a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f4804d77a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f4804d77a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %load/vec4 v000001f4804d77a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4804d77a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4804d7980, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f480474450;
T_3 ;
    %wait E_000001f4804c6a80;
    %load/vec4 v000001f4804d7a20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f4804d8ec0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f4804d7e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f4804d8ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f4804d7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f4804d9500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f4804d87e0_0, 0;
    %assign/vec4 v000001f4804d7f20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f4804d8ec0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f4804d8c40_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f4804d7e80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f4804d8ce0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f4804d7de0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f4804d9500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f4804d87e0_0, 0, 1;
    %store/vec4 v000001f4804d7f20_0, 0, 1;
    %load/vec4 v000001f4804d95a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d8ec0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d7f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d8ce0_0, 0;
    %load/vec4 v000001f4804d7fc0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d7e80_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d7e80_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d8ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d7f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d7e80_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d8ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f4804d7f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d7e80_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d8ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d7e80_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d8ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d7e80_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d8ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d7e80_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d8ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d7e80_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d87e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d8ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d7e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d9500_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d7de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f4804d7e80_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f4804d8c40_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f4804069c0;
T_4 ;
    %wait E_000001f4804c8700;
    %fork t_1, S_000001f480406b50;
    %jmp t_0;
    .scope S_000001f480406b50;
t_1 ;
    %load/vec4 v000001f480509460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4804d7ac0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f4804d7ac0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f4804d7ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f480509820, 0, 4;
    %load/vec4 v000001f4804d7ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f4804d7ac0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f480509960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f48050a860_0;
    %load/vec4 v000001f48050ab80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f480509820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f480509820, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f4804069c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f4804069c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f480509be0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f480509be0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f480509be0_0;
    %ix/getv/s 4, v000001f480509be0_0;
    %load/vec4a v000001f480509820, 4;
    %ix/getv/s 4, v000001f480509be0_0;
    %load/vec4a v000001f480509820, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f480509be0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f480509be0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f48045dd70;
T_6 ;
    %wait E_000001f4804c8940;
    %load/vec4 v000001f48050a400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f480509b40_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f48050a2c0_0;
    %load/vec4 v000001f480509aa0_0;
    %add;
    %assign/vec4 v000001f480509b40_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f48050a2c0_0;
    %load/vec4 v000001f480509aa0_0;
    %sub;
    %assign/vec4 v000001f480509b40_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f48050a2c0_0;
    %load/vec4 v000001f480509aa0_0;
    %and;
    %assign/vec4 v000001f480509b40_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f48050a2c0_0;
    %load/vec4 v000001f480509aa0_0;
    %or;
    %assign/vec4 v000001f480509b40_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f48050a2c0_0;
    %load/vec4 v000001f480509aa0_0;
    %xor;
    %assign/vec4 v000001f480509b40_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f48050a2c0_0;
    %load/vec4 v000001f480509aa0_0;
    %or;
    %inv;
    %assign/vec4 v000001f480509b40_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f48050a2c0_0;
    %load/vec4 v000001f480509aa0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f480509b40_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f480509aa0_0;
    %load/vec4 v000001f48050a2c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f480509b40_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f48050a2c0_0;
    %ix/getv 4, v000001f480509aa0_0;
    %shiftl 4;
    %assign/vec4 v000001f480509b40_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f48050a2c0_0;
    %ix/getv 4, v000001f480509aa0_0;
    %shiftr 4;
    %assign/vec4 v000001f480509b40_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f4804a4ae0;
T_7 ;
    %wait E_000001f4804ca000;
    %load/vec4 v000001f48050ae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f48050aae0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f48050a900, 4;
    %assign/vec4 v000001f48050a0e0_0, 0;
T_7.0 ;
    %load/vec4 v000001f48050a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f4805096e0_0;
    %ix/getv 3, v000001f48050aae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f48050a900, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f4804a4ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f48050ac20_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f48050ac20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f48050ac20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f48050a900, 0, 4;
    %load/vec4 v000001f48050ac20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f48050ac20_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f48050a900, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f48050a900, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f48050a900, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f48050a900, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f48050a900, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f48050a900, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f48050a900, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f48050a900, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f48050a900, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f48050a900, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f48050a900, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f48050a900, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001f4804a4ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f48050ac20_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f48050ac20_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f48050ac20_0;
    %load/vec4a v000001f48050a900, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001f48050ac20_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f48050ac20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f48050ac20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f4804d04f0;
T_10 ;
    %wait E_000001f4804c8700;
    %load/vec4 v000001f480544170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f480544530_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f480544530_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f480544530_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f4804d01d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f480544490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f480544990_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f4804d01d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f480544490_0;
    %inv;
    %assign/vec4 v000001f480544490_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f4804d01d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f480544990_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f480544990_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001f4805448f0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
