INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.sim/sim_1/synth/timing/xsim/Testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD1
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD10
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD11
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD12
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD13
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD14
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD15
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD2
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD3
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD6
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD7
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD8
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD9
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Program_Memory
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module baud_rate_gen
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
