<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v</a>
defines: 
time_elapsed: 1.020s
ram usage: 35940 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpuf8c058o/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:27</a>: No timescale set for &#34;sparc_ffu_part_add32&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:27</a>: Compile module &#34;work@sparc_ffu_part_add32&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:29</a>: Implicit port type (wire) for &#34;z&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:27</a>: Top level module &#34;work@sparc_ffu_part_add32&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpuf8c058o/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sparc_ffu_part_add32
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpuf8c058o/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpuf8c058o/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sparc_ffu_part_add32)
 |vpiName:work@sparc_ffu_part_add32
 |uhdmallPackages:
 \_package: builtin, parent:work@sparc_ffu_part_add32
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@sparc_ffu_part_add32, file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v</a>, line:27, parent:work@sparc_ffu_part_add32
   |vpiDefName:work@sparc_ffu_part_add32
   |vpiFullName:work@sparc_ffu_part_add32
   |vpiPort:
   \_port: (z), line:29
     |vpiName:z
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (z), line:29
         |vpiName:z
         |vpiFullName:work@sparc_ffu_part_add32.z
   |vpiPort:
   \_port: (a), line:31
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:31
         |vpiName:a
         |vpiFullName:work@sparc_ffu_part_add32.a
   |vpiPort:
   \_port: (b), line:31
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:31
         |vpiName:b
         |vpiFullName:work@sparc_ffu_part_add32.b
   |vpiPort:
   \_port: (cin), line:31
     |vpiName:cin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cin), line:31
         |vpiName:cin
         |vpiFullName:work@sparc_ffu_part_add32.cin
   |vpiPort:
   \_port: (add32), line:31
     |vpiName:add32
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (add32), line:31
         |vpiName:add32
         |vpiFullName:work@sparc_ffu_part_add32.add32
   |vpiContAssign:
   \_cont_assign: , line:43
     |vpiRhs:
     \_operation: , line:43
       |vpiOpType:32
       |vpiOperand:
       \_ref_obj: (add32), line:43
         |vpiName:add32
         |vpiFullName:work@sparc_ffu_part_add32.add32
       |vpiOperand:
       \_ref_obj: (cout15), line:43
         |vpiName:cout15
         |vpiFullName:work@sparc_ffu_part_add32.cout15
       |vpiOperand:
       \_ref_obj: (cin), line:43
         |vpiName:cin
         |vpiFullName:work@sparc_ffu_part_add32.cin
     |vpiLhs:
     \_ref_obj: (cin16), line:43
       |vpiName:cin16
       |vpiFullName:work@sparc_ffu_part_add32.cin16
       |vpiActual:
       \_logic_net: (cin16), line:41
         |vpiName:cin16
         |vpiFullName:work@sparc_ffu_part_add32.cin16
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:45
     |vpiRhs:
     \_operation: , line:45
       |vpiOpType:24
       |vpiOperand:
       \_operation: , line:45
         |vpiOpType:24
         |vpiOperand:
         \_part_select: , line:45, parent:a
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (a)
           |vpiLeftRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:45, parent:b
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (b)
           |vpiLeftRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiOperand:
       \_operation: , line:45
         |vpiOpType:33
         |vpiOperand:
         \_constant: , line:45
           |vpiConstType:3
           |vpiDecompile:15&#39;b0
           |vpiSize:15
           |BIN:15&#39;b0
         |vpiOperand:
         \_ref_obj: (cin), line:45
           |vpiName:cin
           |vpiFullName:work@sparc_ffu_part_add32.cin
     |vpiLhs:
     \_operation: , line:45
       |vpiOpType:33
       |vpiOperand:
       \_ref_obj: (cout15), line:45
         |vpiName:cout15
       |vpiOperand:
       \_part_select: , line:45, parent:z
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (z)
         |vpiLeftRange:
         \_constant: , line:45
           |vpiConstType:7
           |vpiDecompile:15
           |vpiSize:32
           |INT:15
         |vpiRightRange:
         \_constant: , line:45
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
   |vpiContAssign:
   \_cont_assign: , line:46
     |vpiRhs:
     \_operation: , line:46
       |vpiOpType:24
       |vpiOperand:
       \_operation: , line:46
         |vpiOpType:24
         |vpiOperand:
         \_part_select: , line:46, parent:a
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (a)
           |vpiLeftRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:16
             |vpiSize:32
             |INT:16
         |vpiOperand:
         \_part_select: , line:46, parent:b
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (b)
           |vpiLeftRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:16
             |vpiSize:32
             |INT:16
       |vpiOperand:
       \_operation: , line:46
         |vpiOpType:33
         |vpiOperand:
         \_constant: , line:46
           |vpiConstType:3
           |vpiDecompile:15&#39;b0
           |vpiSize:15
           |BIN:15&#39;b0
         |vpiOperand:
         \_ref_obj: (cin16), line:46
           |vpiName:cin16
           |vpiFullName:work@sparc_ffu_part_add32.cin16
     |vpiLhs:
     \_part_select: , line:46, parent:z
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (z)
       |vpiLeftRange:
       \_constant: , line:46
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:46
         |vpiConstType:7
         |vpiDecompile:16
         |vpiSize:32
         |INT:16
   |vpiNet:
   \_logic_net: (cout15), line:40
     |vpiName:cout15
     |vpiFullName:work@sparc_ffu_part_add32.cout15
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (cin16), line:41
   |vpiNet:
   \_logic_net: (z), line:29
   |vpiNet:
   \_logic_net: (a), line:31
   |vpiNet:
   \_logic_net: (b), line:31
   |vpiNet:
   \_logic_net: (cin), line:31
   |vpiNet:
   \_logic_net: (add32), line:31
 |uhdmtopModules:
 \_module: work@sparc_ffu_part_add32 (work@sparc_ffu_part_add32), file:<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v</a>, line:27
   |vpiDefName:work@sparc_ffu_part_add32
   |vpiName:work@sparc_ffu_part_add32
   |vpiPort:
   \_port: (z), line:29, parent:work@sparc_ffu_part_add32
     |vpiName:z
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (z), line:29, parent:work@sparc_ffu_part_add32
         |vpiName:z
         |vpiFullName:work@sparc_ffu_part_add32.z
   |vpiPort:
   \_port: (a), line:31, parent:work@sparc_ffu_part_add32
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:31, parent:work@sparc_ffu_part_add32
         |vpiName:a
         |vpiFullName:work@sparc_ffu_part_add32.a
   |vpiPort:
   \_port: (b), line:31, parent:work@sparc_ffu_part_add32
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:31, parent:work@sparc_ffu_part_add32
         |vpiName:b
         |vpiFullName:work@sparc_ffu_part_add32.b
   |vpiPort:
   \_port: (cin), line:31, parent:work@sparc_ffu_part_add32
     |vpiName:cin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cin), line:31, parent:work@sparc_ffu_part_add32
         |vpiName:cin
         |vpiFullName:work@sparc_ffu_part_add32.cin
   |vpiPort:
   \_port: (add32), line:31, parent:work@sparc_ffu_part_add32
     |vpiName:add32
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (add32), line:31, parent:work@sparc_ffu_part_add32
         |vpiName:add32
         |vpiFullName:work@sparc_ffu_part_add32.add32
   |vpiNet:
   \_logic_net: (cout15), line:40, parent:work@sparc_ffu_part_add32
     |vpiName:cout15
     |vpiFullName:work@sparc_ffu_part_add32.cout15
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (cin16), line:41, parent:work@sparc_ffu_part_add32
     |vpiName:cin16
     |vpiFullName:work@sparc_ffu_part_add32.cin16
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (z), line:29, parent:work@sparc_ffu_part_add32
   |vpiNet:
   \_logic_net: (a), line:31, parent:work@sparc_ffu_part_add32
   |vpiNet:
   \_logic_net: (b), line:31, parent:work@sparc_ffu_part_add32
   |vpiNet:
   \_logic_net: (cin), line:31, parent:work@sparc_ffu_part_add32
   |vpiNet:
   \_logic_net: (add32), line:31, parent:work@sparc_ffu_part_add32
Object: \work_sparc_ffu_part_add32 of type 3000
Object: \work_sparc_ffu_part_add32 of type 32
Object: \z of type 44
Object: \a of type 44
Object: \b of type 44
Object: \cin of type 44
Object: \add32 of type 44
Object: \cout15 of type 36
Object: \cin16 of type 36
Object: \z of type 36
Object: \a of type 36
Object: \b of type 36
Object: \cin of type 36
Object: \add32 of type 36
Object: \work_sparc_ffu_part_add32 of type 32
Object:  of type 8
Object: \cin16 of type 608
Object: \cin16 of type 36
Object:  of type 39
Object: \add32 of type 608
Object: \cout15 of type 608
Object: \cin of type 608
Object:  of type 8
Object:  of type 39
Object: \cout15 of type 608
Object:  of type 42
Object: \z of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object:  of type 42
Object: \a of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \b of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 7
Object: \cin of type 608
Object:  of type 8
Object:  of type 42
Object: \z of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object:  of type 42
Object: \a of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \b of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 7
Object: \cin16 of type 608
Object: \cout15 of type 36
Object: \cin16 of type 36
Object: \z of type 36
Object: \a of type 36
Object: \b of type 36
Object: \cin of type 36
Object: \add32 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sparc_ffu_part_add32&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37193d0] str=&#39;\work_sparc_ffu_part_add32&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:29</a>.0-29.0&gt; [0x3719600] str=&#39;\z&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&gt; [0x37199d0] str=&#39;\a&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&gt; [0x3719bb0] str=&#39;\b&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&gt; [0x3719d70] str=&#39;\cin&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&gt; [0x3719f10] str=&#39;\add32&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:40</a>.0-40.0&gt; [0x371a0d0] str=&#39;\cout15&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:41</a>.0-41.0&gt; [0x371a270] str=&#39;\cin16&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&gt; [0x371a570]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&gt; [0x371a6b0] str=&#39;\cin16&#39;
        AST_TERNARY &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&gt; [0x371aaa0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&gt; [0x371abe0] str=&#39;\add32&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&gt; [0x371ade0] str=&#39;\cout15&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&gt; [0x371af80] str=&#39;\cin&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371b100]
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371b220]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371b580] str=&#39;\z&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371b6c0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371bb00] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371bcc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371b3a0] str=&#39;\cout15&#39;
        AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371b980]
          AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371be80]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371c020] str=&#39;\a&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371c270]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371c710] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371c8d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371c590] str=&#39;\b&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371ca90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371cdb0] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371cf70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371cc30]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371d130] str=&#39;\cin&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371d2b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371d560]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371d680] str=&#39;\z&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371d800]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371db00] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371dc80] bits=&#39;00000000000000000000000000010000&#39;(32) range=[31:0] int=16
        AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371d980]
          AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371de20]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371e000] str=&#39;\a&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371e1c0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371e4e0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371e6a0] bits=&#39;00000000000000000000000000010000&#39;(32) range=[31:0] int=16
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371e360] str=&#39;\b&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371e860]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371eb80] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371ed40] bits=&#39;00000000000000000000000000010000&#39;(32) range=[31:0] int=16
          AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371ea00]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371ef00] str=&#39;\cin16&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371f080] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Warning: reg &#39;\z&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37193d0] str=&#39;\work_sparc_ffu_part_add32&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:29</a>.0-29.0&gt; [0x3719600] str=&#39;\z&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&gt; [0x37199d0] str=&#39;\a&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&gt; [0x3719bb0] str=&#39;\b&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&gt; [0x3719d70] str=&#39;\cin&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&gt; [0x3719f10] str=&#39;\add32&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:40</a>.0-40.0&gt; [0x371a0d0] str=&#39;\cout15&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:41</a>.0-41.0&gt; [0x371a270] str=&#39;\cin16&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&gt; [0x371a570] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&gt; [0x371a6b0 -&gt; 0x371a270] str=&#39;\cin16&#39; basic_prep
        AST_TERNARY &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&gt; [0x371aaa0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&gt; [0x371abe0 -&gt; 0x3719f10] str=&#39;\add32&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&gt; [0x371ade0 -&gt; 0x371a0d0] str=&#39;\cout15&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&gt; [0x371af80 -&gt; 0x3719d70] str=&#39;\cin&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371b100] basic_prep
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371b220] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371b580 -&gt; 0x3719600] str=&#39;\z&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371b6c0] basic_prep range=[15:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371bb00] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371bcc0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371b3a0 -&gt; 0x371a0d0] str=&#39;\cout15&#39; basic_prep
        AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371b980] basic_prep
          AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371be80] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371c020 -&gt; 0x37199d0] str=&#39;\a&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371c270] basic_prep range=[15:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371c710] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371c8d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371c590 -&gt; 0x3719bb0] str=&#39;\b&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371ca90] basic_prep range=[15:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371cdb0] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371cf70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371cc30] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371d130 -&gt; 0x3719d70] str=&#39;\cin&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&gt; [0x371d2b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371d560] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371d680 -&gt; 0x3719600] str=&#39;\z&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371d800] basic_prep range=[31:16]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371db00] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371dc80] bits=&#39;00000000000000000000000000010000&#39;(32) basic_prep range=[31:0] int=16
        AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371d980] basic_prep
          AST_ADD &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371de20] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371e000 -&gt; 0x37199d0] str=&#39;\a&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371e1c0] basic_prep range=[31:16]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371e4e0] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371e6a0] bits=&#39;00000000000000000000000000010000&#39;(32) basic_prep range=[31:0] int=16
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371e360 -&gt; 0x3719bb0] str=&#39;\b&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371e860] basic_prep range=[31:16]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371eb80] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371ed40] bits=&#39;00000000000000000000000000010000&#39;(32) basic_prep range=[31:0] int=16
          AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371ea00] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371ef00 -&gt; 0x371a270] str=&#39;\cin16&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&gt; [0x371f080] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>: Warning: Range [15:0] select out of bounds on signal `\z&#39;: Setting 15 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>: Warning: Range [15:0] select out of bounds on signal `\a&#39;: Setting 15 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>: Warning: Range [15:0] select out of bounds on signal `\b&#39;: Setting 15 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>: Warning: Ignoring assignment to constant bits:
    old assignment: { \cout15 15&#39;xxxxxxxxxxxxxxx \z } = $add$<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>$3_Y [16:0]
    new assignment: { \cout15 \z } = { $add$<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>$3_Y [16] $add$<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>$3_Y [0] }.
<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>: Warning: Range select [31:16] out of bounds on signal `\z&#39;: Setting all 16 result bits to undef.
<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>: Warning: Range select [31:16] out of bounds on signal `\a&#39;: Setting all 16 result bits to undef.
<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>: Warning: Range select [31:16] out of bounds on signal `\b&#39;: Setting all 16 result bits to undef.
<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>: Warning: Ignoring assignment to constant bits:
    old assignment: 16&#39;xxxxxxxxxxxxxxxx = $add$<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>$5_Y [15:0]
    new assignment: { } = { }.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_sparc_ffu_part_add32

2.2. Analyzing design hierarchy..
Top module:  \work_sparc_ffu_part_add32
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_sparc_ffu_part_add32..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_sparc_ffu_part_add32 ===

   Number of wires:                 12
   Number of wire bits:            140
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            4
     $mux                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_sparc_ffu_part_add32..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_sparc_ffu_part_add32&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;z&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;a&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;b&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;cin&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;add32&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$add$<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 4, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ]
          }
        },
        &#34;$add$<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ],
            &#34;B&#34;: [ 5, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 2, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ]
          }
        },
        &#34;$add$<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000010000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;Y&#34;: [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
          }
        },
        &#34;$add$<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            &#34;B&#34;: [ 105, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ]
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5 ],
            &#34;B&#34;: [ 55 ],
            &#34;S&#34;: [ 6 ],
            &#34;Y&#34;: [ 105 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$add$<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$add$<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$add$<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&#34;
          }
        },
        &#34;$add$<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&#34;
          }
        },
        &#34;$ternary$<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 105 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&#34;
          }
        },
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&#34;
          }
        },
        &#34;add32&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&#34;
          }
        },
        &#34;b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&#34;
          }
        },
        &#34;cin&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&#34;
          }
        },
        &#34;cin16&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 105 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:41</a>.0-41.0&#34;
          }
        },
        &#34;cout15&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 55 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:40</a>.0-40.0&#34;
          }
        },
        &#34;z&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:29</a>.0-29.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_sparc_ffu_part_add32&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_sparc_ffu_part_add32(z, a, b, cin, add32);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&#34; *)
  wire [32:0] _0_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&#34; *)
  wire [32:0] _1_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&#34; *)
  wire [32:0] _2_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&#34; *)
  wire [32:0] _3_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&#34; *)
  wire _4_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&#34; *)
  input a;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&#34; *)
  input add32;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&#34; *)
  input b;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:31</a>.0-31.0&#34; *)
  input cin;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:41</a>.0-41.0&#34; *)
  wire cin16;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:40</a>.0-40.0&#34; *)
  wire cout15;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:29</a>.0-29.0&#34; *)
  output z;
  assign _0_ = { 16&#39;hxxxx, a } + (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&#34; *) { 16&#39;hxxxx, b };
  assign _1_ = _0_ + (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:45</a>.0-45.0&#34; *) { 33&#39;h00000000, cin };
  assign _2_ = 16&#39;hxxxx + (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&#34; *) 16&#39;hxxxx;
  assign _3_ = _2_ + (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:46</a>.0-46.0&#34; *) { 33&#39;h00000000, cin16 };
  assign _4_ = add32 ? (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_ffu_part_add32.v.html#l-43" target="file-frame">third_party/tests/utd-sv/sparc_ffu_part_add32.v:43</a>.0-43.0&#34; *) cout15 : cin;
  assign cin16 = _4_;
  assign { cout15, z } = { _1_[16], _1_[0] };
  assign &#34;&#34; = &#34;&#34;;
endmodule

Warnings: 9 unique messages, 9 total
End of script. Logfile hash: 5a795c9246, CPU: user 0.02s system 0.00s, MEM: 14.79 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x read_uhdm (0 sec), 24% 2x write_verilog (0 sec), ...

</pre>
</body>