-- VHDL test case input
port map (
    a    => x, 
    b    => y,  
    out_ => z)
