/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* top =  1  *)
(* src = "dut.sv:1.1-13.10" *)
module fib_initial(out);
  (* src = "dut.sv:2.23-2.26" *)
  output [31:0] out;
  wire [31:0] out;
  assign out = 32'd42;
endmodule
