<stg><name>Filter2D</name>


<trans_list>

<trans id="1082" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="5" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="12" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="13" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str224, i32 0, i32 0, [1 x i8]* @p_str225, [1 x i8]* @p_str226, [1 x i8]* @p_str227, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str228, [1 x i8]* @p_str229)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str231, i32 0, i32 0, [1 x i8]* @p_str232, [1 x i8]* @p_str233, [1 x i8]* @p_str234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str235, [1 x i8]* @p_str236)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str238, i32 0, i32 0, [1 x i8]* @p_str239, [1 x i8]* @p_str240, [1 x i8]* @p_str241, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str242, [1 x i8]* @p_str243)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str266, i32 0, i32 0, [1 x i8]* @p_str267, [1 x i8]* @p_str268, [1 x i8]* @p_str269, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str270, [1 x i8]* @p_str271)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str273, i32 0, i32 0, [1 x i8]* @p_str274, [1 x i8]* @p_str275, [1 x i8]* @p_str276, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str277, [1 x i8]* @p_str278)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str280, i32 0, i32 0, [1 x i8]* @p_str281, [1 x i8]* @p_str282, [1 x i8]* @p_str283, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str284, [1 x i8]* @p_str285)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayctor.loop1.i.preheader:6  %p_src_cols_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_src_cols_V_read)

]]></Node>
<StgValue><ssdm name="p_src_cols_V_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayctor.loop1.i.preheader:7  %p_src_rows_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %p_src_rows_V_read)

]]></Node>
<StgValue><ssdm name="p_src_rows_V_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="11">
<![CDATA[
arrayctor.loop1.i.preheader:8  %p_src_cols_V_read_cas = sext i11 %p_src_cols_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="p_src_cols_V_read_cas"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="10">
<![CDATA[
arrayctor.loop1.i.preheader:9  %p_src_rows_V_read_cas = sext i10 %p_src_rows_V_read_1 to i32

]]></Node>
<StgValue><ssdm name="p_src_rows_V_read_cas"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:10  %k_buf_0_val_5 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:11  %k_buf_0_val_6 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:12  %k_buf_0_val_7 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:13  %k_buf_0_val_8 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_8"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:14  %k_buf_0_val_9 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:15  %k_buf_1_val_5 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:16  %k_buf_1_val_6 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:17  %k_buf_1_val_7 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:18  %k_buf_1_val_8 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:19  %k_buf_1_val_9 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:20  %k_buf_2_val_5 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:21  %k_buf_2_val_6 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:22  %k_buf_2_val_7 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_7"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:23  %k_buf_2_val_8 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:24  %k_buf_2_val_9 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_9"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:25  br label %"hls::LineBuffer<10, 640, unsigned char, 0>::LineBuffer.1.region"

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
hls::LineBuffer<10, 640, unsigned char, 0>::LineBuffer.1.region:0  %phi_ln400 = phi i2 [ %add_ln400, %"hls::LineBuffer<10, 640, unsigned char, 0>::LineBuffer.1.region" ], [ 0, %arrayctor.loop1.i.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln400"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls::LineBuffer<10, 640, unsigned char, 0>::LineBuffer.1.region:1  %add_ln400 = add i2 %phi_ln400, 1

]]></Node>
<StgValue><ssdm name="add_ln400"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls::LineBuffer<10, 640, unsigned char, 0>::LineBuffer.1.region:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls::LineBuffer<10, 640, unsigned char, 0>::LineBuffer.1.region:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i_i"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls::LineBuffer<10, 640, unsigned char, 0>::LineBuffer.1.region:4  %icmp_ln400 = icmp eq i2 %phi_ln400, -2

]]></Node>
<StgValue><ssdm name="icmp_ln400"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls::LineBuffer<10, 640, unsigned char, 0>::LineBuffer.1.region:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls::LineBuffer<10, 640, unsigned char, 0>::LineBuffer.1.region:6  br i1 %icmp_ln400, label %._crit_edge473.i, label %"hls::LineBuffer<10, 640, unsigned char, 0>::LineBuffer.1.region"

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:0  %src_kernel_win_0_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:1  %src_kernel_win_0_va_1 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:2  %src_kernel_win_0_va_2 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:3  %src_kernel_win_0_va_3 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:4  %src_kernel_win_0_va_4 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:5  %src_kernel_win_0_va_5 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_5"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:6  %src_kernel_win_0_va_6 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_6"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:7  %src_kernel_win_0_va_7 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_7"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:8  %src_kernel_win_0_va_8 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_8"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:9  %src_kernel_win_0_va_9 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_9"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:10  %src_kernel_win_0_va_10 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_10"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:11  %src_kernel_win_0_va_11 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_11"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:12  %src_kernel_win_0_va_12 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_12"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:13  %src_kernel_win_0_va_13 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_13"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:14  %src_kernel_win_0_va_14 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_14"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:15  %src_kernel_win_0_va_15 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_15"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:16  %src_kernel_win_0_va_16 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_16"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:17  %src_kernel_win_0_va_17 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_17"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:18  %src_kernel_win_0_va_18 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_18"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:19  %src_kernel_win_0_va_19 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_19"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:20  %src_kernel_win_1_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:21  %src_kernel_win_1_va_1 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:22  %src_kernel_win_1_va_2 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:23  %src_kernel_win_1_va_3 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:24  %src_kernel_win_1_va_4 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_4"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:25  %src_kernel_win_1_va_5 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_5"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:26  %src_kernel_win_1_va_6 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_6"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:27  %src_kernel_win_1_va_7 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_7"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:28  %src_kernel_win_1_va_8 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_8"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:29  %src_kernel_win_1_va_9 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_9"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:30  %src_kernel_win_1_va_10 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_10"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:31  %src_kernel_win_1_va_11 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_11"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:32  %src_kernel_win_1_va_12 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_12"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:33  %src_kernel_win_1_va_13 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_13"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:34  %src_kernel_win_1_va_14 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_14"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:35  %src_kernel_win_1_va_15 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_15"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:36  %src_kernel_win_1_va_16 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_16"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:37  %src_kernel_win_1_va_17 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_17"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:38  %src_kernel_win_1_va_18 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_18"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:39  %src_kernel_win_1_va_19 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_19"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:40  %src_kernel_win_2_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:41  %src_kernel_win_2_va_1 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:42  %src_kernel_win_2_va_2 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:43  %src_kernel_win_2_va_3 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:44  %src_kernel_win_2_va_4 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:45  %src_kernel_win_2_va_5 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_5"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:46  %src_kernel_win_2_va_6 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_6"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:47  %src_kernel_win_2_va_7 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_7"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:48  %src_kernel_win_2_va_8 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_8"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:49  %src_kernel_win_2_va_9 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_9"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:50  %src_kernel_win_2_va_10 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_10"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:51  %src_kernel_win_2_va_11 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_11"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:52  %src_kernel_win_2_va_12 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_12"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:53  %src_kernel_win_2_va_13 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_13"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:54  %src_kernel_win_2_va_14 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_14"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:55  %src_kernel_win_2_va_15 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_15"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:56  %src_kernel_win_2_va_16 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_16"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:57  %src_kernel_win_2_va_17 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_17"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:58  %src_kernel_win_2_va_18 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_18"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:59  %src_kernel_win_2_va_19 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_19"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:60  %right_border_buf_0_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_s"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:61  %right_border_buf_0_1 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:62  %right_border_buf_0_2 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:63  %right_border_buf_2_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_s"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:64  %right_border_buf_2_1 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:65  %right_border_buf_0_3 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_3"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:66  %right_border_buf_0_4 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_4"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:67  %right_border_buf_0_5 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_5"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:68  %right_border_buf_2_2 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:69  %right_border_buf_2_3 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_3"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:70  %right_border_buf_0_6 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_6"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:71  %right_border_buf_0_7 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_7"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:72  %right_border_buf_0_8 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_8"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:73  %right_border_buf_2_4 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_4"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:74  %right_border_buf_2_5 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_5"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:75  %right_border_buf_0_9 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_9"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:76  %right_border_buf_0_10 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_10"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:77  %right_border_buf_0_11 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_11"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:78  %right_border_buf_2_6 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_6"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:79  %right_border_buf_2_7 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_7"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:80  %right_border_buf_0_12 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_12"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:81  %right_border_buf_0_13 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_13"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:82  %right_border_buf_0_14 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_14"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:83  %right_border_buf_2_8 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_8"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:84  %right_border_buf_2_9 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_9"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:85  %right_border_buf_1_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_s"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:86  %right_border_buf_1_1 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_1"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:87  %right_border_buf_1_2 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_2"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:88  %right_border_buf_2_10 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_10"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:89  %right_border_buf_2_11 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_11"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:90  %right_border_buf_1_3 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_3"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:91  %right_border_buf_1_4 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_4"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:92  %right_border_buf_1_5 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_5"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:93  %right_border_buf_2_12 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_12"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:94  %right_border_buf_2_13 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_13"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:95  %right_border_buf_1_6 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_6"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:96  %right_border_buf_1_7 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_7"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:97  %right_border_buf_1_8 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_8"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:98  %right_border_buf_2_14 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_14"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:99  %right_border_buf_1_9 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_9"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:100  %right_border_buf_1_10 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_10"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:101  %right_border_buf_1_11 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_11"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:102  %right_border_buf_1_12 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_12"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:103  %right_border_buf_1_13 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_13"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge473.i:104  %right_border_buf_1_14 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_14"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge473.i:105  %sext_ln443 = sext i11 %p_src_cols_V_read_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln443"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge473.i:106  %add_ln443 = add i12 4, %sext_ln443

]]></Node>
<StgValue><ssdm name="add_ln443"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge473.i:107  %sext_ln443_1 = sext i12 %add_ln443 to i32

]]></Node>
<StgValue><ssdm name="sext_ln443_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge473.i:108  %sext_ln443_2 = sext i10 %p_src_rows_V_read_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln443_2"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge473.i:109  %add_ln443_1 = add i11 3, %sext_ln443_2

]]></Node>
<StgValue><ssdm name="add_ln443_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge473.i:110  %sext_ln443_3 = sext i11 %add_ln443_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln443_3"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="10">
<![CDATA[
._crit_edge473.i:111  %trunc_ln506 = trunc i10 %p_src_rows_V_read_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln506"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="11">
<![CDATA[
._crit_edge473.i:112  %trunc_ln458 = trunc i11 %p_src_cols_V_read_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln458"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="10">
<![CDATA[
._crit_edge473.i:113  %trunc_ln147 = trunc i10 %p_src_rows_V_read_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
._crit_edge473.i:114  %shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln147, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge473.i:115  %add_ln507 = add i3 -1, %trunc_ln506

]]></Node>
<StgValue><ssdm name="add_ln507"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge473.i:116  %add_ln147 = add i3 -2, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
._crit_edge473.i:117  %shl_ln147_1 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %p_src_cols_V_read_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln147_1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge473.i:118  %sext_ln147 = sext i12 %shl_ln147_1 to i13

]]></Node>
<StgValue><ssdm name="sext_ln147"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge473.i:119  %add_ln147_1 = add i13 -2, %sext_ln147

]]></Node>
<StgValue><ssdm name="add_ln147_1"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="13">
<![CDATA[
._crit_edge473.i:120  %sext_ln147_1 = sext i13 %add_ln147_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln147_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge473.i:121  %add_ln458 = add i3 -1, %trunc_ln458

]]></Node>
<StgValue><ssdm name="add_ln458"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge473.i:122  br label %0

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %t_V = phi i32 [ 0, %._crit_edge473.i ], [ %i_V, %loop_height_end ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln443 = icmp eq i32 %t_V, %sext_ln443_3

]]></Node>
<StgValue><ssdm name="icmp_ln443"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 485, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i_V = add i32 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln443, label %"filter<4096, 4096, ap_fixed<16, 2, 0, 3, 0>, int, 480, 640, 5, 5>.exit", label %loop_height_begin

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_height_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln443"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_height_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:2  %icmp_ln887 = icmp ult i32 %t_V, %p_src_rows_V_read_cas

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:3  %xor_ln457 = xor i1 %icmp_ln887, true

]]></Node>
<StgValue><ssdm name="xor_ln457"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:4  %icmp_ln899 = icmp ugt i32 %t_V, 2

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:5  %icmp_ln879 = icmp eq i32 %t_V, 2

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:6  %icmp_ln879_1 = icmp eq i32 %t_V, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:7  %icmp_ln879_2 = icmp eq i32 %t_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:8  %icmp_ln899_1 = icmp ugt i32 %t_V, %p_src_rows_V_read_cas

]]></Node>
<StgValue><ssdm name="icmp_ln899_1"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="32">
<![CDATA[
loop_height_begin:9  %trunc_ln506_1 = trunc i32 %t_V to i3

]]></Node>
<StgValue><ssdm name="trunc_ln506_1"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:10  %add_ln506 = add i32 -1, %t_V

]]></Node>
<StgValue><ssdm name="add_ln506"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:11  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:12  %xor_ln118_1 = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="xor_ln118_1"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:13  %icmp_ln118 = icmp slt i32 %add_ln506, %p_src_rows_V_read_cas

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:14  %and_ln118_1 = and i1 %icmp_ln118, %xor_ln118_1

]]></Node>
<StgValue><ssdm name="and_ln118_1"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:15  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:16  %sub_ln142_1 = sub i32 1, %t_V

]]></Node>
<StgValue><ssdm name="sub_ln142_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:17  %select_ln139_1 = select i1 %tmp_20, i32 %sub_ln142_1, i32 %add_ln506

]]></Node>
<StgValue><ssdm name="select_ln139_1"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:18  %icmp_ln144_1 = icmp slt i32 %select_ln139_1, %p_src_rows_V_read_cas

]]></Node>
<StgValue><ssdm name="icmp_ln144_1"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="32">
<![CDATA[
loop_height_begin:19  %trunc_ln147_1 = trunc i32 %select_ln139_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln147_1"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:20  %add_ln506_1 = add i32 -2, %t_V

]]></Node>
<StgValue><ssdm name="add_ln506_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:21  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:22  %xor_ln118_2 = xor i1 %tmp_31, true

]]></Node>
<StgValue><ssdm name="xor_ln118_2"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:23  %icmp_ln118_2 = icmp slt i32 %add_ln506_1, %p_src_rows_V_read_cas

]]></Node>
<StgValue><ssdm name="icmp_ln118_2"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:24  %and_ln118_2 = and i1 %icmp_ln118_2, %xor_ln118_2

]]></Node>
<StgValue><ssdm name="and_ln118_2"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:25  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:26  %sub_ln142_2 = sub i32 2, %t_V

]]></Node>
<StgValue><ssdm name="sub_ln142_2"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:27  %select_ln139_2 = select i1 %tmp_36, i32 %sub_ln142_2, i32 %add_ln506_1

]]></Node>
<StgValue><ssdm name="select_ln139_2"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:28  %icmp_ln144_2 = icmp slt i32 %select_ln139_2, %p_src_rows_V_read_cas

]]></Node>
<StgValue><ssdm name="icmp_ln144_2"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="32">
<![CDATA[
loop_height_begin:29  %trunc_ln147_2 = trunc i32 %select_ln139_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln147_2"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:30  %add_ln506_2 = add i32 -3, %t_V

]]></Node>
<StgValue><ssdm name="add_ln506_2"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:31  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:32  %xor_ln118_3 = xor i1 %tmp_37, true

]]></Node>
<StgValue><ssdm name="xor_ln118_3"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:33  %icmp_ln118_3 = icmp slt i32 %add_ln506_2, %p_src_rows_V_read_cas

]]></Node>
<StgValue><ssdm name="icmp_ln118_3"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:34  %and_ln118_3 = and i1 %icmp_ln118_3, %xor_ln118_3

]]></Node>
<StgValue><ssdm name="and_ln118_3"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:35  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:36  %sub_ln142_3 = sub i32 3, %t_V

]]></Node>
<StgValue><ssdm name="sub_ln142_3"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:37  %select_ln139_3 = select i1 %tmp_38, i32 %sub_ln142_3, i32 %add_ln506_2

]]></Node>
<StgValue><ssdm name="select_ln139_3"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:38  %icmp_ln144_3 = icmp slt i32 %select_ln139_3, %p_src_rows_V_read_cas

]]></Node>
<StgValue><ssdm name="icmp_ln144_3"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="32">
<![CDATA[
loop_height_begin:39  %trunc_ln147_3 = trunc i32 %select_ln139_3 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln147_3"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:40  %add_ln506_3 = add i32 -4, %t_V

]]></Node>
<StgValue><ssdm name="add_ln506_3"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:41  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:42  %xor_ln118_4 = xor i1 %tmp_39, true

]]></Node>
<StgValue><ssdm name="xor_ln118_4"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:43  %icmp_ln118_4 = icmp slt i32 %add_ln506_3, %p_src_rows_V_read_cas

]]></Node>
<StgValue><ssdm name="icmp_ln118_4"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:44  %and_ln118_4 = and i1 %icmp_ln118_4, %xor_ln118_4

]]></Node>
<StgValue><ssdm name="and_ln118_4"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:45  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:46  %sub_ln142_4 = sub i32 4, %t_V

]]></Node>
<StgValue><ssdm name="sub_ln142_4"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:47  %select_ln139_4 = select i1 %tmp_40, i32 %sub_ln142_4, i32 %add_ln506_3

]]></Node>
<StgValue><ssdm name="select_ln139_4"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:48  %icmp_ln144_4 = icmp slt i32 %select_ln139_4, %p_src_rows_V_read_cas

]]></Node>
<StgValue><ssdm name="icmp_ln144_4"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="32">
<![CDATA[
loop_height_begin:49  %trunc_ln147_4 = trunc i32 %select_ln139_4 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln147_4"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:50  %add_ln506_4 = add i32 -5, %t_V

]]></Node>
<StgValue><ssdm name="add_ln506_4"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:51  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:52  %xor_ln118_5 = xor i1 %tmp_41, true

]]></Node>
<StgValue><ssdm name="xor_ln118_5"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:53  %icmp_ln118_5 = icmp slt i32 %add_ln506_4, %p_src_rows_V_read_cas

]]></Node>
<StgValue><ssdm name="icmp_ln118_5"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_height_begin:54  %and_ln118_5 = and i1 %icmp_ln118_5, %xor_ln118_5

]]></Node>
<StgValue><ssdm name="and_ln118_5"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:55  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:56  %sub_ln142_5 = sub i32 5, %t_V

]]></Node>
<StgValue><ssdm name="sub_ln142_5"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_height_begin:57  %select_ln139_5 = select i1 %tmp_42, i32 %sub_ln142_5, i32 %add_ln506_4

]]></Node>
<StgValue><ssdm name="select_ln139_5"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_height_begin:58  %icmp_ln144_5 = icmp slt i32 %select_ln139_5, %p_src_rows_V_read_cas

]]></Node>
<StgValue><ssdm name="icmp_ln144_5"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="32">
<![CDATA[
loop_height_begin:59  %trunc_ln147_5 = trunc i32 %select_ln139_5 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln147_5"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:60  %sub_ln144 = sub i3 %add_ln147, %trunc_ln147_1

]]></Node>
<StgValue><ssdm name="sub_ln144"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:61  %select_ln144_1 = select i1 %icmp_ln144_1, i3 %trunc_ln147_1, i3 %sub_ln144

]]></Node>
<StgValue><ssdm name="select_ln144_1"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:62  %add_ln118 = add i3 -1, %trunc_ln506_1

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:63  %select_ln118 = select i1 %and_ln118_1, i3 %add_ln118, i3 %select_ln144_1

]]></Node>
<StgValue><ssdm name="select_ln118"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:64  %sub_ln493 = sub i3 %add_ln507, %select_ln118

]]></Node>
<StgValue><ssdm name="sub_ln493"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:65  %sub_ln144_1 = sub i3 %add_ln147, %trunc_ln147_2

]]></Node>
<StgValue><ssdm name="sub_ln144_1"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:66  %select_ln144_2 = select i1 %icmp_ln144_2, i3 %trunc_ln147_2, i3 %sub_ln144_1

]]></Node>
<StgValue><ssdm name="select_ln144_2"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:67  %add_ln118_1 = add i3 -2, %trunc_ln506_1

]]></Node>
<StgValue><ssdm name="add_ln118_1"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:68  %select_ln118_1 = select i1 %and_ln118_2, i3 %add_ln118_1, i3 %select_ln144_2

]]></Node>
<StgValue><ssdm name="select_ln118_1"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:69  %sub_ln493_1 = sub i3 %add_ln507, %select_ln118_1

]]></Node>
<StgValue><ssdm name="sub_ln493_1"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:70  %sub_ln144_2 = sub i3 %add_ln147, %trunc_ln147_3

]]></Node>
<StgValue><ssdm name="sub_ln144_2"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:71  %select_ln144_3 = select i1 %icmp_ln144_3, i3 %trunc_ln147_3, i3 %sub_ln144_2

]]></Node>
<StgValue><ssdm name="select_ln144_3"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:72  %add_ln118_2 = add i3 -3, %trunc_ln506_1

]]></Node>
<StgValue><ssdm name="add_ln118_2"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:73  %select_ln118_2 = select i1 %and_ln118_3, i3 %add_ln118_2, i3 %select_ln144_3

]]></Node>
<StgValue><ssdm name="select_ln118_2"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:74  %sub_ln493_2 = sub i3 %add_ln507, %select_ln118_2

]]></Node>
<StgValue><ssdm name="sub_ln493_2"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:75  %sub_ln144_3 = sub i3 %add_ln147, %trunc_ln147_4

]]></Node>
<StgValue><ssdm name="sub_ln144_3"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:76  %select_ln144_4 = select i1 %icmp_ln144_4, i3 %trunc_ln147_4, i3 %sub_ln144_3

]]></Node>
<StgValue><ssdm name="select_ln144_4"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:77  %xor_ln118 = xor i3 %trunc_ln506_1, -4

]]></Node>
<StgValue><ssdm name="xor_ln118"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:78  %select_ln118_4 = select i1 %and_ln118_4, i3 %xor_ln118, i3 %select_ln144_4

]]></Node>
<StgValue><ssdm name="select_ln118_4"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:79  %sub_ln493_3 = sub i3 %add_ln507, %select_ln118_4

]]></Node>
<StgValue><ssdm name="sub_ln493_3"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:80  %sub_ln144_4 = sub i3 %add_ln147, %trunc_ln147_5

]]></Node>
<StgValue><ssdm name="sub_ln144_4"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:81  %select_ln144_5 = select i1 %icmp_ln144_5, i3 %trunc_ln147_5, i3 %sub_ln144_4

]]></Node>
<StgValue><ssdm name="select_ln144_5"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:82  %add_ln118_3 = add i3 3, %trunc_ln506_1

]]></Node>
<StgValue><ssdm name="add_ln118_3"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
loop_height_begin:83  %select_ln118_5 = select i1 %and_ln118_5, i3 %add_ln118_3, i3 %select_ln144_5

]]></Node>
<StgValue><ssdm name="select_ln118_5"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_height_begin:84  %sub_ln493_4 = sub i3 %add_ln507, %select_ln118_5

]]></Node>
<StgValue><ssdm name="sub_ln493_4"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
loop_height_begin:85  br label %1

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="0">
<![CDATA[
filter<4096, 4096, ap_fixed<16, 2, 0, 3, 0>, int, 480, 640, 5, 5>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln1290"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %t_V_4 = phi i32 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]

]]></Node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %icmp_ln444 = icmp eq i32 %t_V_4, %sext_ln443_1

]]></Node>
<StgValue><ssdm name="icmp_ln444"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %j_V = add i32 %t_V_4, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_width_begin:18  %tmp_43 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %t_V_4, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
loop_width_begin:19  %icmp_ln891 = icmp ne i30 %tmp_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_width_begin:20  %add_ln451 = add i32 -2, %t_V_4

]]></Node>
<StgValue><ssdm name="add_ln451"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_width_begin:21  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln451, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:22  %xor_ln118_6 = xor i1 %tmp_44, true

]]></Node>
<StgValue><ssdm name="xor_ln118_6"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_width_begin:23  %icmp_ln118_1 = icmp slt i32 %add_ln451, %p_src_cols_V_read_cas

]]></Node>
<StgValue><ssdm name="icmp_ln118_1"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:24  %and_ln118 = and i1 %icmp_ln118_1, %xor_ln118_6

]]></Node>
<StgValue><ssdm name="and_ln118"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_width_begin:25  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln451, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_width_begin:26  %sub_ln142 = sub i32 2, %t_V_4

]]></Node>
<StgValue><ssdm name="sub_ln142"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_width_begin:27  %select_ln139 = select i1 %tmp_45, i32 %sub_ln142, i32 %add_ln451

]]></Node>
<StgValue><ssdm name="select_ln139"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_width_begin:28  %icmp_ln144 = icmp slt i32 %select_ln139, %p_src_cols_V_read_cas

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_width_begin:29  %sub_ln147 = sub i32 %sext_ln147_1, %select_ln139

]]></Node>
<StgValue><ssdm name="sub_ln147"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_width_begin:30  %select_ln144 = select i1 %icmp_ln144, i32 %select_ln139, i32 %sub_ln147

]]></Node>
<StgValue><ssdm name="select_ln144"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_width_begin:31  %select_ln118_3 = select i1 %and_ln118, i32 %add_ln451, i32 %select_ln144

]]></Node>
<StgValue><ssdm name="select_ln118_3"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="32">
<![CDATA[
loop_width_begin:32  %trunc_ln458_1 = trunc i32 %select_ln118_3 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln458_1"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width_begin:33  %or_ln457 = or i1 %icmp_ln118_1, %xor_ln457

]]></Node>
<StgValue><ssdm name="or_ln457"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_width_begin:37  %sub_ln493_5 = sub i3 %add_ln458, %trunc_ln458_1

]]></Node>
<StgValue><ssdm name="sub_ln493_5"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_width_begin:56  br i1 %and_ln118, label %3, label %._crit_edge477.i.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln899, label %2, label %borderInterpolate.exit494.i.0.0

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit494.i.0.0:1  br i1 %icmp_ln879, label %"operator().exit537.i.0.0", label %._crit_edge479.i.0.0

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.0.0:0  br i1 %icmp_ln879_1, label %"operator().exit537.i.0.1", label %._crit_edge479.i.0.1

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.0.1:0  br i1 %icmp_ln879_2, label %"operator().exit537.i.0.2", label %._crit_edge479.i.0.2

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.0.2:0  br i1 %icmp_ln879_1, label %"operator().exit537.i.0.3", label %._crit_edge479.i.0.3

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.0.3:0  br i1 %icmp_ln879, label %"operator().exit537.i.0.4", label %borderInterpolate.exit494.i.0.8

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
borderInterpolate.exit494.i.0.8:0  br label %._crit_edge477.i.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln887, label %.preheader462.i.preheader.0, label %._crit_edge477.i.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge477.i.0_ifconv:10  %and_ln512 = and i1 %icmp_ln899, %icmp_ln891

]]></Node>
<StgValue><ssdm name="and_ln512"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge477.i.0_ifconv:11  br i1 %and_ln512, label %.preheader.preheader.0, label %._crit_edge484.i.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge484.i.0_ifconv:33  br i1 %and_ln118, label %5, label %._crit_edge477.i.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln899, label %4, label %borderInterpolate.exit494.i.1.0

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit494.i.1.0:1  br i1 %icmp_ln879, label %"operator().exit537.i.1.0", label %._crit_edge479.i.1.0

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.1.0:0  br i1 %icmp_ln879_1, label %"operator().exit537.i.1.1", label %._crit_edge479.i.1.1

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.1.1:0  br i1 %icmp_ln879_2, label %"operator().exit537.i.1.2", label %._crit_edge479.i.1.2

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.1.2:0  br i1 %icmp_ln879_1, label %"operator().exit537.i.1.3", label %._crit_edge479.i.1.3

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.1.3:0  br i1 %icmp_ln879, label %"operator().exit537.i.1.4", label %borderInterpolate.exit494.i.1.8

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
borderInterpolate.exit494.i.1.8:0  br label %._crit_edge477.i.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln887, label %.preheader462.i.preheader.1, label %._crit_edge477.i.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge477.i.1_ifconv:10  br i1 %and_ln512, label %.preheader.preheader.1, label %._crit_edge484.i.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge484.i.1_ifconv:25  br i1 %and_ln118, label %7, label %._crit_edge477.i.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln465"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln899, label %6, label %borderInterpolate.exit494.i.2.0

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit494.i.2.0:1  br i1 %icmp_ln879, label %"operator().exit537.i.2.0", label %._crit_edge479.i.2.0

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.2.0:0  br i1 %icmp_ln879_1, label %"operator().exit537.i.2.1", label %._crit_edge479.i.2.1

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.2.1:0  br i1 %icmp_ln879_2, label %"operator().exit537.i.2.2", label %._crit_edge479.i.2.2

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.2.2:0  br i1 %icmp_ln879_1, label %"operator().exit537.i.2.3", label %._crit_edge479.i.2.3

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.2.3:0  br i1 %icmp_ln879, label %"operator().exit537.i.2.4", label %borderInterpolate.exit494.i.2.8

]]></Node>
<StgValue><ssdm name="br_ln471"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
borderInterpolate.exit494.i.2.8:0  br label %._crit_edge477.i.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln887, label %.preheader462.i.preheader.2, label %._crit_edge477.i.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge477.i.2_ifconv:10  br i1 %and_ln512, label %.preheader.preheader.2, label %loop_width_end

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8">
<![CDATA[
:1  %right_border_buf_2_15 = load i8* %right_border_buf_2_1

]]></Node>
<StgValue><ssdm name="right_border_buf_2_15"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8">
<![CDATA[
:2  %right_border_buf_2_16 = load i8* %right_border_buf_2_2

]]></Node>
<StgValue><ssdm name="right_border_buf_2_16"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8">
<![CDATA[
:3  %right_border_buf_2_17 = load i8* %right_border_buf_2_4

]]></Node>
<StgValue><ssdm name="right_border_buf_2_17"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8">
<![CDATA[
:4  %right_border_buf_2_18 = load i8* %right_border_buf_2_5

]]></Node>
<StgValue><ssdm name="right_border_buf_2_18"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8">
<![CDATA[
:5  %right_border_buf_2_19 = load i8* %right_border_buf_2_7

]]></Node>
<StgValue><ssdm name="right_border_buf_2_19"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8">
<![CDATA[
:6  %right_border_buf_2_20 = load i8* %right_border_buf_2_8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_20"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8">
<![CDATA[
:7  %right_border_buf_2_21 = load i8* %right_border_buf_2_10

]]></Node>
<StgValue><ssdm name="right_border_buf_2_21"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8">
<![CDATA[
:8  %right_border_buf_2_22 = load i8* %right_border_buf_2_11

]]></Node>
<StgValue><ssdm name="right_border_buf_2_22"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8">
<![CDATA[
:9  %right_border_buf_2_23 = load i8* %right_border_buf_2_13

]]></Node>
<StgValue><ssdm name="right_border_buf_2_23"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8">
<![CDATA[
:10  %right_border_buf_2_24 = load i8* %right_border_buf_2_14

]]></Node>
<StgValue><ssdm name="right_border_buf_2_24"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8">
<![CDATA[
:11  %right_border_buf_1_15 = load i8* %right_border_buf_1_13

]]></Node>
<StgValue><ssdm name="right_border_buf_1_15"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8">
<![CDATA[
:12  %right_border_buf_1_16 = load i8* %right_border_buf_1_14

]]></Node>
<StgValue><ssdm name="right_border_buf_1_16"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 644, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="32">
<![CDATA[
loop_width_begin:34  %zext_ln835 = zext i32 %select_ln118_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln835"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:35  %k_buf_0_val_5_addr = getelementptr [640 x i8]* %k_buf_0_val_5, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_addr"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="10">
<![CDATA[
loop_width_begin:36  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:40  %k_buf_0_val_6_addr = getelementptr [640 x i8]* %k_buf_0_val_6, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_0_val_6_addr"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="10">
<![CDATA[
loop_width_begin:41  %k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_6_load"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:44  %k_buf_0_val_7_addr = getelementptr [640 x i8]* %k_buf_0_val_7, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_0_val_7_addr"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="10">
<![CDATA[
loop_width_begin:45  %k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_7_load"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:48  %k_buf_0_val_8_addr = getelementptr [640 x i8]* %k_buf_0_val_8, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_0_val_8_addr"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="10">
<![CDATA[
loop_width_begin:49  %k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_8_load"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_width_begin:52  %k_buf_0_val_9_addr = getelementptr [640 x i8]* %k_buf_0_val_9, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9_addr"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="10">
<![CDATA[
loop_width_begin:53  %k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9_load"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit494.i.0.0:0  %tmp_46 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.0.0:0  store i8 %tmp_46, i8* %k_buf_0_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.0.0:1  br label %._crit_edge479.i.0.0

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.0.1:0  store i8 %tmp_46, i8* %k_buf_0_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.0.1:1  br label %._crit_edge479.i.0.1

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.0.2:0  store i8 %tmp_46, i8* %k_buf_0_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.0.2:1  br label %._crit_edge479.i.0.2

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.0.3:0  store i8 %tmp_46, i8* %k_buf_0_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.0.3:1  br label %._crit_edge479.i.0.3

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.0.4:0  store i8 %tmp_46, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.0.4:1  br label %borderInterpolate.exit494.i.0.8

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader462.i.preheader.0:14  %tmp_47 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.0:15  store i8 %tmp_47, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:9  %right_border_buf_1_26 = load i8* %right_border_buf_1_9

]]></Node>
<StgValue><ssdm name="right_border_buf_1_26"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge484.i.0_ifconv:13  %k_buf_1_val_5_addr = getelementptr [640 x i8]* %k_buf_1_val_5, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_addr"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.0_ifconv:14  %k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_load"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge484.i.0_ifconv:17  %k_buf_1_val_6_addr = getelementptr [640 x i8]* %k_buf_1_val_6, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_1_val_6_addr"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.0_ifconv:18  %k_buf_1_val_6_load = load i8* %k_buf_1_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_6_load"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge484.i.0_ifconv:21  %k_buf_1_val_7_addr = getelementptr [640 x i8]* %k_buf_1_val_7, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_1_val_7_addr"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.0_ifconv:22  %k_buf_1_val_7_load = load i8* %k_buf_1_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_7_load"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge484.i.0_ifconv:25  %k_buf_1_val_8_addr = getelementptr [640 x i8]* %k_buf_1_val_8, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_1_val_8_addr"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.0_ifconv:26  %k_buf_1_val_8_load = load i8* %k_buf_1_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_8_load"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge484.i.0_ifconv:29  %k_buf_1_val_9_addr = getelementptr [640 x i8]* %k_buf_1_val_9, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_1_val_9_addr"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.0_ifconv:30  %k_buf_1_val_9_load = load i8* %k_buf_1_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_9_load"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge484.i.0_ifconv:31  %tmp_16 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_1_16, i8 %right_border_buf_1_15, i8 %right_border_buf_1_26, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit494.i.1.0:0  %tmp_52 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.1.0:0  store i8 %tmp_52, i8* %k_buf_1_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.1.0:1  br label %._crit_edge479.i.1.0

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.1.1:0  store i8 %tmp_52, i8* %k_buf_1_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.1.1:1  br label %._crit_edge479.i.1.1

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.1.2:0  store i8 %tmp_52, i8* %k_buf_1_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.1.2:1  br label %._crit_edge479.i.1.2

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.1.3:0  store i8 %tmp_52, i8* %k_buf_1_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.1.3:1  br label %._crit_edge479.i.1.3

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.1.4:0  store i8 %tmp_52, i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.1.4:1  br label %borderInterpolate.exit494.i.1.8

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader462.i.preheader.1:12  %tmp_53 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.1:13  store i8 %tmp_53, i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.1:15  store i8 %right_border_buf_1_16, i8* %right_border_buf_1_13

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.1:19  store i8 %right_border_buf_1_15, i8* %right_border_buf_1_9

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.1_ifconv:0  %right_border_buf_2_25 = load i8* %right_border_buf_2_s

]]></Node>
<StgValue><ssdm name="right_border_buf_2_25"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.1_ifconv:1  %right_border_buf_2_26 = load i8* %right_border_buf_2_3

]]></Node>
<StgValue><ssdm name="right_border_buf_2_26"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.1_ifconv:2  %right_border_buf_2_27 = load i8* %right_border_buf_2_6

]]></Node>
<StgValue><ssdm name="right_border_buf_2_27"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.1_ifconv:3  %right_border_buf_2_28 = load i8* %right_border_buf_2_9

]]></Node>
<StgValue><ssdm name="right_border_buf_2_28"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.1_ifconv:4  %right_border_buf_2_29 = load i8* %right_border_buf_2_12

]]></Node>
<StgValue><ssdm name="right_border_buf_2_29"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge484.i.1_ifconv:5  %k_buf_2_val_5_addr = getelementptr [640 x i8]* %k_buf_2_val_5, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_addr"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.1_ifconv:6  %k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_load"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge484.i.1_ifconv:7  %tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_2_24, i8 %right_border_buf_2_23, i8 %right_border_buf_2_29, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge484.i.1_ifconv:9  %k_buf_2_val_6_addr = getelementptr [640 x i8]* %k_buf_2_val_6, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_2_val_6_addr"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.1_ifconv:10  %k_buf_2_val_6_load = load i8* %k_buf_2_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_6_load"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge484.i.1_ifconv:11  %tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_2_22, i8 %right_border_buf_2_21, i8 %right_border_buf_2_28, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge484.i.1_ifconv:13  %k_buf_2_val_7_addr = getelementptr [640 x i8]* %k_buf_2_val_7, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_2_val_7_addr"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.1_ifconv:14  %k_buf_2_val_7_load = load i8* %k_buf_2_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_7_load"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge484.i.1_ifconv:15  %tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_2_20, i8 %right_border_buf_2_19, i8 %right_border_buf_2_27, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge484.i.1_ifconv:17  %k_buf_2_val_8_addr = getelementptr [640 x i8]* %k_buf_2_val_8, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_2_val_8_addr"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.1_ifconv:18  %k_buf_2_val_8_load = load i8* %k_buf_2_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_8_load"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge484.i.1_ifconv:19  %tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_2_18, i8 %right_border_buf_2_17, i8 %right_border_buf_2_26, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge484.i.1_ifconv:21  %k_buf_2_val_9_addr = getelementptr [640 x i8]* %k_buf_2_val_9, i64 0, i64 %zext_ln835

]]></Node>
<StgValue><ssdm name="k_buf_2_val_9_addr"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.1_ifconv:22  %k_buf_2_val_9_load = load i8* %k_buf_2_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_9_load"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge484.i.1_ifconv:23  %tmp_27 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_2_16, i8 %right_border_buf_2_15, i8 %right_border_buf_2_25, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit494.i.2.0:0  %tmp_58 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.2.0:0  store i8 %tmp_58, i8* %k_buf_2_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.2.0:1  br label %._crit_edge479.i.2.0

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.2.1:0  store i8 %tmp_58, i8* %k_buf_2_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.2.1:1  br label %._crit_edge479.i.2.1

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.2.2:0  store i8 %tmp_58, i8* %k_buf_2_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.2.2:1  br label %._crit_edge479.i.2.2

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.2.3:0  store i8 %tmp_58, i8* %k_buf_2_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.2.3:1  br label %._crit_edge479.i.2.3

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
operator().exit537.i.2.4:0  store i8 %tmp_58, i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
operator().exit537.i.2.4:1  br label %borderInterpolate.exit494.i.2.8

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader462.i.preheader.2:4  %tmp_59 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:5  store i8 %tmp_59, i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:7  store i8 %right_border_buf_2_24, i8* %right_border_buf_2_13

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:8  store i8 %right_border_buf_2_23, i8* %right_border_buf_2_12

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:10  store i8 %right_border_buf_2_22, i8* %right_border_buf_2_10

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:11  store i8 %right_border_buf_2_21, i8* %right_border_buf_2_9

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:13  store i8 %right_border_buf_2_20, i8* %right_border_buf_2_7

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:14  store i8 %right_border_buf_2_19, i8* %right_border_buf_2_6

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:16  store i8 %right_border_buf_2_18, i8* %right_border_buf_2_4

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:17  store i8 %right_border_buf_2_17, i8* %right_border_buf_2_3

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:19  store i8 %right_border_buf_2_16, i8* %right_border_buf_2_1

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
<literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:20  store i8 %right_border_buf_2_15, i8* %right_border_buf_2_s

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:0  %right_border_buf_0_15 = load i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_15"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:1  %right_border_buf_0_16 = load i8* %right_border_buf_0_1

]]></Node>
<StgValue><ssdm name="right_border_buf_0_16"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:2  %right_border_buf_0_17 = load i8* %right_border_buf_0_2

]]></Node>
<StgValue><ssdm name="right_border_buf_0_17"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:3  %right_border_buf_0_18 = load i8* %right_border_buf_0_3

]]></Node>
<StgValue><ssdm name="right_border_buf_0_18"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:4  %right_border_buf_0_19 = load i8* %right_border_buf_0_4

]]></Node>
<StgValue><ssdm name="right_border_buf_0_19"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:5  %right_border_buf_0_20 = load i8* %right_border_buf_0_5

]]></Node>
<StgValue><ssdm name="right_border_buf_0_20"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:6  %right_border_buf_0_21 = load i8* %right_border_buf_0_6

]]></Node>
<StgValue><ssdm name="right_border_buf_0_21"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:7  %right_border_buf_0_22 = load i8* %right_border_buf_0_7

]]></Node>
<StgValue><ssdm name="right_border_buf_0_22"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:8  %right_border_buf_0_23 = load i8* %right_border_buf_0_8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_23"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:9  %right_border_buf_0_24 = load i8* %right_border_buf_0_9

]]></Node>
<StgValue><ssdm name="right_border_buf_0_24"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:10  %right_border_buf_0_25 = load i8* %right_border_buf_0_10

]]></Node>
<StgValue><ssdm name="right_border_buf_0_25"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:11  %right_border_buf_0_26 = load i8* %right_border_buf_0_11

]]></Node>
<StgValue><ssdm name="right_border_buf_0_26"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:12  %right_border_buf_0_27 = load i8* %right_border_buf_0_12

]]></Node>
<StgValue><ssdm name="right_border_buf_0_27"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:13  %right_border_buf_0_28 = load i8* %right_border_buf_0_13

]]></Node>
<StgValue><ssdm name="right_border_buf_0_28"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8">
<![CDATA[
loop_width_begin:14  %right_border_buf_0_29 = load i8* %right_border_buf_0_14

]]></Node>
<StgValue><ssdm name="right_border_buf_0_29"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_width_begin:15  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln444"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_width_begin:16  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop_width_begin:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln448"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="10">
<![CDATA[
loop_width_begin:36  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
loop_width_begin:38  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_15, i8 %right_border_buf_0_16, i8 %right_border_buf_0_17, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_begin:39  %col_buf_0_val_0_0 = select i1 %or_ln457, i8 %k_buf_0_val_5_load, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="10">
<![CDATA[
loop_width_begin:41  %k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_6_load"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
loop_width_begin:42  %tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_18, i8 %right_border_buf_0_19, i8 %right_border_buf_0_20, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_begin:43  %col_buf_0_val_1_0 = select i1 %or_ln457, i8 %k_buf_0_val_6_load, i8 %tmp_2

]]></Node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="10">
<![CDATA[
loop_width_begin:45  %k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_7_load"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
loop_width_begin:46  %tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_21, i8 %right_border_buf_0_22, i8 %right_border_buf_0_23, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_begin:47  %col_buf_0_val_2_0 = select i1 %or_ln457, i8 %k_buf_0_val_7_load, i8 %tmp_3

]]></Node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="10">
<![CDATA[
loop_width_begin:49  %k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_8_load"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
loop_width_begin:50  %tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_24, i8 %right_border_buf_0_25, i8 %right_border_buf_0_26, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_begin:51  %col_buf_0_val_3_0 = select i1 %or_ln457, i8 %k_buf_0_val_8_load, i8 %tmp_4

]]></Node>
<StgValue><ssdm name="col_buf_0_val_3_0"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="10">
<![CDATA[
loop_width_begin:53  %k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9_load"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
loop_width_begin:54  %tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_27, i8 %right_border_buf_0_28, i8 %right_border_buf_0_29, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_begin:55  %col_buf_0_val_4_0 = select i1 %or_ln457, i8 %k_buf_0_val_9_load, i8 %tmp_5

]]></Node>
<StgValue><ssdm name="col_buf_0_val_4_0"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.0:0  %right_border_buf_0_30 = load i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_30"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.0:1  %right_border_buf_0_31 = load i8* %right_border_buf_0_1

]]></Node>
<StgValue><ssdm name="right_border_buf_0_31"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.0:2  %right_border_buf_0_32 = load i8* %right_border_buf_0_3

]]></Node>
<StgValue><ssdm name="right_border_buf_0_32"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.0:3  %right_border_buf_0_33 = load i8* %right_border_buf_0_4

]]></Node>
<StgValue><ssdm name="right_border_buf_0_33"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.0:4  %right_border_buf_0_34 = load i8* %right_border_buf_0_6

]]></Node>
<StgValue><ssdm name="right_border_buf_0_34"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.0:5  %right_border_buf_0_35 = load i8* %right_border_buf_0_7

]]></Node>
<StgValue><ssdm name="right_border_buf_0_35"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.0:6  %right_border_buf_0_36 = load i8* %right_border_buf_0_9

]]></Node>
<StgValue><ssdm name="right_border_buf_0_36"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.0:7  %right_border_buf_0_37 = load i8* %right_border_buf_0_10

]]></Node>
<StgValue><ssdm name="right_border_buf_0_37"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.0:8  %right_border_buf_0_38 = load i8* %right_border_buf_0_12

]]></Node>
<StgValue><ssdm name="right_border_buf_0_38"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.0:9  %right_border_buf_0_39 = load i8* %right_border_buf_0_13

]]></Node>
<StgValue><ssdm name="right_border_buf_0_39"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.0:10  store i8 %k_buf_0_val_8_load, i8* %k_buf_0_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.0:11  store i8 %k_buf_0_val_7_load, i8* %k_buf_0_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.0:12  store i8 %k_buf_0_val_6_load, i8* %k_buf_0_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.0:13  store i8 %k_buf_0_val_5_load, i8* %k_buf_0_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.0:16  store i8 %right_border_buf_0_39, i8* %right_border_buf_0_14

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.0:17  store i8 %right_border_buf_0_38, i8* %right_border_buf_0_13

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.0:18  store i8 %col_buf_0_val_4_0, i8* %right_border_buf_0_12

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.0:19  store i8 %right_border_buf_0_37, i8* %right_border_buf_0_11

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.0:20  store i8 %right_border_buf_0_36, i8* %right_border_buf_0_10

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.0:21  store i8 %col_buf_0_val_3_0, i8* %right_border_buf_0_9

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.0:22  store i8 %right_border_buf_0_35, i8* %right_border_buf_0_8

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.0:23  store i8 %right_border_buf_0_34, i8* %right_border_buf_0_7

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.0:24  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_6

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.0:25  store i8 %right_border_buf_0_33, i8* %right_border_buf_0_5

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.0:26  store i8 %right_border_buf_0_32, i8* %right_border_buf_0_4

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.0:27  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.0:28  store i8 %right_border_buf_0_31, i8* %right_border_buf_0_2

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.0:29  store i8 %right_border_buf_0_30, i8* %right_border_buf_0_1

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.0:30  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
.preheader462.i.preheader.0:31  br label %._crit_edge477.i.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln495"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.0_ifconv:0  %tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %sub_ln493)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.0_ifconv:1  %src_kernel_win_0_va_20 = select i1 %icmp_ln899_1, i8 %tmp_6, i8 %col_buf_0_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_20"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.0_ifconv:2  %tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %sub_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.0_ifconv:3  %src_kernel_win_0_va_21 = select i1 %icmp_ln899_1, i8 %tmp_7, i8 %col_buf_0_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_21"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.0_ifconv:4  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %sub_ln493_2)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.0_ifconv:5  %src_kernel_win_0_va_22 = select i1 %icmp_ln899_1, i8 %tmp_8, i8 %col_buf_0_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_22"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.0_ifconv:6  %tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %sub_ln493_3)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.0_ifconv:7  %src_kernel_win_0_va_23 = select i1 %icmp_ln899_1, i8 %tmp_10, i8 %col_buf_0_val_3_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_23"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.0_ifconv:8  %tmp_11 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %sub_ln493_4)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.0_ifconv:9  %src_kernel_win_0_va_24 = select i1 %icmp_ln899_1, i8 %tmp_11, i8 %col_buf_0_val_4_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_24"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:18  %src_kernel_win_0_va_43 = load i8* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_43"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:19  %src_kernel_win_0_va_44 = load i8* %src_kernel_win_0_va_19

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_44"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:20  %zext_ln1118 = zext i8 %src_kernel_win_0_va_44 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:21  %mul_ln1118 = mul i16 82, %zext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:22  %zext_ln1116 = zext i16 %mul_ln1118 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="17" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:23  %zext_ln703 = zext i8 %src_kernel_win_0_va_43 to i17

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.0:24  %mul_ln703 = mul i17 283, %zext_ln703

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.0:25  %add_ln703 = add i17 %mul_ln703, %zext_ln1116

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:0  %right_border_buf_1_17 = load i8* %right_border_buf_1_s

]]></Node>
<StgValue><ssdm name="right_border_buf_1_17"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:1  %right_border_buf_1_18 = load i8* %right_border_buf_1_1

]]></Node>
<StgValue><ssdm name="right_border_buf_1_18"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:2  %right_border_buf_1_19 = load i8* %right_border_buf_1_2

]]></Node>
<StgValue><ssdm name="right_border_buf_1_19"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:3  %right_border_buf_1_20 = load i8* %right_border_buf_1_3

]]></Node>
<StgValue><ssdm name="right_border_buf_1_20"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:4  %right_border_buf_1_21 = load i8* %right_border_buf_1_4

]]></Node>
<StgValue><ssdm name="right_border_buf_1_21"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:5  %right_border_buf_1_22 = load i8* %right_border_buf_1_5

]]></Node>
<StgValue><ssdm name="right_border_buf_1_22"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:6  %right_border_buf_1_23 = load i8* %right_border_buf_1_6

]]></Node>
<StgValue><ssdm name="right_border_buf_1_23"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:7  %right_border_buf_1_24 = load i8* %right_border_buf_1_7

]]></Node>
<StgValue><ssdm name="right_border_buf_1_24"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:8  %right_border_buf_1_25 = load i8* %right_border_buf_1_8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_25"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:10  %right_border_buf_1_27 = load i8* %right_border_buf_1_10

]]></Node>
<StgValue><ssdm name="right_border_buf_1_27"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:11  %right_border_buf_1_28 = load i8* %right_border_buf_1_11

]]></Node>
<StgValue><ssdm name="right_border_buf_1_28"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:12  %right_border_buf_1_29 = load i8* %right_border_buf_1_12

]]></Node>
<StgValue><ssdm name="right_border_buf_1_29"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.0_ifconv:14  %k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_load"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge484.i.0_ifconv:15  %tmp_12 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_1_17, i8 %right_border_buf_1_18, i8 %right_border_buf_1_19, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:16  %col_buf_1_val_0_0 = select i1 %or_ln457, i8 %k_buf_1_val_5_load, i8 %tmp_12

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_0"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.0_ifconv:18  %k_buf_1_val_6_load = load i8* %k_buf_1_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_6_load"/></StgValue>
</operation>

<operation id="518" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge484.i.0_ifconv:19  %tmp_13 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_1_20, i8 %right_border_buf_1_21, i8 %right_border_buf_1_22, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:20  %col_buf_1_val_1_0 = select i1 %or_ln457, i8 %k_buf_1_val_6_load, i8 %tmp_13

]]></Node>
<StgValue><ssdm name="col_buf_1_val_1_0"/></StgValue>
</operation>

<operation id="520" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.0_ifconv:22  %k_buf_1_val_7_load = load i8* %k_buf_1_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_7_load"/></StgValue>
</operation>

<operation id="521" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge484.i.0_ifconv:23  %tmp_14 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_1_23, i8 %right_border_buf_1_24, i8 %right_border_buf_1_25, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="522" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:24  %col_buf_1_val_2_0 = select i1 %or_ln457, i8 %k_buf_1_val_7_load, i8 %tmp_14

]]></Node>
<StgValue><ssdm name="col_buf_1_val_2_0"/></StgValue>
</operation>

<operation id="523" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.0_ifconv:26  %k_buf_1_val_8_load = load i8* %k_buf_1_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_8_load"/></StgValue>
</operation>

<operation id="524" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge484.i.0_ifconv:27  %tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_1_27, i8 %right_border_buf_1_28, i8 %right_border_buf_1_29, i8 undef, i8 undef, i3 %sub_ln493_5)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:28  %col_buf_1_val_3_0 = select i1 %or_ln457, i8 %k_buf_1_val_8_load, i8 %tmp_15

]]></Node>
<StgValue><ssdm name="col_buf_1_val_3_0"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.0_ifconv:30  %k_buf_1_val_9_load = load i8* %k_buf_1_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_9_load"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge484.i.0_ifconv:32  %col_buf_1_val_4_0 = select i1 %or_ln457, i8 %k_buf_1_val_9_load, i8 %tmp_16

]]></Node>
<StgValue><ssdm name="col_buf_1_val_4_0"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.1:0  %right_border_buf_1_30 = load i8* %right_border_buf_1_s

]]></Node>
<StgValue><ssdm name="right_border_buf_1_30"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.1:1  %right_border_buf_1_31 = load i8* %right_border_buf_1_1

]]></Node>
<StgValue><ssdm name="right_border_buf_1_31"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.1:2  %right_border_buf_1_32 = load i8* %right_border_buf_1_3

]]></Node>
<StgValue><ssdm name="right_border_buf_1_32"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.1:3  %right_border_buf_1_33 = load i8* %right_border_buf_1_4

]]></Node>
<StgValue><ssdm name="right_border_buf_1_33"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.1:4  %right_border_buf_1_34 = load i8* %right_border_buf_1_6

]]></Node>
<StgValue><ssdm name="right_border_buf_1_34"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.1:5  %right_border_buf_1_35 = load i8* %right_border_buf_1_7

]]></Node>
<StgValue><ssdm name="right_border_buf_1_35"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.1:6  %right_border_buf_1_36 = load i8* %right_border_buf_1_10

]]></Node>
<StgValue><ssdm name="right_border_buf_1_36"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8">
<![CDATA[
.preheader462.i.preheader.1:7  %right_border_buf_1_37 = load i8* %right_border_buf_1_11

]]></Node>
<StgValue><ssdm name="right_border_buf_1_37"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.1:8  store i8 %k_buf_1_val_8_load, i8* %k_buf_1_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.1:9  store i8 %k_buf_1_val_7_load, i8* %k_buf_1_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.1:10  store i8 %k_buf_1_val_6_load, i8* %k_buf_1_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.1:11  store i8 %k_buf_1_val_5_load, i8* %k_buf_1_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.1:14  store i8 %col_buf_1_val_4_0, i8* %right_border_buf_1_14

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.1:16  store i8 %right_border_buf_1_37, i8* %right_border_buf_1_12

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.1:17  store i8 %right_border_buf_1_36, i8* %right_border_buf_1_11

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.1:18  store i8 %col_buf_1_val_3_0, i8* %right_border_buf_1_10

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.1:20  store i8 %right_border_buf_1_35, i8* %right_border_buf_1_8

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.1:21  store i8 %right_border_buf_1_34, i8* %right_border_buf_1_7

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.1:22  store i8 %col_buf_1_val_2_0, i8* %right_border_buf_1_6

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.1:23  store i8 %right_border_buf_1_33, i8* %right_border_buf_1_5

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.1:24  store i8 %right_border_buf_1_32, i8* %right_border_buf_1_4

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.1:25  store i8 %col_buf_1_val_1_0, i8* %right_border_buf_1_3

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.1:26  store i8 %right_border_buf_1_31, i8* %right_border_buf_1_2

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.1:27  store i8 %right_border_buf_1_30, i8* %right_border_buf_1_1

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader462.i.preheader.1:28  store i8 %col_buf_1_val_0_0, i8* %right_border_buf_1_s

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
.preheader462.i.preheader.1:29  br label %._crit_edge477.i.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln495"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.1_ifconv:0  %tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i8 %col_buf_1_val_3_0, i8 %col_buf_1_val_4_0, i3 %sub_ln493)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.1_ifconv:1  %src_kernel_win_1_va_20 = select i1 %icmp_ln899_1, i8 %tmp_17, i8 %col_buf_1_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_20"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.1_ifconv:2  %tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i8 %col_buf_1_val_3_0, i8 %col_buf_1_val_4_0, i3 %sub_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.1_ifconv:3  %src_kernel_win_1_va_21 = select i1 %icmp_ln899_1, i8 %tmp_18, i8 %col_buf_1_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_21"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.1_ifconv:4  %tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i8 %col_buf_1_val_3_0, i8 %col_buf_1_val_4_0, i3 %sub_ln493_2)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.1_ifconv:5  %src_kernel_win_1_va_22 = select i1 %icmp_ln899_1, i8 %tmp_19, i8 %col_buf_1_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_22"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.1_ifconv:6  %tmp_21 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i8 %col_buf_1_val_3_0, i8 %col_buf_1_val_4_0, i3 %sub_ln493_3)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.1_ifconv:7  %src_kernel_win_1_va_23 = select i1 %icmp_ln899_1, i8 %tmp_21, i8 %col_buf_1_val_3_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_23"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.1_ifconv:8  %tmp_22 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i8 %col_buf_1_val_3_0, i8 %col_buf_1_val_4_0, i3 %sub_ln493_4)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.1_ifconv:9  %src_kernel_win_1_va_24 = select i1 %icmp_ln899_1, i8 %tmp_22, i8 %col_buf_1_val_4_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_24"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:18  %src_kernel_win_1_va_43 = load i8* %src_kernel_win_1_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_43"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:19  %src_kernel_win_1_va_44 = load i8* %src_kernel_win_1_va_19

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_44"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:20  %zext_ln1118_24 = zext i8 %src_kernel_win_1_va_44 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1118_24"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:21  %mul_ln1118_19 = mul i16 82, %zext_ln1118_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:22  %zext_ln1116_1 = zext i16 %mul_ln1118_19 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="17" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:23  %zext_ln703_21 = zext i8 %src_kernel_win_1_va_43 to i17

]]></Node>
<StgValue><ssdm name="zext_ln703_21"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.1:24  %mul_ln703_1 = mul i17 283, %zext_ln703_21

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.1:25  %add_ln703_24 = add i17 %mul_ln703_1, %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="add_ln703_24"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.1_ifconv:6  %k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_load"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge484.i.1_ifconv:8  %col_buf_2_val_0_0 = select i1 %or_ln457, i8 %k_buf_2_val_5_load, i8 %tmp_23

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_0"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.1_ifconv:10  %k_buf_2_val_6_load = load i8* %k_buf_2_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_6_load"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge484.i.1_ifconv:12  %col_buf_2_val_1_0 = select i1 %or_ln457, i8 %k_buf_2_val_6_load, i8 %tmp_24

]]></Node>
<StgValue><ssdm name="col_buf_2_val_1_0"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.1_ifconv:14  %k_buf_2_val_7_load = load i8* %k_buf_2_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_7_load"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge484.i.1_ifconv:16  %col_buf_2_val_2_0 = select i1 %or_ln457, i8 %k_buf_2_val_7_load, i8 %tmp_25

]]></Node>
<StgValue><ssdm name="col_buf_2_val_2_0"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.1_ifconv:18  %k_buf_2_val_8_load = load i8* %k_buf_2_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_8_load"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge484.i.1_ifconv:20  %col_buf_2_val_3_0 = select i1 %or_ln457, i8 %k_buf_2_val_8_load, i8 %tmp_26

]]></Node>
<StgValue><ssdm name="col_buf_2_val_3_0"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln457" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge484.i.1_ifconv:22  %k_buf_2_val_9_load = load i8* %k_buf_2_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_9_load"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge484.i.1_ifconv:24  %col_buf_2_val_4_0 = select i1 %or_ln457, i8 %k_buf_2_val_9_load, i8 %tmp_27

]]></Node>
<StgValue><ssdm name="col_buf_2_val_4_0"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:0  store i8 %k_buf_2_val_8_load, i8* %k_buf_2_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:1  store i8 %k_buf_2_val_7_load, i8* %k_buf_2_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:2  store i8 %k_buf_2_val_6_load, i8* %k_buf_2_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:3  store i8 %k_buf_2_val_5_load, i8* %k_buf_2_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln489"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:6  store i8 %col_buf_2_val_0_0, i8* %right_border_buf_2_14

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:9  store i8 %col_buf_2_val_1_0, i8* %right_border_buf_2_11

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:12  store i8 %col_buf_2_val_2_0, i8* %right_border_buf_2_8

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:15  store i8 %col_buf_2_val_3_0, i8* %right_border_buf_2_5

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader462.i.preheader.2:18  store i8 %col_buf_2_val_4_0, i8* %right_border_buf_2_2

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln118" val="1"/>
<literal name="icmp_ln899" val="1"/>
<literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0">
<![CDATA[
.preheader462.i.preheader.2:21  br label %._crit_edge477.i.2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln495"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.2_ifconv:0  %tmp_28 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i8 %col_buf_2_val_3_0, i8 %col_buf_2_val_4_0, i3 %sub_ln493)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.2_ifconv:1  %src_kernel_win_2_va_35 = select i1 %icmp_ln899_1, i8 %tmp_28, i8 %col_buf_2_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_35"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.2_ifconv:2  %tmp_29 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i8 %col_buf_2_val_3_0, i8 %col_buf_2_val_4_0, i3 %sub_ln493_1)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.2_ifconv:3  %src_kernel_win_2_va_36 = select i1 %icmp_ln899_1, i8 %tmp_29, i8 %col_buf_2_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_36"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.2_ifconv:4  %tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i8 %col_buf_2_val_3_0, i8 %col_buf_2_val_4_0, i3 %sub_ln493_2)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.2_ifconv:5  %src_kernel_win_2_va_37 = select i1 %icmp_ln899_1, i8 %tmp_30, i8 %col_buf_2_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_37"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.2_ifconv:6  %tmp_32 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i8 %col_buf_2_val_3_0, i8 %col_buf_2_val_4_0, i3 %sub_ln493_3)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.2_ifconv:7  %src_kernel_win_2_va_38 = select i1 %icmp_ln899_1, i8 %tmp_32, i8 %col_buf_2_val_3_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_38"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln899_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge477.i.2_ifconv:8  %tmp_33 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i8 %col_buf_2_val_3_0, i8 %col_buf_2_val_4_0, i3 %sub_ln493_4)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge477.i.2_ifconv:9  %src_kernel_win_2_va_39 = select i1 %icmp_ln899_1, i8 %tmp_33, i8 %col_buf_2_val_4_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_39"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:18  %src_kernel_win_2_va_58 = load i8* %src_kernel_win_2_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_58"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:19  %src_kernel_win_2_va_59 = load i8* %src_kernel_win_2_va_19

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_59"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:20  %zext_ln1118_48 = zext i8 %src_kernel_win_2_va_59 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1118_48"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:21  %mul_ln1118_38 = mul i16 82, %zext_ln1118_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:22  %zext_ln1116_2 = zext i16 %mul_ln1118_38 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="17" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:23  %zext_ln703_42 = zext i8 %src_kernel_win_2_va_58 to i17

]]></Node>
<StgValue><ssdm name="zext_ln703_42"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.2:24  %mul_ln703_2 = mul i17 283, %zext_ln703_42

]]></Node>
<StgValue><ssdm name="mul_ln703_2"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.2:25  %add_ln703_48 = add i17 %mul_ln703_2, %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="add_ln703_48"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="610" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:15  %src_kernel_win_0_va_40 = load i8* %src_kernel_win_0_va_15

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_40"/></StgValue>
</operation>

<operation id="611" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:16  %src_kernel_win_0_va_41 = load i8* %src_kernel_win_0_va_16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_41"/></StgValue>
</operation>

<operation id="612" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:17  %src_kernel_win_0_va_42 = load i8* %src_kernel_win_0_va_17

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_42"/></StgValue>
</operation>

<operation id="613" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="18" op_0_bw="17">
<![CDATA[
.preheader.preheader.0:26  %zext_ln703_1 = zext i17 %add_ln703 to i18

]]></Node>
<StgValue><ssdm name="zext_ln703_1"/></StgValue>
</operation>

<operation id="614" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:27  %zext_ln1118_1 = zext i8 %src_kernel_win_0_va_42 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="615" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:28  %mul_ln1118_1 = mul i18 428, %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="616" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:29  %add_ln703_1 = add i18 %mul_ln1118_1, %zext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="617" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.0:30  %zext_ln703_2 = zext i18 %add_ln703_1 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="618" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:31  %zext_ln1118_2 = zext i8 %src_kernel_win_0_va_41 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="619" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:32  %mul_ln1118_2 = mul i18 283, %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="620" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.0:33  %zext_ln703_3 = zext i18 %mul_ln1118_2 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_3"/></StgValue>
</operation>

<operation id="621" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:34  %zext_ln1118_3 = zext i8 %src_kernel_win_0_va_24 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="622" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:35  %mul_ln1118_3 = mul i16 82, %zext_ln1118_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="623" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:36  %zext_ln1118_4 = zext i16 %mul_ln1118_3 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="624" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="17" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:37  %zext_ln703_4 = zext i8 %src_kernel_win_0_va_40 to i17

]]></Node>
<StgValue><ssdm name="zext_ln703_4"/></StgValue>
</operation>

<operation id="625" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.0:38  %mul_ln703_3 = mul i17 283, %zext_ln703_4

]]></Node>
<StgValue><ssdm name="mul_ln703_3"/></StgValue>
</operation>

<operation id="626" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.0:39  %add_ln703_2 = add i19 %zext_ln703_3, %zext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="627" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.0:40  %add_ln703_3 = add i17 %mul_ln703_3, %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="628" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:15  %src_kernel_win_1_va_40 = load i8* %src_kernel_win_1_va_15

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_40"/></StgValue>
</operation>

<operation id="629" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:16  %src_kernel_win_1_va_41 = load i8* %src_kernel_win_1_va_16

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_41"/></StgValue>
</operation>

<operation id="630" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:17  %src_kernel_win_1_va_42 = load i8* %src_kernel_win_1_va_17

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_42"/></StgValue>
</operation>

<operation id="631" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="18" op_0_bw="17">
<![CDATA[
.preheader.preheader.1:26  %zext_ln703_22 = zext i17 %add_ln703_24 to i18

]]></Node>
<StgValue><ssdm name="zext_ln703_22"/></StgValue>
</operation>

<operation id="632" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:27  %zext_ln1118_25 = zext i8 %src_kernel_win_1_va_42 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_25"/></StgValue>
</operation>

<operation id="633" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:28  %mul_ln1118_20 = mul i18 428, %zext_ln1118_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="634" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:29  %add_ln703_25 = add i18 %mul_ln1118_20, %zext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="635" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.1:30  %zext_ln703_23 = zext i18 %add_ln703_25 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_23"/></StgValue>
</operation>

<operation id="636" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:31  %zext_ln1118_26 = zext i8 %src_kernel_win_1_va_41 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_26"/></StgValue>
</operation>

<operation id="637" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:32  %mul_ln1118_21 = mul i18 283, %zext_ln1118_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="638" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.1:33  %zext_ln703_24 = zext i18 %mul_ln1118_21 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_24"/></StgValue>
</operation>

<operation id="639" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:34  %zext_ln1118_27 = zext i8 %src_kernel_win_1_va_24 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1118_27"/></StgValue>
</operation>

<operation id="640" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:35  %mul_ln1118_22 = mul i16 82, %zext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="641" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:36  %zext_ln1118_42 = zext i16 %mul_ln1118_22 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_42"/></StgValue>
</operation>

<operation id="642" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="17" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:37  %zext_ln703_25 = zext i8 %src_kernel_win_1_va_40 to i17

]]></Node>
<StgValue><ssdm name="zext_ln703_25"/></StgValue>
</operation>

<operation id="643" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.1:38  %mul_ln703_6 = mul i17 283, %zext_ln703_25

]]></Node>
<StgValue><ssdm name="mul_ln703_6"/></StgValue>
</operation>

<operation id="644" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.1:39  %add_ln703_26 = add i19 %zext_ln703_24, %zext_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln703_26"/></StgValue>
</operation>

<operation id="645" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.1:40  %add_ln703_27 = add i17 %mul_ln703_6, %zext_ln1118_42

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="646" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:15  %src_kernel_win_2_va_55 = load i8* %src_kernel_win_2_va_15

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_55"/></StgValue>
</operation>

<operation id="647" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:16  %src_kernel_win_2_va_56 = load i8* %src_kernel_win_2_va_16

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_56"/></StgValue>
</operation>

<operation id="648" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:17  %src_kernel_win_2_va_57 = load i8* %src_kernel_win_2_va_17

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_57"/></StgValue>
</operation>

<operation id="649" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="18" op_0_bw="17">
<![CDATA[
.preheader.preheader.2:26  %zext_ln703_43 = zext i17 %add_ln703_48 to i18

]]></Node>
<StgValue><ssdm name="zext_ln703_43"/></StgValue>
</operation>

<operation id="650" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:27  %zext_ln1118_49 = zext i8 %src_kernel_win_2_va_57 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_49"/></StgValue>
</operation>

<operation id="651" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:28  %mul_ln1118_39 = mul i18 428, %zext_ln1118_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="652" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:29  %add_ln703_49 = add i18 %mul_ln1118_39, %zext_ln703_43

]]></Node>
<StgValue><ssdm name="add_ln703_49"/></StgValue>
</operation>

<operation id="653" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.2:30  %zext_ln703_44 = zext i18 %add_ln703_49 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_44"/></StgValue>
</operation>

<operation id="654" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:31  %zext_ln1118_50 = zext i8 %src_kernel_win_2_va_56 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_50"/></StgValue>
</operation>

<operation id="655" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:32  %mul_ln1118_40 = mul i18 283, %zext_ln1118_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="656" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.2:33  %zext_ln703_45 = zext i18 %mul_ln1118_40 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_45"/></StgValue>
</operation>

<operation id="657" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:34  %zext_ln1118_51 = zext i8 %src_kernel_win_2_va_39 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1118_51"/></StgValue>
</operation>

<operation id="658" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:35  %mul_ln1118_41 = mul i16 82, %zext_ln1118_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="659" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:36  %zext_ln1118_71 = zext i16 %mul_ln1118_41 to i17

]]></Node>
<StgValue><ssdm name="zext_ln1118_71"/></StgValue>
</operation>

<operation id="660" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="17" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:37  %zext_ln703_46 = zext i8 %src_kernel_win_2_va_55 to i17

]]></Node>
<StgValue><ssdm name="zext_ln703_46"/></StgValue>
</operation>

<operation id="661" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.2:38  %mul_ln703_9 = mul i17 283, %zext_ln703_46

]]></Node>
<StgValue><ssdm name="mul_ln703_9"/></StgValue>
</operation>

<operation id="662" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.2:39  %add_ln703_50 = add i19 %zext_ln703_45, %zext_ln703_44

]]></Node>
<StgValue><ssdm name="add_ln703_50"/></StgValue>
</operation>

<operation id="663" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.2:40  %add_ln703_51 = add i17 %mul_ln703_9, %zext_ln1118_71

]]></Node>
<StgValue><ssdm name="add_ln703_51"/></StgValue>
</operation>

<operation id="664" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:12  %src_kernel_win_0_va_57 = load i8* %src_kernel_win_0_va_16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_57"/></StgValue>
</operation>

<operation id="665" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:13  %src_kernel_win_0_va_58 = load i8* %src_kernel_win_0_va_17

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_58"/></StgValue>
</operation>

<operation id="666" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:14  %src_kernel_win_0_va_59 = load i8* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_59"/></StgValue>
</operation>

<operation id="667" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:27  %src_kernel_win_1_va_57 = load i8* %src_kernel_win_1_va_16

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_57"/></StgValue>
</operation>

<operation id="668" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:28  %src_kernel_win_1_va_58 = load i8* %src_kernel_win_1_va_17

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_58"/></StgValue>
</operation>

<operation id="669" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:29  %src_kernel_win_1_va_59 = load i8* %src_kernel_win_1_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_59"/></StgValue>
</operation>

<operation id="670" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:42  %src_kernel_win_2_va_32 = load i8* %src_kernel_win_2_va_16

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_32"/></StgValue>
</operation>

<operation id="671" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:43  %src_kernel_win_2_va_33 = load i8* %src_kernel_win_2_va_17

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_33"/></StgValue>
</operation>

<operation id="672" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:44  %src_kernel_win_2_va_34 = load i8* %src_kernel_win_2_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_34"/></StgValue>
</operation>

<operation id="673" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:46  store i8 %src_kernel_win_2_va_34, i8* %src_kernel_win_2_va_19

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="674" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:47  store i8 %src_kernel_win_2_va_33, i8* %src_kernel_win_2_va_18

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="675" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:48  store i8 %src_kernel_win_2_va_32, i8* %src_kernel_win_2_va_17

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="676" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:49  store i8 %src_kernel_win_2_va_39, i8* %src_kernel_win_2_va_16

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:66  store i8 %src_kernel_win_1_va_59, i8* %src_kernel_win_1_va_19

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="678" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:67  store i8 %src_kernel_win_1_va_58, i8* %src_kernel_win_1_va_18

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="679" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:68  store i8 %src_kernel_win_1_va_57, i8* %src_kernel_win_1_va_17

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="680" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:69  store i8 %src_kernel_win_1_va_24, i8* %src_kernel_win_1_va_16

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="681" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:86  store i8 %src_kernel_win_0_va_59, i8* %src_kernel_win_0_va_19

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="682" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:87  store i8 %src_kernel_win_0_va_58, i8* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="683" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:88  store i8 %src_kernel_win_0_va_57, i8* %src_kernel_win_0_va_17

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="684" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:89  store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_16

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:11  %src_kernel_win_0_va_36 = load i8* %src_kernel_win_0_va_11

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_36"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:13  %src_kernel_win_0_va_38 = load i8* %src_kernel_win_0_va_13

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_38"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:14  %src_kernel_win_0_va_39 = load i8* %src_kernel_win_0_va_14

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_39"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="19" op_0_bw="17">
<![CDATA[
.preheader.preheader.0:41  %zext_ln703_5 = zext i17 %add_ln703_3 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_5"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.0:42  %add_ln703_4 = add i19 %zext_ln703_5, %add_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.0:43  %zext_ln703_6 = zext i19 %add_ln703_4 to i20

]]></Node>
<StgValue><ssdm name="zext_ln703_6"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="19" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:44  %zext_ln1118_5 = zext i8 %src_kernel_win_0_va_39 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.0:45  %mul_ln1118_4 = mul i19 979, %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.0:46  %zext_ln703_7 = zext i19 %mul_ln1118_4 to i20

]]></Node>
<StgValue><ssdm name="zext_ln703_7"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:47  %zext_ln1118_6 = zext i8 %src_kernel_win_0_va_38 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_6"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.0:48  %mul_ln1118_5 = mul i20 1480, %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.0:49  %add_ln703_5 = add i20 %zext_ln703_7, %zext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.0:50  %add_ln703_6 = add i20 %add_ln703_5, %mul_ln1118_5

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:54  %zext_ln1118_8 = zext i8 %src_kernel_win_0_va_23 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_8"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:55  %mul_ln1118_7 = mul i18 283, %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:56  %zext_ln1118_9 = zext i8 %src_kernel_win_0_va_36 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_9"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:57  %mul_ln1118_8 = mul i18 428, %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:62  %add_ln703_8 = add i18 %mul_ln1118_7, %mul_ln1118_8

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:11  %src_kernel_win_1_va_36 = load i8* %src_kernel_win_1_va_11

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_36"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:13  %src_kernel_win_1_va_38 = load i8* %src_kernel_win_1_va_13

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_38"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:14  %src_kernel_win_1_va_39 = load i8* %src_kernel_win_1_va_14

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_39"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="19" op_0_bw="17">
<![CDATA[
.preheader.preheader.1:41  %zext_ln703_26 = zext i17 %add_ln703_27 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_26"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.1:42  %add_ln703_28 = add i19 %zext_ln703_26, %add_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.1:43  %zext_ln703_27 = zext i19 %add_ln703_28 to i20

]]></Node>
<StgValue><ssdm name="zext_ln703_27"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="19" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:44  %zext_ln1118_29 = zext i8 %src_kernel_win_1_va_39 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_29"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.1:45  %mul_ln1118_23 = mul i19 979, %zext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.1:46  %zext_ln703_28 = zext i19 %mul_ln1118_23 to i20

]]></Node>
<StgValue><ssdm name="zext_ln703_28"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="20" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:47  %zext_ln1118_30 = zext i8 %src_kernel_win_1_va_38 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_30"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.1:48  %mul_ln1118_24 = mul i20 1480, %zext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.1:49  %add_ln703_29 = add i20 %zext_ln703_28, %zext_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.1:50  %add_ln703_30 = add i20 %add_ln703_29, %mul_ln1118_24

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:54  %zext_ln1118_32 = zext i8 %src_kernel_win_1_va_23 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_32"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:55  %mul_ln1118_26 = mul i18 283, %zext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:56  %zext_ln1118_33 = zext i8 %src_kernel_win_1_va_36 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_33"/></StgValue>
</operation>

<operation id="719" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:57  %mul_ln1118_27 = mul i18 428, %zext_ln1118_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="720" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:62  %add_ln703_32 = add i18 %mul_ln1118_26, %mul_ln1118_27

]]></Node>
<StgValue><ssdm name="add_ln703_32"/></StgValue>
</operation>

<operation id="721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:11  %src_kernel_win_2_va_51 = load i8* %src_kernel_win_2_va_11

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_51"/></StgValue>
</operation>

<operation id="722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:13  %src_kernel_win_2_va_53 = load i8* %src_kernel_win_2_va_13

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_53"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:14  %src_kernel_win_2_va_54 = load i8* %src_kernel_win_2_va_14

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_54"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="19" op_0_bw="17">
<![CDATA[
.preheader.preheader.2:41  %zext_ln703_47 = zext i17 %add_ln703_51 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_47"/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.2:42  %add_ln703_52 = add i19 %zext_ln703_47, %add_ln703_50

]]></Node>
<StgValue><ssdm name="add_ln703_52"/></StgValue>
</operation>

<operation id="726" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.2:43  %zext_ln703_48 = zext i19 %add_ln703_52 to i20

]]></Node>
<StgValue><ssdm name="zext_ln703_48"/></StgValue>
</operation>

<operation id="727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="19" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:44  %zext_ln1118_53 = zext i8 %src_kernel_win_2_va_54 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_53"/></StgValue>
</operation>

<operation id="728" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.2:45  %mul_ln1118_42 = mul i19 979, %zext_ln1118_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="729" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.2:46  %zext_ln703_49 = zext i19 %mul_ln1118_42 to i20

]]></Node>
<StgValue><ssdm name="zext_ln703_49"/></StgValue>
</operation>

<operation id="730" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="20" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:47  %zext_ln1118_54 = zext i8 %src_kernel_win_2_va_53 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_54"/></StgValue>
</operation>

<operation id="731" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.2:48  %mul_ln1118_43 = mul i20 1480, %zext_ln1118_54

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="732" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.2:49  %add_ln703_53 = add i20 %zext_ln703_49, %zext_ln703_48

]]></Node>
<StgValue><ssdm name="add_ln703_53"/></StgValue>
</operation>

<operation id="733" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.2:50  %add_ln703_54 = add i20 %add_ln703_53, %mul_ln1118_43

]]></Node>
<StgValue><ssdm name="add_ln703_54"/></StgValue>
</operation>

<operation id="734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:54  %zext_ln1118_56 = zext i8 %src_kernel_win_2_va_38 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_56"/></StgValue>
</operation>

<operation id="735" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:55  %mul_ln1118_45 = mul i18 283, %zext_ln1118_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:56  %zext_ln1118_57 = zext i8 %src_kernel_win_2_va_51 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_57"/></StgValue>
</operation>

<operation id="737" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:57  %mul_ln1118_46 = mul i18 428, %zext_ln1118_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="738" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:62  %add_ln703_56 = add i18 %mul_ln1118_45, %mul_ln1118_46

]]></Node>
<StgValue><ssdm name="add_ln703_56"/></StgValue>
</operation>

<operation id="739" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:11  %src_kernel_win_0_va_56 = load i8* %src_kernel_win_0_va_14

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_56"/></StgValue>
</operation>

<operation id="740" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:26  %src_kernel_win_1_va_56 = load i8* %src_kernel_win_1_va_14

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_56"/></StgValue>
</operation>

<operation id="741" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:41  %src_kernel_win_2_va_31 = load i8* %src_kernel_win_2_va_14

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_31"/></StgValue>
</operation>

<operation id="742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:50  store i8 %src_kernel_win_2_va_31, i8* %src_kernel_win_2_va_15

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:70  store i8 %src_kernel_win_1_va_56, i8* %src_kernel_win_1_va_15

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:90  store i8 %src_kernel_win_0_va_56, i8* %src_kernel_win_0_va_15

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="745" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:2  %src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_27"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:5  %src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_30"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:6  %src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_31"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:7  %src_kernel_win_0_va_32 = load i8* %src_kernel_win_0_va_7

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_32"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:10  %src_kernel_win_0_va_35 = load i8* %src_kernel_win_0_va_10

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_35"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:12  %src_kernel_win_0_va_37 = load i8* %src_kernel_win_0_va_12

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_37"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="21" op_0_bw="20">
<![CDATA[
.preheader.preheader.0:51  %zext_ln703_8 = zext i20 %add_ln703_6 to i21

]]></Node>
<StgValue><ssdm name="zext_ln703_8"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="19" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:52  %zext_ln1118_7 = zext i8 %src_kernel_win_0_va_37 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_7"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.0:53  %mul_ln1118_6 = mul i19 979, %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="20" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:58  %zext_ln1118_10 = zext i8 %src_kernel_win_0_va_35 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_10"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.0:59  %mul_ln1118_9 = mul i20 1480, %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="21" op_0_bw="20">
<![CDATA[
.preheader.preheader.0:60  %zext_ln703_9 = zext i20 %mul_ln1118_9 to i21

]]></Node>
<StgValue><ssdm name="zext_ln703_9"/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader.0:61  %add_ln703_7 = add i21 %zext_ln703_8, %zext_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="758" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.0:63  %zext_ln703_10 = zext i18 %add_ln703_8 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_10"/></StgValue>
</operation>

<operation id="759" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.0:64  %add_ln703_9 = add i19 %zext_ln703_10, %mul_ln1118_6

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="760" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="21" op_0_bw="19">
<![CDATA[
.preheader.preheader.0:65  %zext_ln703_11 = zext i19 %add_ln703_9 to i21

]]></Node>
<StgValue><ssdm name="zext_ln703_11"/></StgValue>
</operation>

<operation id="761" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader.0:66  %add_ln703_10 = add i21 %zext_ln703_11, %add_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="762" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:74  %zext_ln1118_13 = zext i8 %src_kernel_win_0_va_22 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_13"/></StgValue>
</operation>

<operation id="763" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:75  %mul_ln1118_12 = mul i18 428, %zext_ln1118_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="764" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:76  %zext_ln1118_14 = zext i8 %src_kernel_win_0_va_32 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1118_14"/></StgValue>
</operation>

<operation id="765" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="19" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:77  %zext_ln1118_15 = zext i8 %src_kernel_win_0_va_31 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_15"/></StgValue>
</operation>

<operation id="766" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.0:78  %mul_ln1118_13 = mul i19 979, %zext_ln1118_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="767" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="20" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:79  %zext_ln1118_16 = zext i8 %src_kernel_win_0_va_30 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_16"/></StgValue>
</operation>

<operation id="768" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.0:80  %mul_ln1118_14 = mul i20 1480, %zext_ln1118_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="769" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:84  %zext_ln1118_19 = zext i8 %src_kernel_win_0_va_21 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1118_19"/></StgValue>
</operation>

<operation id="770" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:86  %zext_ln1118_20 = zext i8 %src_kernel_win_0_va_27 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_20"/></StgValue>
</operation>

<operation id="771" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:87  %mul_ln1118_16 = mul i18 283, %zext_ln1118_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="772" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:103  %add_ln703_17 = add i18 %mul_ln1118_16, %mul_ln1118_12

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="773" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:106  %add_ln703_19 = add i9 %zext_ln1118_19, %zext_ln1118_14

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="774" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="18" op_0_bw="9">
<![CDATA[
.preheader.preheader.0:107  %zext_ln703_64 = zext i9 %add_ln703_19 to i18

]]></Node>
<StgValue><ssdm name="zext_ln703_64"/></StgValue>
</operation>

<operation id="775" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:108  %mul_ln703_4 = mul i18 283, %zext_ln703_64

]]></Node>
<StgValue><ssdm name="mul_ln703_4"/></StgValue>
</operation>

<operation id="776" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:2  %src_kernel_win_1_va_27 = load i8* %src_kernel_win_1_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_27"/></StgValue>
</operation>

<operation id="777" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:5  %src_kernel_win_1_va_30 = load i8* %src_kernel_win_1_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_30"/></StgValue>
</operation>

<operation id="778" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:6  %src_kernel_win_1_va_31 = load i8* %src_kernel_win_1_va_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_31"/></StgValue>
</operation>

<operation id="779" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:7  %src_kernel_win_1_va_32 = load i8* %src_kernel_win_1_va_7

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_32"/></StgValue>
</operation>

<operation id="780" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:10  %src_kernel_win_1_va_35 = load i8* %src_kernel_win_1_va_10

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_35"/></StgValue>
</operation>

<operation id="781" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:12  %src_kernel_win_1_va_37 = load i8* %src_kernel_win_1_va_12

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_37"/></StgValue>
</operation>

<operation id="782" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="21" op_0_bw="20">
<![CDATA[
.preheader.preheader.1:51  %zext_ln703_29 = zext i20 %add_ln703_30 to i21

]]></Node>
<StgValue><ssdm name="zext_ln703_29"/></StgValue>
</operation>

<operation id="783" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="19" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:52  %zext_ln1118_31 = zext i8 %src_kernel_win_1_va_37 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_31"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.1:53  %mul_ln1118_25 = mul i19 979, %zext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="20" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:58  %zext_ln1118_34 = zext i8 %src_kernel_win_1_va_35 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_34"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.1:59  %mul_ln1118_28 = mul i20 1480, %zext_ln1118_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="21" op_0_bw="20">
<![CDATA[
.preheader.preheader.1:60  %zext_ln703_30 = zext i20 %mul_ln1118_28 to i21

]]></Node>
<StgValue><ssdm name="zext_ln703_30"/></StgValue>
</operation>

<operation id="788" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader.1:61  %add_ln703_31 = add i21 %zext_ln703_29, %zext_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.1:63  %zext_ln703_31 = zext i18 %add_ln703_32 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_31"/></StgValue>
</operation>

<operation id="790" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.1:64  %add_ln703_33 = add i19 %zext_ln703_31, %mul_ln1118_25

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="791" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="21" op_0_bw="19">
<![CDATA[
.preheader.preheader.1:65  %zext_ln703_32 = zext i19 %add_ln703_33 to i21

]]></Node>
<StgValue><ssdm name="zext_ln703_32"/></StgValue>
</operation>

<operation id="792" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader.1:66  %add_ln703_34 = add i21 %zext_ln703_32, %add_ln703_31

]]></Node>
<StgValue><ssdm name="add_ln703_34"/></StgValue>
</operation>

<operation id="793" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:74  %zext_ln1118_37 = zext i8 %src_kernel_win_1_va_22 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_37"/></StgValue>
</operation>

<operation id="794" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:75  %mul_ln1118_31 = mul i18 428, %zext_ln1118_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="795" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:76  %zext_ln1118_43 = zext i8 %src_kernel_win_1_va_32 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1118_43"/></StgValue>
</operation>

<operation id="796" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="19" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:77  %zext_ln1118_39 = zext i8 %src_kernel_win_1_va_31 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_39"/></StgValue>
</operation>

<operation id="797" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.1:78  %mul_ln1118_32 = mul i19 979, %zext_ln1118_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="798" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="20" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:79  %zext_ln1118_40 = zext i8 %src_kernel_win_1_va_30 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_40"/></StgValue>
</operation>

<operation id="799" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.1:80  %mul_ln1118_33 = mul i20 1480, %zext_ln1118_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="800" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:84  %zext_ln1118_52 = zext i8 %src_kernel_win_1_va_21 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1118_52"/></StgValue>
</operation>

<operation id="801" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:86  %zext_ln1118_44 = zext i8 %src_kernel_win_1_va_27 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_44"/></StgValue>
</operation>

<operation id="802" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:87  %mul_ln1118_35 = mul i18 283, %zext_ln1118_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="803" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:103  %add_ln703_41 = add i18 %mul_ln1118_35, %mul_ln1118_31

]]></Node>
<StgValue><ssdm name="add_ln703_41"/></StgValue>
</operation>

<operation id="804" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.1:106  %add_ln703_43 = add i9 %zext_ln1118_52, %zext_ln1118_43

]]></Node>
<StgValue><ssdm name="add_ln703_43"/></StgValue>
</operation>

<operation id="805" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="18" op_0_bw="9">
<![CDATA[
.preheader.preheader.1:107  %zext_ln703_67 = zext i9 %add_ln703_43 to i18

]]></Node>
<StgValue><ssdm name="zext_ln703_67"/></StgValue>
</operation>

<operation id="806" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:108  %mul_ln703_7 = mul i18 283, %zext_ln703_67

]]></Node>
<StgValue><ssdm name="mul_ln703_7"/></StgValue>
</operation>

<operation id="807" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:2  %src_kernel_win_2_va_42 = load i8* %src_kernel_win_2_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_42"/></StgValue>
</operation>

<operation id="808" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:5  %src_kernel_win_2_va_45 = load i8* %src_kernel_win_2_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_45"/></StgValue>
</operation>

<operation id="809" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:6  %src_kernel_win_2_va_46 = load i8* %src_kernel_win_2_va_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_46"/></StgValue>
</operation>

<operation id="810" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:7  %src_kernel_win_2_va_47 = load i8* %src_kernel_win_2_va_7

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_47"/></StgValue>
</operation>

<operation id="811" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:10  %src_kernel_win_2_va_50 = load i8* %src_kernel_win_2_va_10

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_50"/></StgValue>
</operation>

<operation id="812" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:12  %src_kernel_win_2_va_52 = load i8* %src_kernel_win_2_va_12

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_52"/></StgValue>
</operation>

<operation id="813" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="21" op_0_bw="20">
<![CDATA[
.preheader.preheader.2:51  %zext_ln703_50 = zext i20 %add_ln703_54 to i21

]]></Node>
<StgValue><ssdm name="zext_ln703_50"/></StgValue>
</operation>

<operation id="814" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="19" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:52  %zext_ln1118_55 = zext i8 %src_kernel_win_2_va_52 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_55"/></StgValue>
</operation>

<operation id="815" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.2:53  %mul_ln1118_44 = mul i19 979, %zext_ln1118_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="816" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="20" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:58  %zext_ln1118_58 = zext i8 %src_kernel_win_2_va_50 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_58"/></StgValue>
</operation>

<operation id="817" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.2:59  %mul_ln1118_47 = mul i20 1480, %zext_ln1118_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="818" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="21" op_0_bw="20">
<![CDATA[
.preheader.preheader.2:60  %zext_ln703_51 = zext i20 %mul_ln1118_47 to i21

]]></Node>
<StgValue><ssdm name="zext_ln703_51"/></StgValue>
</operation>

<operation id="819" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader.2:61  %add_ln703_55 = add i21 %zext_ln703_50, %zext_ln703_51

]]></Node>
<StgValue><ssdm name="add_ln703_55"/></StgValue>
</operation>

<operation id="820" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.2:63  %zext_ln703_52 = zext i18 %add_ln703_56 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_52"/></StgValue>
</operation>

<operation id="821" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.2:64  %add_ln703_57 = add i19 %zext_ln703_52, %mul_ln1118_44

]]></Node>
<StgValue><ssdm name="add_ln703_57"/></StgValue>
</operation>

<operation id="822" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="21" op_0_bw="19">
<![CDATA[
.preheader.preheader.2:65  %zext_ln703_53 = zext i19 %add_ln703_57 to i21

]]></Node>
<StgValue><ssdm name="zext_ln703_53"/></StgValue>
</operation>

<operation id="823" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader.2:66  %add_ln703_58 = add i21 %zext_ln703_53, %add_ln703_55

]]></Node>
<StgValue><ssdm name="add_ln703_58"/></StgValue>
</operation>

<operation id="824" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:74  %zext_ln1118_61 = zext i8 %src_kernel_win_2_va_37 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_61"/></StgValue>
</operation>

<operation id="825" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:75  %mul_ln1118_50 = mul i18 428, %zext_ln1118_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="826" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:76  %zext_ln1118_72 = zext i8 %src_kernel_win_2_va_47 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1118_72"/></StgValue>
</operation>

<operation id="827" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="19" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:77  %zext_ln1118_63 = zext i8 %src_kernel_win_2_va_46 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_63"/></StgValue>
</operation>

<operation id="828" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.2:78  %mul_ln1118_51 = mul i19 979, %zext_ln1118_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="829" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="20" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:79  %zext_ln1118_64 = zext i8 %src_kernel_win_2_va_45 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_64"/></StgValue>
</operation>

<operation id="830" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.2:80  %mul_ln1118_52 = mul i20 1480, %zext_ln1118_64

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="831" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:84  %zext_ln1118_74 = zext i8 %src_kernel_win_2_va_36 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1118_74"/></StgValue>
</operation>

<operation id="832" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:86  %zext_ln1118_68 = zext i8 %src_kernel_win_2_va_42 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_68"/></StgValue>
</operation>

<operation id="833" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:87  %mul_ln1118_54 = mul i18 283, %zext_ln1118_68

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="834" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:103  %add_ln703_65 = add i18 %mul_ln1118_54, %mul_ln1118_50

]]></Node>
<StgValue><ssdm name="add_ln703_65"/></StgValue>
</operation>

<operation id="835" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.2:106  %add_ln703_67 = add i9 %zext_ln1118_74, %zext_ln1118_72

]]></Node>
<StgValue><ssdm name="add_ln703_67"/></StgValue>
</operation>

<operation id="836" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="18" op_0_bw="9">
<![CDATA[
.preheader.preheader.2:107  %zext_ln703_70 = zext i9 %add_ln703_67 to i18

]]></Node>
<StgValue><ssdm name="zext_ln703_70"/></StgValue>
</operation>

<operation id="837" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:108  %mul_ln703_10 = mul i18 283, %zext_ln703_70

]]></Node>
<StgValue><ssdm name="mul_ln703_10"/></StgValue>
</operation>

<operation id="838" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:8  %src_kernel_win_0_va_53 = load i8* %src_kernel_win_0_va_10

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_53"/></StgValue>
</operation>

<operation id="839" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:9  %src_kernel_win_0_va_54 = load i8* %src_kernel_win_0_va_12

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_54"/></StgValue>
</operation>

<operation id="840" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:10  %src_kernel_win_0_va_55 = load i8* %src_kernel_win_0_va_13

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_55"/></StgValue>
</operation>

<operation id="841" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:23  %src_kernel_win_1_va_53 = load i8* %src_kernel_win_1_va_10

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_53"/></StgValue>
</operation>

<operation id="842" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:24  %src_kernel_win_1_va_54 = load i8* %src_kernel_win_1_va_12

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_54"/></StgValue>
</operation>

<operation id="843" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:25  %src_kernel_win_1_va_55 = load i8* %src_kernel_win_1_va_13

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_55"/></StgValue>
</operation>

<operation id="844" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:38  %src_kernel_win_2_va_28 = load i8* %src_kernel_win_2_va_10

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_28"/></StgValue>
</operation>

<operation id="845" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:39  %src_kernel_win_2_va_29 = load i8* %src_kernel_win_2_va_12

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_29"/></StgValue>
</operation>

<operation id="846" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:40  %src_kernel_win_2_va_30 = load i8* %src_kernel_win_2_va_13

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_30"/></StgValue>
</operation>

<operation id="847" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:51  store i8 %src_kernel_win_2_va_30, i8* %src_kernel_win_2_va_14

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="848" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:52  store i8 %src_kernel_win_2_va_29, i8* %src_kernel_win_2_va_13

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="849" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:53  store i8 %src_kernel_win_2_va_38, i8* %src_kernel_win_2_va_12

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="850" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:54  store i8 %src_kernel_win_2_va_28, i8* %src_kernel_win_2_va_11

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="851" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:71  store i8 %src_kernel_win_1_va_55, i8* %src_kernel_win_1_va_14

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="852" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:72  store i8 %src_kernel_win_1_va_54, i8* %src_kernel_win_1_va_13

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="853" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:73  store i8 %src_kernel_win_1_va_23, i8* %src_kernel_win_1_va_12

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="854" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:74  store i8 %src_kernel_win_1_va_53, i8* %src_kernel_win_1_va_11

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="855" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:91  store i8 %src_kernel_win_0_va_55, i8* %src_kernel_win_0_va_14

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="856" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:92  store i8 %src_kernel_win_0_va_54, i8* %src_kernel_win_0_va_13

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="857" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:93  store i8 %src_kernel_win_0_va_23, i8* %src_kernel_win_0_va_12

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="858" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:94  store i8 %src_kernel_win_0_va_53, i8* %src_kernel_win_0_va_11

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="859" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:0  %src_kernel_win_0_va_25 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_25"/></StgValue>
</operation>

<operation id="860" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:1  %src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_26"/></StgValue>
</operation>

<operation id="861" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:3  %src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_28"/></StgValue>
</operation>

<operation id="862" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:4  %src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_29"/></StgValue>
</operation>

<operation id="863" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:8  %src_kernel_win_0_va_33 = load i8* %src_kernel_win_0_va_8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_33"/></StgValue>
</operation>

<operation id="864" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:9  %src_kernel_win_0_va_34 = load i8* %src_kernel_win_0_va_9

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_34"/></StgValue>
</operation>

<operation id="865" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="22" op_0_bw="21">
<![CDATA[
.preheader.preheader.0:67  %zext_ln703_12 = zext i21 %add_ln703_10 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_12"/></StgValue>
</operation>

<operation id="866" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="21" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:68  %zext_ln1118_11 = zext i8 %src_kernel_win_0_va_34 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1118_11"/></StgValue>
</operation>

<operation id="867" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader.0:69  %mul_ln1118_10 = mul i21 2237, %zext_ln1118_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="868" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="22" op_0_bw="21">
<![CDATA[
.preheader.preheader.0:70  %zext_ln703_13 = zext i21 %mul_ln1118_10 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_13"/></StgValue>
</operation>

<operation id="869" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="20" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:71  %zext_ln1118_12 = zext i8 %src_kernel_win_0_va_33 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_12"/></StgValue>
</operation>

<operation id="870" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.0:72  %mul_ln1118_11 = mul i20 1480, %zext_ln1118_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="871" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="22" op_0_bw="20">
<![CDATA[
.preheader.preheader.0:73  %zext_ln703_14 = zext i20 %mul_ln1118_11 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_14"/></StgValue>
</operation>

<operation id="872" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="19" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:81  %zext_ln1118_17 = zext i8 %src_kernel_win_0_va_29 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_17"/></StgValue>
</operation>

<operation id="873" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.0:82  %mul_ln1118_15 = mul i19 979, %zext_ln1118_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="874" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.0:83  %zext_ln1118_18 = zext i19 %mul_ln1118_15 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_18"/></StgValue>
</operation>

<operation id="875" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:85  %zext_ln1118_23 = zext i8 %src_kernel_win_0_va_28 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1118_23"/></StgValue>
</operation>

<operation id="876" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:88  %zext_ln1118_21 = zext i8 %src_kernel_win_0_va_26 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_21"/></StgValue>
</operation>

<operation id="877" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:89  %mul_ln1118_17 = mul i18 428, %zext_ln1118_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="878" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.0:90  %zext_ln1118_28 = zext i18 %mul_ln1118_17 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_28"/></StgValue>
</operation>

<operation id="879" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:91  %zext_ln1118_22 = zext i8 %src_kernel_win_0_va_25 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_22"/></StgValue>
</operation>

<operation id="880" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:92  %mul_ln1118_18 = mul i18 283, %zext_ln1118_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="881" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.0:93  %zext_ln1118_38 = zext i18 %mul_ln1118_18 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_38"/></StgValue>
</operation>

<operation id="882" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:94  %zext_ln703_63 = zext i8 %src_kernel_win_0_va_20 to i9

]]></Node>
<StgValue><ssdm name="zext_ln703_63"/></StgValue>
</operation>

<operation id="883" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader.0:95  %add_ln703_11 = add i22 %zext_ln703_12, %zext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="884" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader.0:96  %add_ln703_12 = add i22 %add_ln703_11, %zext_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="885" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.0:97  %add_ln703_13 = add i20 %mul_ln1118_14, %zext_ln1118_18

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="886" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.0:98  %add_ln703_14 = add i19 %mul_ln1118_13, %zext_ln1118_38

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="887" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.0:99  %zext_ln703_15 = zext i19 %add_ln703_14 to i20

]]></Node>
<StgValue><ssdm name="zext_ln703_15"/></StgValue>
</operation>

<operation id="888" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.0:100  %add_ln703_15 = add i20 %zext_ln703_15, %add_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="889" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.0:104  %zext_ln703_17 = zext i18 %add_ln703_17 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_17"/></StgValue>
</operation>

<operation id="890" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.0:105  %add_ln703_18 = add i19 %zext_ln703_17, %zext_ln1118_28

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="891" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:109  %add_ln703_20 = add i9 %zext_ln1118_23, %zext_ln703_63

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="892" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="9">
<![CDATA[
.preheader.preheader.0:110  %zext_ln703_65 = zext i9 %add_ln703_20 to i16

]]></Node>
<StgValue><ssdm name="zext_ln703_65"/></StgValue>
</operation>

<operation id="893" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0:111  %mul_ln703_5 = mul i16 82, %zext_ln703_65

]]></Node>
<StgValue><ssdm name="mul_ln703_5"/></StgValue>
</operation>

<operation id="894" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader.0:112  %zext_ln703_18 = zext i16 %mul_ln703_5 to i18

]]></Node>
<StgValue><ssdm name="zext_ln703_18"/></StgValue>
</operation>

<operation id="895" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0:113  %add_ln703_21 = add i18 %zext_ln703_18, %mul_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="896" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.0:114  %zext_ln703_19 = zext i18 %add_ln703_21 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_19"/></StgValue>
</operation>

<operation id="897" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.0:115  %add_ln703_22 = add i19 %zext_ln703_19, %add_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln703_22"/></StgValue>
</operation>

<operation id="898" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:0  %src_kernel_win_1_va_25 = load i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_25"/></StgValue>
</operation>

<operation id="899" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:1  %src_kernel_win_1_va_26 = load i8* %src_kernel_win_1_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_26"/></StgValue>
</operation>

<operation id="900" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:3  %src_kernel_win_1_va_28 = load i8* %src_kernel_win_1_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_28"/></StgValue>
</operation>

<operation id="901" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:4  %src_kernel_win_1_va_29 = load i8* %src_kernel_win_1_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_29"/></StgValue>
</operation>

<operation id="902" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:8  %src_kernel_win_1_va_33 = load i8* %src_kernel_win_1_va_8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_33"/></StgValue>
</operation>

<operation id="903" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:9  %src_kernel_win_1_va_34 = load i8* %src_kernel_win_1_va_9

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_34"/></StgValue>
</operation>

<operation id="904" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="22" op_0_bw="21">
<![CDATA[
.preheader.preheader.1:67  %zext_ln703_33 = zext i21 %add_ln703_34 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_33"/></StgValue>
</operation>

<operation id="905" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="21" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:68  %zext_ln1118_35 = zext i8 %src_kernel_win_1_va_34 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1118_35"/></StgValue>
</operation>

<operation id="906" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader.1:69  %mul_ln1118_29 = mul i21 2237, %zext_ln1118_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="907" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="22" op_0_bw="21">
<![CDATA[
.preheader.preheader.1:70  %zext_ln703_34 = zext i21 %mul_ln1118_29 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_34"/></StgValue>
</operation>

<operation id="908" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="20" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:71  %zext_ln1118_36 = zext i8 %src_kernel_win_1_va_33 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_36"/></StgValue>
</operation>

<operation id="909" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.1:72  %mul_ln1118_30 = mul i20 1480, %zext_ln1118_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="910" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="22" op_0_bw="20">
<![CDATA[
.preheader.preheader.1:73  %zext_ln703_35 = zext i20 %mul_ln1118_30 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_35"/></StgValue>
</operation>

<operation id="911" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="19" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:81  %zext_ln1118_41 = zext i8 %src_kernel_win_1_va_29 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_41"/></StgValue>
</operation>

<operation id="912" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.1:82  %mul_ln1118_34 = mul i19 979, %zext_ln1118_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="913" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.1:83  %zext_ln1118_47 = zext i19 %mul_ln1118_34 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_47"/></StgValue>
</operation>

<operation id="914" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:85  %zext_ln1118_62 = zext i8 %src_kernel_win_1_va_28 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1118_62"/></StgValue>
</operation>

<operation id="915" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:88  %zext_ln1118_45 = zext i8 %src_kernel_win_1_va_26 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_45"/></StgValue>
</operation>

<operation id="916" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:89  %mul_ln1118_36 = mul i18 428, %zext_ln1118_45

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="917" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.1:90  %zext_ln1118_66 = zext i18 %mul_ln1118_36 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_66"/></StgValue>
</operation>

<operation id="918" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:91  %zext_ln1118_46 = zext i8 %src_kernel_win_1_va_25 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_46"/></StgValue>
</operation>

<operation id="919" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:92  %mul_ln1118_37 = mul i18 283, %zext_ln1118_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="920" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.1:93  %zext_ln1118_67 = zext i18 %mul_ln1118_37 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_67"/></StgValue>
</operation>

<operation id="921" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:94  %zext_ln703_66 = zext i8 %src_kernel_win_1_va_20 to i9

]]></Node>
<StgValue><ssdm name="zext_ln703_66"/></StgValue>
</operation>

<operation id="922" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader.1:95  %add_ln703_35 = add i22 %zext_ln703_33, %zext_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln703_35"/></StgValue>
</operation>

<operation id="923" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader.1:96  %add_ln703_36 = add i22 %add_ln703_35, %zext_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln703_36"/></StgValue>
</operation>

<operation id="924" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.1:97  %add_ln703_37 = add i20 %mul_ln1118_33, %zext_ln1118_47

]]></Node>
<StgValue><ssdm name="add_ln703_37"/></StgValue>
</operation>

<operation id="925" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.1:98  %add_ln703_38 = add i19 %mul_ln1118_32, %zext_ln1118_67

]]></Node>
<StgValue><ssdm name="add_ln703_38"/></StgValue>
</operation>

<operation id="926" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.1:99  %zext_ln703_36 = zext i19 %add_ln703_38 to i20

]]></Node>
<StgValue><ssdm name="zext_ln703_36"/></StgValue>
</operation>

<operation id="927" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.1:100  %add_ln703_39 = add i20 %zext_ln703_36, %add_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln703_39"/></StgValue>
</operation>

<operation id="928" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.1:104  %zext_ln703_38 = zext i18 %add_ln703_41 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_38"/></StgValue>
</operation>

<operation id="929" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.1:105  %add_ln703_42 = add i19 %zext_ln703_38, %zext_ln1118_66

]]></Node>
<StgValue><ssdm name="add_ln703_42"/></StgValue>
</operation>

<operation id="930" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.1:109  %add_ln703_44 = add i9 %zext_ln1118_62, %zext_ln703_66

]]></Node>
<StgValue><ssdm name="add_ln703_44"/></StgValue>
</operation>

<operation id="931" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="9">
<![CDATA[
.preheader.preheader.1:110  %zext_ln703_68 = zext i9 %add_ln703_44 to i16

]]></Node>
<StgValue><ssdm name="zext_ln703_68"/></StgValue>
</operation>

<operation id="932" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.1:111  %mul_ln703_8 = mul i16 82, %zext_ln703_68

]]></Node>
<StgValue><ssdm name="mul_ln703_8"/></StgValue>
</operation>

<operation id="933" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader.1:112  %zext_ln703_39 = zext i16 %mul_ln703_8 to i18

]]></Node>
<StgValue><ssdm name="zext_ln703_39"/></StgValue>
</operation>

<operation id="934" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.1:113  %add_ln703_45 = add i18 %zext_ln703_39, %mul_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln703_45"/></StgValue>
</operation>

<operation id="935" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.1:114  %zext_ln703_40 = zext i18 %add_ln703_45 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_40"/></StgValue>
</operation>

<operation id="936" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.1:115  %add_ln703_46 = add i19 %zext_ln703_40, %add_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln703_46"/></StgValue>
</operation>

<operation id="937" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:0  %src_kernel_win_2_va_40 = load i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_40"/></StgValue>
</operation>

<operation id="938" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:1  %src_kernel_win_2_va_41 = load i8* %src_kernel_win_2_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_41"/></StgValue>
</operation>

<operation id="939" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:3  %src_kernel_win_2_va_43 = load i8* %src_kernel_win_2_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_43"/></StgValue>
</operation>

<operation id="940" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:4  %src_kernel_win_2_va_44 = load i8* %src_kernel_win_2_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_44"/></StgValue>
</operation>

<operation id="941" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:8  %src_kernel_win_2_va_48 = load i8* %src_kernel_win_2_va_8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_48"/></StgValue>
</operation>

<operation id="942" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:9  %src_kernel_win_2_va_49 = load i8* %src_kernel_win_2_va_9

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_49"/></StgValue>
</operation>

<operation id="943" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="22" op_0_bw="21">
<![CDATA[
.preheader.preheader.2:67  %zext_ln703_54 = zext i21 %add_ln703_58 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_54"/></StgValue>
</operation>

<operation id="944" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="21" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:68  %zext_ln1118_59 = zext i8 %src_kernel_win_2_va_49 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1118_59"/></StgValue>
</operation>

<operation id="945" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader.2:69  %mul_ln1118_48 = mul i21 2237, %zext_ln1118_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="946" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="22" op_0_bw="21">
<![CDATA[
.preheader.preheader.2:70  %zext_ln703_55 = zext i21 %mul_ln1118_48 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_55"/></StgValue>
</operation>

<operation id="947" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="20" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:71  %zext_ln1118_60 = zext i8 %src_kernel_win_2_va_48 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_60"/></StgValue>
</operation>

<operation id="948" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.2:72  %mul_ln1118_49 = mul i20 1480, %zext_ln1118_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="949" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="22" op_0_bw="20">
<![CDATA[
.preheader.preheader.2:73  %zext_ln703_56 = zext i20 %mul_ln1118_49 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_56"/></StgValue>
</operation>

<operation id="950" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="19" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:81  %zext_ln1118_65 = zext i8 %src_kernel_win_2_va_44 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_65"/></StgValue>
</operation>

<operation id="951" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.2:82  %mul_ln1118_53 = mul i19 979, %zext_ln1118_65

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="952" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.2:83  %zext_ln1118_73 = zext i19 %mul_ln1118_53 to i20

]]></Node>
<StgValue><ssdm name="zext_ln1118_73"/></StgValue>
</operation>

<operation id="953" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:85  %zext_ln1118_75 = zext i8 %src_kernel_win_2_va_43 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1118_75"/></StgValue>
</operation>

<operation id="954" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:88  %zext_ln1118_69 = zext i8 %src_kernel_win_2_va_41 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_69"/></StgValue>
</operation>

<operation id="955" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:89  %mul_ln1118_55 = mul i18 428, %zext_ln1118_69

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="956" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.2:90  %zext_ln1118_76 = zext i18 %mul_ln1118_55 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_76"/></StgValue>
</operation>

<operation id="957" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="18" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:91  %zext_ln1118_70 = zext i8 %src_kernel_win_2_va_40 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1118_70"/></StgValue>
</operation>

<operation id="958" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:92  %mul_ln1118_56 = mul i18 283, %zext_ln1118_70

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="959" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.2:93  %zext_ln1118_77 = zext i18 %mul_ln1118_56 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118_77"/></StgValue>
</operation>

<operation id="960" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:94  %zext_ln703_69 = zext i8 %src_kernel_win_2_va_35 to i9

]]></Node>
<StgValue><ssdm name="zext_ln703_69"/></StgValue>
</operation>

<operation id="961" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader.2:95  %add_ln703_59 = add i22 %zext_ln703_54, %zext_ln703_56

]]></Node>
<StgValue><ssdm name="add_ln703_59"/></StgValue>
</operation>

<operation id="962" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader.2:96  %add_ln703_60 = add i22 %add_ln703_59, %zext_ln703_55

]]></Node>
<StgValue><ssdm name="add_ln703_60"/></StgValue>
</operation>

<operation id="963" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.2:97  %add_ln703_61 = add i20 %mul_ln1118_52, %zext_ln1118_73

]]></Node>
<StgValue><ssdm name="add_ln703_61"/></StgValue>
</operation>

<operation id="964" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.2:98  %add_ln703_62 = add i19 %mul_ln1118_51, %zext_ln1118_77

]]></Node>
<StgValue><ssdm name="add_ln703_62"/></StgValue>
</operation>

<operation id="965" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="20" op_0_bw="19">
<![CDATA[
.preheader.preheader.2:99  %zext_ln703_57 = zext i19 %add_ln703_62 to i20

]]></Node>
<StgValue><ssdm name="zext_ln703_57"/></StgValue>
</operation>

<operation id="966" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.2:100  %add_ln703_63 = add i20 %zext_ln703_57, %add_ln703_61

]]></Node>
<StgValue><ssdm name="add_ln703_63"/></StgValue>
</operation>

<operation id="967" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.2:104  %zext_ln703_59 = zext i18 %add_ln703_65 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_59"/></StgValue>
</operation>

<operation id="968" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.2:105  %add_ln703_66 = add i19 %zext_ln703_59, %zext_ln1118_76

]]></Node>
<StgValue><ssdm name="add_ln703_66"/></StgValue>
</operation>

<operation id="969" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.2:109  %add_ln703_68 = add i9 %zext_ln1118_75, %zext_ln703_69

]]></Node>
<StgValue><ssdm name="add_ln703_68"/></StgValue>
</operation>

<operation id="970" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="9">
<![CDATA[
.preheader.preheader.2:110  %zext_ln703_71 = zext i9 %add_ln703_68 to i16

]]></Node>
<StgValue><ssdm name="zext_ln703_71"/></StgValue>
</operation>

<operation id="971" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.2:111  %mul_ln703_11 = mul i16 82, %zext_ln703_71

]]></Node>
<StgValue><ssdm name="mul_ln703_11"/></StgValue>
</operation>

<operation id="972" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader.2:112  %zext_ln703_60 = zext i16 %mul_ln703_11 to i18

]]></Node>
<StgValue><ssdm name="zext_ln703_60"/></StgValue>
</operation>

<operation id="973" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.2:113  %add_ln703_69 = add i18 %zext_ln703_60, %mul_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_69"/></StgValue>
</operation>

<operation id="974" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="19" op_0_bw="18">
<![CDATA[
.preheader.preheader.2:114  %zext_ln703_61 = zext i18 %add_ln703_69 to i19

]]></Node>
<StgValue><ssdm name="zext_ln703_61"/></StgValue>
</operation>

<operation id="975" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.2:115  %add_ln703_70 = add i19 %zext_ln703_61, %add_ln703_66

]]></Node>
<StgValue><ssdm name="add_ln703_70"/></StgValue>
</operation>

<operation id="976" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:0  %src_kernel_win_0_va_45 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_45"/></StgValue>
</operation>

<operation id="977" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:1  %src_kernel_win_0_va_46 = load i8* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_46"/></StgValue>
</operation>

<operation id="978" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:2  %src_kernel_win_0_va_47 = load i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_47"/></StgValue>
</operation>

<operation id="979" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:3  %src_kernel_win_0_va_48 = load i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_48"/></StgValue>
</operation>

<operation id="980" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:4  %src_kernel_win_0_va_49 = load i8* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_49"/></StgValue>
</operation>

<operation id="981" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:5  %src_kernel_win_0_va_50 = load i8* %src_kernel_win_0_va_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_50"/></StgValue>
</operation>

<operation id="982" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:6  %src_kernel_win_0_va_51 = load i8* %src_kernel_win_0_va_8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_51"/></StgValue>
</operation>

<operation id="983" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:7  %src_kernel_win_0_va_52 = load i8* %src_kernel_win_0_va_9

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_52"/></StgValue>
</operation>

<operation id="984" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:15  %src_kernel_win_1_va_45 = load i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_45"/></StgValue>
</operation>

<operation id="985" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:16  %src_kernel_win_1_va_46 = load i8* %src_kernel_win_1_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_46"/></StgValue>
</operation>

<operation id="986" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:17  %src_kernel_win_1_va_47 = load i8* %src_kernel_win_1_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_47"/></StgValue>
</operation>

<operation id="987" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:18  %src_kernel_win_1_va_48 = load i8* %src_kernel_win_1_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_48"/></StgValue>
</operation>

<operation id="988" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:19  %src_kernel_win_1_va_49 = load i8* %src_kernel_win_1_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_49"/></StgValue>
</operation>

<operation id="989" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:20  %src_kernel_win_1_va_50 = load i8* %src_kernel_win_1_va_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_50"/></StgValue>
</operation>

<operation id="990" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:21  %src_kernel_win_1_va_51 = load i8* %src_kernel_win_1_va_8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_51"/></StgValue>
</operation>

<operation id="991" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:22  %src_kernel_win_1_va_52 = load i8* %src_kernel_win_1_va_9

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_52"/></StgValue>
</operation>

<operation id="992" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:30  %src_kernel_win_2_va_20 = load i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_20"/></StgValue>
</operation>

<operation id="993" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:31  %src_kernel_win_2_va_21 = load i8* %src_kernel_win_2_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_21"/></StgValue>
</operation>

<operation id="994" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:32  %src_kernel_win_2_va_22 = load i8* %src_kernel_win_2_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_22"/></StgValue>
</operation>

<operation id="995" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:33  %src_kernel_win_2_va_23 = load i8* %src_kernel_win_2_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_23"/></StgValue>
</operation>

<operation id="996" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:34  %src_kernel_win_2_va_24 = load i8* %src_kernel_win_2_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_24"/></StgValue>
</operation>

<operation id="997" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:35  %src_kernel_win_2_va_25 = load i8* %src_kernel_win_2_va_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_25"/></StgValue>
</operation>

<operation id="998" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:36  %src_kernel_win_2_va_26 = load i8* %src_kernel_win_2_va_8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_26"/></StgValue>
</operation>

<operation id="999" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="8">
<![CDATA[
loop_width_end:37  %src_kernel_win_2_va_27 = load i8* %src_kernel_win_2_va_9

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_27"/></StgValue>
</operation>

<operation id="1000" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_width_end:45  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str14, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1001" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:55  store i8 %src_kernel_win_2_va_27, i8* %src_kernel_win_2_va_10

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1002" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:56  store i8 %src_kernel_win_2_va_26, i8* %src_kernel_win_2_va_9

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1003" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:57  store i8 %src_kernel_win_2_va_37, i8* %src_kernel_win_2_va_8

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1004" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:58  store i8 %src_kernel_win_2_va_25, i8* %src_kernel_win_2_va_7

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1005" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:59  store i8 %src_kernel_win_2_va_24, i8* %src_kernel_win_2_va_6

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1006" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:60  store i8 %src_kernel_win_2_va_23, i8* %src_kernel_win_2_va_5

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1007" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:61  store i8 %src_kernel_win_2_va_36, i8* %src_kernel_win_2_va_4

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1008" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:62  store i8 %src_kernel_win_2_va_22, i8* %src_kernel_win_2_va_3

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1009" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:63  store i8 %src_kernel_win_2_va_21, i8* %src_kernel_win_2_va_2

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1010" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:64  store i8 %src_kernel_win_2_va_20, i8* %src_kernel_win_2_va_1

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1011" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:65  store i8 %src_kernel_win_2_va_35, i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1012" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:75  store i8 %src_kernel_win_1_va_52, i8* %src_kernel_win_1_va_10

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1013" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:76  store i8 %src_kernel_win_1_va_51, i8* %src_kernel_win_1_va_9

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1014" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:77  store i8 %src_kernel_win_1_va_22, i8* %src_kernel_win_1_va_8

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1015" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:78  store i8 %src_kernel_win_1_va_50, i8* %src_kernel_win_1_va_7

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1016" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:79  store i8 %src_kernel_win_1_va_49, i8* %src_kernel_win_1_va_6

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1017" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:80  store i8 %src_kernel_win_1_va_48, i8* %src_kernel_win_1_va_5

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1018" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:81  store i8 %src_kernel_win_1_va_21, i8* %src_kernel_win_1_va_4

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1019" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:82  store i8 %src_kernel_win_1_va_47, i8* %src_kernel_win_1_va_3

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1020" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:83  store i8 %src_kernel_win_1_va_46, i8* %src_kernel_win_1_va_2

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1021" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:84  store i8 %src_kernel_win_1_va_45, i8* %src_kernel_win_1_va_1

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1022" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:85  store i8 %src_kernel_win_1_va_20, i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1023" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:95  store i8 %src_kernel_win_0_va_52, i8* %src_kernel_win_0_va_10

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1024" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:96  store i8 %src_kernel_win_0_va_51, i8* %src_kernel_win_0_va_9

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1025" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:97  store i8 %src_kernel_win_0_va_22, i8* %src_kernel_win_0_va_8

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1026" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:98  store i8 %src_kernel_win_0_va_50, i8* %src_kernel_win_0_va_7

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1027" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:99  store i8 %src_kernel_win_0_va_49, i8* %src_kernel_win_0_va_6

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1028" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:100  store i8 %src_kernel_win_0_va_48, i8* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1029" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:101  store i8 %src_kernel_win_0_va_21, i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1030" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
loop_width_end:102  store i8 %src_kernel_win_0_va_47, i8* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1031" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:103  store i8 %src_kernel_win_0_va_46, i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1032" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:104  store i8 %src_kernel_win_0_va_45, i8* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1033" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
loop_width_end:105  store i8 %src_kernel_win_0_va_20, i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="1034" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0">
<![CDATA[
loop_width_end:106  br label %1

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1035" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="22" op_0_bw="20">
<![CDATA[
.preheader.preheader.0:101  %zext_ln703_16 = zext i20 %add_ln703_15 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_16"/></StgValue>
</operation>

<operation id="1036" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader.0:102  %add_ln703_16 = add i22 %zext_ln703_16, %add_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="1037" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="22" op_0_bw="19">
<![CDATA[
.preheader.preheader.0:116  %zext_ln703_20 = zext i19 %add_ln703_22 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_20"/></StgValue>
</operation>

<operation id="1038" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader.0:117  %p_Val2_s = add i22 %zext_ln703_20, %add_ln703_16

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="1039" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:118  %p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %p_Val2_s, i32 14, i32 21)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="1040" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:119  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1041" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="1">
<![CDATA[
.preheader.preheader.0:120  %zext_ln415 = zext i1 %tmp_48 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="1042" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:121  %p_Val2_2 = add i8 %p_Val2_1, %zext_ln415

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="1043" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:122  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_s, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1044" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:123  %xor_ln777 = xor i1 %tmp_49, true

]]></Node>
<StgValue><ssdm name="xor_ln777"/></StgValue>
</operation>

<operation id="1045" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:124  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1046" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:125  %deleted_zeros = or i1 %tmp_50, %xor_ln777

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="1047" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:126  %p_Val2_12 = select i1 %deleted_zeros, i8 %p_Val2_2, i8 -1

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="1048" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="22" op_0_bw="20">
<![CDATA[
.preheader.preheader.1:101  %zext_ln703_37 = zext i20 %add_ln703_39 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_37"/></StgValue>
</operation>

<operation id="1049" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader.1:102  %add_ln703_40 = add i22 %zext_ln703_37, %add_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln703_40"/></StgValue>
</operation>

<operation id="1050" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="22" op_0_bw="19">
<![CDATA[
.preheader.preheader.1:116  %zext_ln703_41 = zext i19 %add_ln703_46 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_41"/></StgValue>
</operation>

<operation id="1051" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader.1:117  %p_Val2_4 = add i22 %zext_ln703_41, %add_ln703_40

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="1052" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="8" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.1:118  %p_Val2_5 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %p_Val2_4, i32 14, i32 21)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="1053" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
.preheader.preheader.1:119  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1054" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="1">
<![CDATA[
.preheader.preheader.1:120  %zext_ln415_1 = zext i1 %tmp_54 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="1055" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.1:121  %p_Val2_6 = add i8 %p_Val2_5, %zext_ln415_1

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="1056" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
.preheader.preheader.1:122  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_4, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1057" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:123  %xor_ln777_1 = xor i1 %tmp_55, true

]]></Node>
<StgValue><ssdm name="xor_ln777_1"/></StgValue>
</operation>

<operation id="1058" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader.1:124  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1059" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:125  %deleted_zeros_1 = or i1 %tmp_56, %xor_ln777_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="1060" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.1:126  %p_Val2_13 = select i1 %deleted_zeros_1, i8 %p_Val2_6, i8 -1

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="1061" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="22" op_0_bw="20">
<![CDATA[
.preheader.preheader.2:101  %zext_ln703_58 = zext i20 %add_ln703_63 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_58"/></StgValue>
</operation>

<operation id="1062" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader.2:102  %add_ln703_64 = add i22 %zext_ln703_58, %add_ln703_60

]]></Node>
<StgValue><ssdm name="add_ln703_64"/></StgValue>
</operation>

<operation id="1063" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="22" op_0_bw="19">
<![CDATA[
.preheader.preheader.2:116  %zext_ln703_62 = zext i19 %add_ln703_70 to i22

]]></Node>
<StgValue><ssdm name="zext_ln703_62"/></StgValue>
</operation>

<operation id="1064" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader.2:117  %p_Val2_8 = add i22 %zext_ln703_62, %add_ln703_64

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="1065" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="8" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.2:118  %p_Val2_9 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %p_Val2_8, i32 14, i32 21)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="1066" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
.preheader.preheader.2:119  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1067" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="1">
<![CDATA[
.preheader.preheader.2:120  %zext_ln415_2 = zext i1 %tmp_60 to i8

]]></Node>
<StgValue><ssdm name="zext_ln415_2"/></StgValue>
</operation>

<operation id="1068" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.2:121  %p_Val2_10 = add i8 %p_Val2_9, %zext_ln415_2

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="1069" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
.preheader.preheader.2:122  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1070" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:123  %xor_ln777_2 = xor i1 %tmp_61, true

]]></Node>
<StgValue><ssdm name="xor_ln777_2"/></StgValue>
</operation>

<operation id="1071" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader.2:124  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1072" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:125  %deleted_zeros_2 = or i1 %tmp_62, %xor_ln777_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="1073" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.2:126  %p_Val2_14 = select i1 %deleted_zeros_2, i8 %p_Val2_10, i8 -1

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1074" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:127  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_Val2_12)

]]></Node>
<StgValue><ssdm name="write_ln515"/></StgValue>
</operation>

<operation id="1075" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:128  br label %._crit_edge484.i.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>

<operation id="1076" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.1:127  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_Val2_13)

]]></Node>
<StgValue><ssdm name="write_ln515"/></StgValue>
</operation>

<operation id="1077" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.1:128  br label %._crit_edge484.i.1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>

<operation id="1078" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.2:127  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_Val2_14)

]]></Node>
<StgValue><ssdm name="write_ln515"/></StgValue>
</operation>

<operation id="1079" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.2:128  br label %loop_width_end

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1080" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_height_end:0  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1081" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0">
<![CDATA[
loop_height_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
