// Seed: 1245082326
module module_0;
  logic [7:0] id_1;
  assign module_1.id_2 = 0;
  wire id_2;
  assign module_2.id_2 = 0;
  assign id_1[1] = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    input tri1 id_3
    , id_8,
    input wand id_4,
    input supply1 id_5,
    output uwire id_6
);
  assign id_6 = 1;
  module_0 modCall_1 ();
  wire id_9;
endmodule
module module_2 (
    input wire id_0,
    input wor id_1,
    output uwire id_2,
    output wand id_3,
    input uwire id_4,
    input wire id_5,
    output supply0 id_6
    , id_10,
    input supply1 id_7,
    input wire id_8
);
  tri1 id_11 = id_0;
  module_0 modCall_1 ();
endmodule
