
---------- Begin Simulation Statistics ----------
final_tick                                83211532500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127270                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725200                       # Number of bytes of host memory used
host_op_rate                                   127525                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   785.73                       # Real time elapsed on the host
host_tick_rate                              105902937                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100200384                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083212                       # Number of seconds simulated
sim_ticks                                 83211532500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100200384                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.664231                       # CPI: cycles per instruction
system.cpu.discardedOps                        213157                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34059308                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600878                       # IPC: instructions per cycle
system.cpu.numCycles                        166423065                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                47349883     47.26%     47.26% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20682      0.02%     47.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::MemRead               41786327     41.70%     88.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite              11043491     11.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100200384                       # Class of committed instruction
system.cpu.tickCycles                       132363757                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       169636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        372377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       687463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          475                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1376398                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            475                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              66441                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111380                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58251                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136305                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136305                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         66441                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       575123                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 575123                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20104064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20104064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            202746                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  202746    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              202746                       # Request fanout histogram
system.membus.reqLayer0.occupancy           859398000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1091810500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83211532500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            400503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       720382                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          228                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          136959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288432                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288432                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       399827                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1580                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2063753                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2065333                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        57856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     83024704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               83082560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          170106                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7128320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           859041                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000589                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024263                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 858535     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    506      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             859041                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1297429000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1032391494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83211532500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               486164                       # number of demand (read+write) hits
system.l2.demand_hits::total                   486183                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  19                       # number of overall hits
system.l2.overall_hits::.cpu.data              486164                       # number of overall hits
system.l2.overall_hits::total                  486183                       # number of overall hits
system.l2.demand_misses::.cpu.inst                657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             202095                       # number of demand (read+write) misses
system.l2.demand_misses::total                 202752                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               657                       # number of overall misses
system.l2.overall_misses::.cpu.data            202095                       # number of overall misses
system.l2.overall_misses::total                202752                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50829500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17025335000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17076164500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50829500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17025335000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17076164500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           688259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               688935                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          688259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              688935                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.971893                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.293632                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.294298                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.971893                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.293632                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.294298                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77366.057839                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84244.216829                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84221.928760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77366.057839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84244.216829                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84221.928760                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111380                       # number of writebacks
system.l2.writebacks::total                    111380                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        202089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            202746                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       202089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           202746                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44259500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15004037500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15048297000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44259500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15004037500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15048297000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.971893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.293623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.294289                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.971893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.293623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.294289                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67366.057839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74244.701592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74222.411293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67366.057839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74244.701592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74222.411293                       # average overall mshr miss latency
system.l2.replacements                         170106                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       609002                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           609002                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       609002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       609002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          224                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              224                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          224                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          224                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            152127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                152127                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136305                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136305                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11815265500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11815265500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.472572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.472572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86682.553831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86682.553831                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136305                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136305                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10452215500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10452215500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.472572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.472572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76682.553831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76682.553831                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50829500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50829500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.971893                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971893                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77366.057839                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77366.057839                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44259500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44259500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.971893                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971893                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67366.057839                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67366.057839                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        334037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            334037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65790                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65790                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5210069500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5210069500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       399827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        399827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.164546                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.164546                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79192.422861                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79192.422861                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4551822000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4551822000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.164531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.164531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69193.451295                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69193.451295                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83211532500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31898.325400                       # Cycle average of tags in use
system.l2.tags.total_refs                     1376361                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202874                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.784314                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.979851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        88.077779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31774.267770                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973460                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15077                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 704902778                       # Number of tag accesses
system.l2.tags.data_accesses                704902778                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83211532500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    111380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    202044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006896400500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6663                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6663                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              528015                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104886                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      202746                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111380                       # Number of write requests accepted
system.mem_ctrls.readBursts                    202746                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111380                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     45                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                202746                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111380                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  141243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.421282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.287126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.843396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6528     97.97%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          126      1.89%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            5      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6663                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.713342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.684127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.003333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4369     65.57%     65.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.45%     66.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2084     31.28%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              168      2.52%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6663                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12975744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7128320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    155.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83210965000                       # Total gap between requests
system.mem_ctrls.avgGap                     264896.78                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12930816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7127104                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 505314.572832798120                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 155396921.694718211889                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85650435.533079504967                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          657                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       202089                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111380                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17339500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6669985500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1995314822000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26391.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33005.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17914480.36                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12933696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12975744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7128320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7128320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       202089                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         202746                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111380                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111380                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       505315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    155431532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        155936847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       505315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       505315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     85665049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        85665049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     85665049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       505315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    155431532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       241601896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               202701                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111361                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6991                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6771                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6969                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6880                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2886681250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1013505000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6687325000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14241.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32991.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              140325                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              78740                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.71                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        94990                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   211.595494                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.671701                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   269.033078                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        57060     60.07%     60.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        15325     16.13%     76.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3530      3.72%     79.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1355      1.43%     81.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9657     10.17%     91.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1070      1.13%     92.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          717      0.75%     93.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          339      0.36%     93.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5937      6.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        94990                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12972864                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7127104                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              155.902236                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.650436                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       336736680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       178972200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      716170560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     288739080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6568043040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21433605690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13903876320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43426143570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.876503                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35935125750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2778360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44498046750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       341541900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       181514850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      731114580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292565340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6568043040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22273539450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13196563680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43584882840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   523.784162                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34086350250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2778360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  46346822250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83211532500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83211532500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     10456961                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10456961                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10456961                       # number of overall hits
system.cpu.icache.overall_hits::total        10456961                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52722500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52722500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52722500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52722500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10457637                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10457637                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10457637                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10457637                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77991.863905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77991.863905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77991.863905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77991.863905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          228                       # number of writebacks
system.cpu.icache.writebacks::total               228                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52046500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52046500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52046500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52046500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76991.863905                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76991.863905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76991.863905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76991.863905                       # average overall mshr miss latency
system.cpu.icache.replacements                    228                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10456961                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10456961                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52722500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52722500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10457637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10457637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77991.863905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77991.863905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52046500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52046500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76991.863905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76991.863905                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83211532500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           382.872416                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10457637                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15469.877219                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   382.872416                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.747798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.747798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20915950                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20915950                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83211532500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100200384                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83211532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83211532500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50489041                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50489041                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50489547                       # number of overall hits
system.cpu.dcache.overall_hits::total        50489547                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       742806                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         742806                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       750713                       # number of overall misses
system.cpu.dcache.overall_misses::total        750713                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24811151499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24811151499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24811151499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24811151499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     51231847                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51231847                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     51240260                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51240260                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014499                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014499                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014651                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014651                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33401.926612                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33401.926612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33050.115689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33050.115689                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       186693                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3843                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.580016                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       609002                       # number of writebacks
system.cpu.dcache.writebacks::total            609002                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62452                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62452                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62452                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62452                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       680354                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       680354                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       688258                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       688258                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22529313000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22529313000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23166743499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23166743499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013280                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013432                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33114.103834                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33114.103834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33659.969806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33659.969806                       # average overall mshr miss latency
system.cpu.dcache.replacements                 687235                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     39797002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        39797002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       392618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        392618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9099259500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9099259500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     40189620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     40189620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009769                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009769                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23175.859232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23175.859232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          696                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          696                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       391922                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       391922                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8682348500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8682348500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22153.256260                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22153.256260                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10692039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10692039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       350188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       350188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15711891999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15711891999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     11042227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11042227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44867.019998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44867.019998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61756                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61756                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13846964500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13846964500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48007.726258                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48007.726258                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7907                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7907                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939855                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939855                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7904                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7904                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    637430499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    637430499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939498                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939498                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80646.571230                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80646.571230                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           62                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           62                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.015873                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015873                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.015873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           63                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83211532500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.415104                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51177931                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            688259                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.358535                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.415104                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983804                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983804                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          524                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         103169031                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        103169031                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83211532500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83211532500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4449729                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3674316                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88623                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2136313                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2133860                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.885176                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   76334                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             529                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                274                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              255                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            43656521                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           42519566                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11121789                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83211532500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83211532500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
