// Seed: 2284220745
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_9(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_4), .id_4(id_5)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    input wire id_3,
    output wand id_4,
    input tri id_5,
    input uwire id_6,
    input wand id_7
);
  logic [7:0] id_9;
  assign id_4 = 1;
  assign id_9[1] = 1;
  supply1 id_10 = 1'b0 == 1'b0 << id_10 - 1;
  supply0 id_11 = id_0;
  assign id_4 = id_3;
  wire id_12;
  module_0(
      id_10, id_10, id_12, id_10, id_12, id_12, id_12, id_12
  );
endmodule
