;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-40
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	JMZ 121, -108
	JMZ 121, -108
	SLT #21, -108
	SPL 0, <332
	SUB 1, <-1
	ADD #17, <0
	SUB @-23, 4
	JMZ 210, 60
	SLT 121, -108
	ADD <-30, 9
	ADD #17, <0
	JMN -101, @11
	SLT #21, -108
	SLT #21, -108
	SUB 1, <-1
	JMZ 203, @120
	SLT 121, 0
	SUB @121, 103
	SUB -7, <-20
	SUB 10, 0
	DAT #27, <12
	SUB @-23, 4
	SUB 230, @80
	SUB 27, @12
	SUB 27, @12
	SUB 20, 12
	SLT 121, -108
	SLT @-234, <5
	JMZ 121, -108
	ADD #17, <0
	MOV -1, <-40
	ADD <-30, 9
	ADD <-30, 9
	SUB @127, 106
	ADD #17, <0
	JMN -101, @-1
	MOV -1, <-40
	JMZ 210, 60
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	MOV -1, <-40
	SUB @127, 100
	SUB 121, 106
	SPL 0, <332
	MOV -1, <-40
