#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Aug  1 22:40:19 2025
# Process ID         : 43024
# Current directory  : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent34096 C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.xpr
# Log file           : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/vivado.log
# Journal file       : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint\vivado.jou
# Running On         : QianPC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16848 MB
# Swap memory        : 31138 MB
# Total Virtual      : 47986 MB
# Available Virtual  : 17141 MB
#-----------------------------------------------------------
WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file 'C:\Users\lamqi\AppData\Roaming/Xilinx/Vivado/2024.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2024.2/strategies/VDI2020.psg'
start_gui
open_project C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.043 ; gain = 472.699
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_computer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:32]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1732.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SI_CLK100MHZ' is not connected on this instance [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu_intr
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_ov
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu_intr
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.sc_interrupt_sys
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sc_computer_tb_behav -key {Behavioral:sim_1:Functional:sc_computer_tb} -tclbatch {sc_computer_tb.tcl} -view {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/sc_computer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/sc_computer_tb_behav.wcfg
source sc_computer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sc_computer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1758.480 ; gain = 25.551
run 10000 ns
synth_design -top mfp_nexys4_ddr -part xc7a100tcsg324-1 -lint 
Command: synth_design -top mfp_nexys4_ddr -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 54548
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2239.082 ; gain = 448.324
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11121] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:32]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:36]
INFO: [Synth 8-11241] undeclared symbol 'regrt', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v:152]
INFO: [Synth 8-11241] undeclared symbol 'int_sync', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:83]
INFO: [Synth 8-11241] undeclared symbol 'intr_ack', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:84]
INFO: [Synth 8-11241] undeclared symbol 'dbg_imem_cs', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:182]
INFO: [Synth 8-11241] undeclared symbol 'dbg_dmem_cs', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:186]
INFO: [Synth 8-11241] undeclared symbol 'wsta', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:116]
INFO: [Synth 8-11241] undeclared symbol 'wcau', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:116]
INFO: [Synth 8-11241] undeclared symbol 'wepc', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:116]
INFO: [Synth 8-11241] undeclared symbol 'csr_en', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:117]
WARNING: [Synth 8-6901] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
WARNING: [Synth 8-6901] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:78]
INFO: [Synth 8-11241] undeclared symbol 'CPU_RESET', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v:45]
INFO: [Synth 8-11241] undeclared symbol 'intr', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v:63]
INFO: [Synth 8-11241] undeclared symbol 'inta', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v:86]
INFO: [Synth 8-6157] synthesizing module 'mfp_nexys4_ddr' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v:18]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/.Xil/Vivado-43024-QianPC/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/.Xil/Vivado-43024-QianPC/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'button_debounce' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/button_debounce.v:24]
	Parameter DEBOUNCE_PERIOD bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debounce' (2#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/button_debounce.v:24]
INFO: [Synth 8-6157] synthesizing module 'sc_interrupt_sys' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:24]
INFO: [Synth 8-6157] synthesizing module 'sccpu_intr' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:6]
INFO: [Synth 8-6157] synthesizing module 'sc_cu_intr' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_cu_intr' (3#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff32' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dff32' (4#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v:6]
INFO: [Synth 8-6157] synthesizing module 'pc4' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc4' (5#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2x32' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux2x32' (6#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4x32' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux4x32' (7#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu_ov' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v:14]
INFO: [Synth 8-226] default block is never used [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v:31]
INFO: [Synth 8-6155] done synthesizing module 'alu_ov' (9#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v:14]
INFO: [Synth 8-6157] synthesizing module 'csr_unit' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:86]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:70]
INFO: [Synth 8-6155] done synthesizing module 'csr_unit' (10#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'jal_addr' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jal_addr' (11#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v:1]
INFO: [Synth 8-6157] synthesizing module 'jalr_addr' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jalr_addr' (12#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v:1]
INFO: [Synth 8-6157] synthesizing module 'imme' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v:1]
INFO: [Synth 8-6155] done synthesizing module 'imme' (13#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v:1]
INFO: [Synth 8-6157] synthesizing module 'branch_addr' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'branch_addr' (14#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sccpu_intr' (15#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v:2]
	Parameter A_WIDTH bound to: 8 - type: integer 
	Parameter INIT_FILE bound to: C:/JHU_Classes/RISC_V/riscv-cpu/Software/Assembly/RISCVscintSwitchLED7Seg/imem.mem - type: string 
	Parameter READ_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/JHU_Classes/RISC_V/riscv-cpu/Software/Assembly/RISCVscintSwitchLED7Seg/imem.mem' is read successfully [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v:38]
INFO: [Synth 8-6155] done synthesizing module 'uram' (16#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v:2]
INFO: [Synth 8-6157] synthesizing module 'uram__parameterized0' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v:2]
	Parameter A_WIDTH bound to: 8 - type: integer 
	Parameter INIT_FILE bound to: C:/JHU_Classes/RISC_V/riscv-cpu/Software/Assembly/RISCVscintSwitchLED7Seg/dmem.mem - type: string 
	Parameter READ_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/JHU_Classes/RISC_V/riscv-cpu/Software/Assembly/RISCVscintSwitchLED7Seg/dmem.mem' is read successfully [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v:38]
INFO: [Synth 8-6155] done synthesizing module 'uram__parameterized0' (16#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v:2]
INFO: [Synth 8-6157] synthesizing module 'sccomp_decoder' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sccomp_decoder' (17#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpugpio' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v:9]
INFO: [Synth 8-6157] synthesizing module 'milliscounter' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v:7]
INFO: [Synth 8-6155] done synthesizing module 'milliscounter' (18#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v:7]
INFO: [Synth 8-6157] synthesizing module 'buzzer' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:7]
INFO: [Synth 8-6157] synthesizing module 'regR' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:66]
INFO: [Synth 8-6155] done synthesizing module 'regR' (19#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:66]
INFO: [Synth 8-6157] synthesizing module 'microsCounter' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:30]
INFO: [Synth 8-6155] done synthesizing module 'microsCounter' (20#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:30]
INFO: [Synth 8-6157] synthesizing module 'toggleBuzz' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:51]
INFO: [Synth 8-6155] done synthesizing module 'toggleBuzz' (21#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:51]
INFO: [Synth 8-6155] done synthesizing module 'buzzer' (22#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:7]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v:56]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_TX_DV_reg was removed.  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v:172]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (23#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v:56]
INFO: [Synth 8-6157] synthesizing module 'pmod_als_spi_receiver' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pmod_als_spi_receiver' (24#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v:1]
INFO: [Synth 8-6157] synthesizing module 'sevensegtimer' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:7]
INFO: [Synth 8-6157] synthesizing module 'sevensegdec' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v:7]
INFO: [Synth 8-226] default block is never used [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdec' (25#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:51]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (26#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:51]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:51]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (26#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:51]
INFO: [Synth 8-6157] synthesizing module 'mux8' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:64]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (27#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:64]
INFO: [Synth 8-6157] synthesizing module 'mux8__parameterized0' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:64]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux8__parameterized0' (27#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:64]
INFO: [Synth 8-6155] done synthesizing module 'sevensegtimer' (28#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v:153]
WARNING: [Synth 8-6014] Unused sequential element IOwait_counter_reg was removed.  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v:76]
WARNING: [Synth 8-6014] Unused sequential element IOready_reg was removed.  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v:77]
INFO: [Synth 8-6155] done synthesizing module 'cpugpio' (29#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v:9]
WARNING: [Synth 8-7071] port 'dataout_ready' of module 'cpugpio' is unconnected for instance 'gpio' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:131]
WARNING: [Synth 8-7023] instance 'gpio' of module 'cpugpio' has 24 connections declared, but only 23 given [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:131]
INFO: [Synth 8-6157] synthesizing module 'debug_control' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'cmdproc' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v:22]
	Parameter CLKS_PER_BIT bound to: 434 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'UART_TX' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:14]
	Parameter CLKS_PER_BIT bound to: 434 - type: integer 
WARNING: [Synth 8-7137] Register o_TX_Serial_reg in module UART_TX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:53]
WARNING: [Synth 8-7137] Register r_Clock_Count_reg in module UART_TX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:55]
WARNING: [Synth 8-7137] Register r_Bit_Index_reg in module UART_TX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:56]
WARNING: [Synth 8-7137] Register r_TX_Data_reg in module UART_TX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:61]
WARNING: [Synth 8-7137] Register o_TX_Serial_reg in module UART_TX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:53]
WARNING: [Synth 8-7137] Register r_Clock_Count_reg in module UART_TX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:55]
WARNING: [Synth 8-7137] Register r_Bit_Index_reg in module UART_TX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:56]
WARNING: [Synth 8-7137] Register r_TX_Data_reg in module UART_TX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:61]
INFO: [Synth 8-6155] done synthesizing module 'UART_TX' (30#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:14]
INFO: [Synth 8-6157] synthesizing module 'UART_RX' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:15]
	Parameter CLKS_PER_BIT bound to: 434 - type: integer 
WARNING: [Synth 8-7137] Register r_Clock_Count_reg in module UART_RX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:50]
WARNING: [Synth 8-7137] Register r_Bit_Index_reg in module UART_RX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:51]
WARNING: [Synth 8-7137] Register o_RX_Byte_reg in module UART_RX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:91]
WARNING: [Synth 8-7137] Register r_Clock_Count_reg in module UART_RX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:50]
WARNING: [Synth 8-7137] Register r_Bit_Index_reg in module UART_RX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:51]
WARNING: [Synth 8-7137] Register o_RX_Byte_reg in module UART_RX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:91]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX' (31#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:15]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v:279]
WARNING: [Synth 8-6014] Unused sequential element in_buf_reg[1] was removed.  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v:145]
WARNING: [Synth 8-7137] Register tx_complete_reg in module cmdproc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v:359]
WARNING: [Synth 8-7137] Register tx_complete_reg in module cmdproc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v:359]
INFO: [Synth 8-6155] done synthesizing module 'cmdproc' (32#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'debug_control' (33#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:172]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/.Xil/Vivado-43024-QianPC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (34#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/.Xil/Vivado-43024-QianPC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'imem'. This will prevent further optimization [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:120]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_ila'. This will prevent further optimization [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:172]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'debug_if'. This will prevent further optimization [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:155]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cpu'. This will prevent further optimization [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:72]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gpio'. This will prevent further optimization [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:131]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dmem'. This will prevent further optimization [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:126]
WARNING: [Synth 8-3848] Net inta in module/entity sc_interrupt_sys does not have driver. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sc_interrupt_sys' (35#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mfp_nexys4_ddr' (36#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2354.434 ; gain = 563.676
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Aug  1 22:55:03 2025
| Host         : QianPC running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-1  | WARNING  | 1            | 0        |
| ASSIGN-5  | WARNING  | 19           | 0        |
| ASSIGN-6  | WARNING  | 20           | 0        |
| ASSIGN-9  | WARNING  | 3            | 0        |
| ASSIGN-10 | WARNING  | 9            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'inst' are not read. First unread bit index is 0. 
RTL Name 'inst', Hierarchy 'branch_addr', File 'branch_addr.v', Line 2.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 5 1) of add/sub cluster ending with expression '(out_buf_ptr + 1)' could yield maximum size of 6, but only width of 4 is being used.
Hierarchy 'cmdproc', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v', Line 363.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'HTRANS_d' are not set. First unset bit index is 0. 
RTL Name 'HTRANS_d', Hierarchy 'cpugpio', File 'cpugpio.v', Line 54.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'SPIcmdb' declared and are not set.
RTL Name 'SPIcmdb', Hierarchy 'cpugpio', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v', Line 46.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'segments' are not set. First unset bit index is 0. 
RTL Name 'segments', Hierarchy 'cpugpio', File 'cpugpio.v', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'IOready' was assigned but not read. 
RTL Name 'IOready', Hierarchy 'cpugpio', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v', Line 58.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'IOwait_counter' was assigned but not read. 
RTL Name 'IOwait_counter', Hierarchy 'cpugpio', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v', Line 57.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'inst' are not read. First unread bit index is 0. 
RTL Name 'inst', Hierarchy 'jal_addr', File 'jal_addr.v', Line 2.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'targat' are not read. First unread bit index is 0. 
RTL Name 'targat', Hierarchy 'jalr_addr', File 'jalr_addr.v', Line 10.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'inst' are not read. First unread bit index is 0. 
RTL Name 'inst', Hierarchy 'jalr_addr', File 'jalr_addr.v', Line 2.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'cpu_cpu' declared and are not set.
RTL Name 'cpu_cpu', Hierarchy 'mfp_nexys4_ddr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v', Line 37.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'delay' are not set. First unset bit index is 0. 
RTL Name 'delay', Hierarchy 'mfp_nexys4_ddr', File 'mfp_nexys4_ddr.v', Line 36.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'inta' declared and are not set.
RTL Name 'inta', Hierarchy 'mfp_nexys4_ddr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v', Line 86.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'aluout' was assigned but not read. 
RTL Name 'aluout', Hierarchy 'mfp_nexys4_ddr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'inst' was assigned but not read. 
RTL Name 'inst', Hierarchy 'mfp_nexys4_ddr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v', Line 38.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'inta' was assigned but not read. 
RTL Name 'inta', Hierarchy 'mfp_nexys4_ddr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v', Line 86.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'memout' was assigned but not read. 
RTL Name 'memout', Hierarchy 'mfp_nexys4_ddr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v', Line 40.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'pc' was assigned but not read. 
RTL Name 'pc', Hierarchy 'mfp_nexys4_ddr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v', Line 35.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'JC' are not set. First unset bit index is 3. 
RTL Name 'JC', Hierarchy 'mfp_nexys4_ddr', File 'mfp_nexys4_ddr.v', Line 28.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'JD' are not set. First unset bit index is 2. 
RTL Name 'JD', Hierarchy 'mfp_nexys4_ddr', File 'mfp_nexys4_ddr.v', Line 29.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'csr_cmd' was assigned but not read. 
RTL Name 'csr_cmd', Hierarchy 'sc_cu_intr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v', Line 76.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'regrt' was assigned but not read. 
RTL Name 'regrt', Hierarchy 'sc_cu_intr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v', Line 152.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'mie' are not read. First unread bit index is 0. 
RTL Name 'mie', Hierarchy 'sc_cu_intr', File 'sc_cu_intr.v', Line 36.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'mip' are not read. First unread bit index is 0. 
RTL Name 'mip', Hierarchy 'sc_cu_intr', File 'sc_cu_intr.v', Line 35.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'mstatus' are not read. First unread bit index is 0. 
RTL Name 'mstatus', Hierarchy 'sc_cu_intr', File 'sc_cu_intr.v', Line 22.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'dbg_dmem_cs_orig' declared and are not set.
RTL Name 'dbg_dmem_cs_orig', Hierarchy 'sc_interrupt_sys', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v', Line 186.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'dbg_imem_cs_orig' declared and are not set.
RTL Name 'dbg_imem_cs_orig', Hierarchy 'sc_interrupt_sys', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v', Line 182.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'HSEL' are not read. First unread bit index is 0. 
RTL Name 'HSEL', Hierarchy 'sc_interrupt_sys', File 'sc_interrupt_sys.v', Line 87.
WARNING: [Synth 37-126] [ASSIGN-9]Some bits in IO 'inta' are not set. First unset bit index is 0. 
RTL Name 'inta', Hierarchy 'sc_interrupt_sys', File 'sc_interrupt_sys.v', Line 35.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'UART_RX' are not read. First unread bit index is 0. 
RTL Name 'UART_RX', Hierarchy 'sc_interrupt_sys', File 'sc_interrupt_sys.v', Line 52.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'memclk' are not read. First unread bit index is 0. 
RTL Name 'memclk', Hierarchy 'sc_interrupt_sys', File 'sc_interrupt_sys.v', Line 33.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'HADDR' are not read. First unread bit index is 0. 
RTL Name 'HADDR', Hierarchy 'sccomp_decoder', File 'sccomp_decoder.v', Line 25.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'alua' are not set. First unset bit index is 0. 
RTL Name 'alua', Hierarchy 'sccpu_intr', File 'sccpu_intr.v', Line 58.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'bpc' are not set. First unset bit index is 0. 
RTL Name 'bpc', Hierarchy 'sccpu_intr', File 'sccpu_intr.v', Line 54.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'cau_in' are not set. First unset bit index is 0. 
RTL Name 'cau_in', Hierarchy 'sccpu_intr', File 'sccpu_intr.v', Line 70.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'epc_in' are not set. First unset bit index is 0. 
RTL Name 'epc_in', Hierarchy 'sccpu_intr', File 'sccpu_intr.v', Line 71.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'mcau' are not set. First unset bit index is 0. 
RTL Name 'mcau', Hierarchy 'sccpu_intr', File 'sccpu_intr.v', Line 65.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'mcause' are not set. First unset bit index is 0. 
RTL Name 'mcause', Hierarchy 'sccpu_intr', File 'sccpu_intr.v', Line 64.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pc_npc' are not set. First unset bit index is 0. 
RTL Name 'pc_npc', Hierarchy 'sccpu_intr', File 'sccpu_intr.v', Line 73.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'res_c0' are not set. First unset bit index is 0. 
RTL Name 'res_c0', Hierarchy 'sccpu_intr', File 'sccpu_intr.v', Line 75.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'sta' are not set. First unset bit index is 0. 
RTL Name 'sta', Hierarchy 'sccpu_intr', File 'sccpu_intr.v', Line 63.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'sta_in' are not set. First unset bit index is 0. 
RTL Name 'sta_in', Hierarchy 'sccpu_intr', File 'sccpu_intr.v', Line 69.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'sta_lr' are not set. First unset bit index is 0. 
RTL Name 'sta_lr', Hierarchy 'sccpu_intr', File 'sccpu_intr.v', Line 72.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'csr_rw' was assigned but not read. 
RTL Name 'csr_rw', Hierarchy 'sccpu_intr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v', Line 51.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'csrrs' was assigned but not read. 
RTL Name 'csrrs', Hierarchy 'sccpu_intr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v', Line 44.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'imm' was assigned but not read. 
RTL Name 'imm', Hierarchy 'sccpu_intr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v', Line 27.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'sta_l' was assigned but not read. 
RTL Name 'sta_l', Hierarchy 'sccpu_intr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v', Line 78.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'sta_r' was assigned but not read. 
RTL Name 'sta_r', Hierarchy 'sccpu_intr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v', Line 77.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'wcau' was assigned but not read. 
RTL Name 'wcau', Hierarchy 'sccpu_intr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v', Line 116.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'wepc' was assigned but not read. 
RTL Name 'wepc', Hierarchy 'sccpu_intr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v', Line 116.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'wsta' was assigned but not read. 
RTL Name 'wsta', Hierarchy 'sccpu_intr', File 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v', Line 116.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'cnt16' are not read. First unread bit index is 0. 
RTL Name 'cnt16', Hierarchy 'sevensegtimer', File 'sevensegtimer.v', Line 15.
INFO: [Synth 37-85] Total of 52 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2354.434 ; gain = 563.676
INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2354.434 ; gain = 563.676
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mfp_nexys4_ddr
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2433.734 ; gain = 54.605
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:32]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:36]
INFO: [Synth 8-11241] undeclared symbol 'regrt', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v:152]
INFO: [Synth 8-11241] undeclared symbol 'int_sync', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:83]
INFO: [Synth 8-11241] undeclared symbol 'intr_ack', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:84]
INFO: [Synth 8-11241] undeclared symbol 'dbg_imem_cs', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:182]
INFO: [Synth 8-11241] undeclared symbol 'dbg_dmem_cs', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:186]
INFO: [Synth 8-11241] undeclared symbol 'wsta', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:116]
INFO: [Synth 8-11241] undeclared symbol 'wcau', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:116]
INFO: [Synth 8-11241] undeclared symbol 'wepc', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:116]
INFO: [Synth 8-11241] undeclared symbol 'csr_en', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:117]
WARNING: [Synth 8-6901] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
WARNING: [Synth 8-6901] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:78]
INFO: [Synth 8-11241] undeclared symbol 'CPU_RESET', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v:45]
INFO: [Synth 8-11241] undeclared symbol 'intr', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v:63]
INFO: [Synth 8-11241] undeclared symbol 'inta', assumed default net type 'wire' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v:86]
INFO: [Synth 8-6157] synthesizing module 'mfp_nexys4_ddr' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v:18]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/.Xil/Vivado-43024-QianPC/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/.Xil/Vivado-43024-QianPC/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'button_debounce' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/button_debounce.v:24]
	Parameter DEBOUNCE_PERIOD bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debounce' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/button_debounce.v:24]
INFO: [Synth 8-6157] synthesizing module 'sc_interrupt_sys' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:24]
INFO: [Synth 8-6157] synthesizing module 'sccpu_intr' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:6]
INFO: [Synth 8-6157] synthesizing module 'sc_cu_intr' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_cu_intr' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff32' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dff32' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v:6]
INFO: [Synth 8-6157] synthesizing module 'pc4' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc4' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2x32' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux2x32' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4x32' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux4x32' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu_ov' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v:14]
INFO: [Synth 8-226] default block is never used [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v:31]
INFO: [Synth 8-6155] done synthesizing module 'alu_ov' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v:14]
INFO: [Synth 8-6157] synthesizing module 'csr_unit' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:86]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:70]
INFO: [Synth 8-6155] done synthesizing module 'csr_unit' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'jal_addr' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jal_addr' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v:1]
INFO: [Synth 8-6157] synthesizing module 'jalr_addr' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jalr_addr' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v:1]
INFO: [Synth 8-6157] synthesizing module 'imme' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v:1]
INFO: [Synth 8-6155] done synthesizing module 'imme' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v:1]
INFO: [Synth 8-6157] synthesizing module 'branch_addr' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'branch_addr' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sccpu_intr' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:6]
INFO: [Synth 8-6157] synthesizing module 'uram' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v:2]
	Parameter A_WIDTH bound to: 8 - type: integer 
	Parameter INIT_FILE bound to: C:/JHU_Classes/RISC_V/riscv-cpu/Software/Assembly/RISCVscintSwitchLED7Seg/imem.mem - type: string 
	Parameter READ_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/JHU_Classes/RISC_V/riscv-cpu/Software/Assembly/RISCVscintSwitchLED7Seg/imem.mem' is read successfully [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v:38]
INFO: [Synth 8-6155] done synthesizing module 'uram' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v:2]
INFO: [Synth 8-6157] synthesizing module 'uram__parameterized0' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v:2]
	Parameter A_WIDTH bound to: 8 - type: integer 
	Parameter INIT_FILE bound to: C:/JHU_Classes/RISC_V/riscv-cpu/Software/Assembly/RISCVscintSwitchLED7Seg/dmem.mem - type: string 
	Parameter READ_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/JHU_Classes/RISC_V/riscv-cpu/Software/Assembly/RISCVscintSwitchLED7Seg/dmem.mem' is read successfully [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v:38]
INFO: [Synth 8-6155] done synthesizing module 'uram__parameterized0' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v:2]
INFO: [Synth 8-6157] synthesizing module 'sccomp_decoder' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sccomp_decoder' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpugpio' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v:9]
INFO: [Synth 8-6157] synthesizing module 'milliscounter' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v:7]
INFO: [Synth 8-6155] done synthesizing module 'milliscounter' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v:7]
INFO: [Synth 8-6157] synthesizing module 'buzzer' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:7]
INFO: [Synth 8-6157] synthesizing module 'regR' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:66]
INFO: [Synth 8-6155] done synthesizing module 'regR' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:66]
INFO: [Synth 8-6157] synthesizing module 'microsCounter' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:30]
INFO: [Synth 8-6155] done synthesizing module 'microsCounter' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:30]
INFO: [Synth 8-6157] synthesizing module 'toggleBuzz' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:51]
INFO: [Synth 8-6155] done synthesizing module 'toggleBuzz' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:51]
INFO: [Synth 8-6155] done synthesizing module 'buzzer' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v:7]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v:56]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v:56]
INFO: [Synth 8-6157] synthesizing module 'pmod_als_spi_receiver' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pmod_als_spi_receiver' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v:1]
INFO: [Synth 8-6157] synthesizing module 'sevensegtimer' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:7]
INFO: [Synth 8-6157] synthesizing module 'sevensegdec' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v:7]
INFO: [Synth 8-226] default block is never used [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdec' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:51]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:51]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:51]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:51]
INFO: [Synth 8-6157] synthesizing module 'mux8' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:64]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:64]
INFO: [Synth 8-6157] synthesizing module 'mux8__parameterized0' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:64]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux8__parameterized0' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:64]
INFO: [Synth 8-6155] done synthesizing module 'sevensegtimer' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v:153]
INFO: [Synth 8-6155] done synthesizing module 'cpugpio' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v:9]
WARNING: [Synth 8-7071] port 'dataout_ready' of module 'cpugpio' is unconnected for instance 'gpio' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:131]
WARNING: [Synth 8-7023] instance 'gpio' of module 'cpugpio' has 24 connections declared, but only 23 given [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:131]
INFO: [Synth 8-6157] synthesizing module 'debug_control' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'cmdproc' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v:22]
	Parameter CLKS_PER_BIT bound to: 434 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'UART_TX' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:14]
	Parameter CLKS_PER_BIT bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UART_TX' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:14]
INFO: [Synth 8-6157] synthesizing module 'UART_RX' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:15]
	Parameter CLKS_PER_BIT bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UART_RX' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:15]
INFO: [Synth 8-155] case statement is not full and has no default [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v:279]
INFO: [Synth 8-6155] done synthesizing module 'cmdproc' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'debug_control' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:172]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/.Xil/Vivado-43024-QianPC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/.Xil/Vivado-43024-QianPC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sc_interrupt_sys' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mfp_nexys4_ddr' (0#1) [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v:18]
WARNING: [Synth 8-6014] Unused sequential element r_TX_DV_reg was removed.  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v:172]
WARNING: [Synth 8-6014] Unused sequential element IOwait_counter_reg was removed.  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v:76]
WARNING: [Synth 8-6014] Unused sequential element IOready_reg was removed.  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v:77]
WARNING: [Synth 8-7137] Register o_TX_Serial_reg in module UART_TX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:53]
WARNING: [Synth 8-7137] Register r_Clock_Count_reg in module UART_TX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:55]
WARNING: [Synth 8-7137] Register r_Bit_Index_reg in module UART_TX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:56]
WARNING: [Synth 8-7137] Register r_TX_Data_reg in module UART_TX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v:61]
WARNING: [Synth 8-7137] Register r_Clock_Count_reg in module UART_RX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:50]
WARNING: [Synth 8-7137] Register r_Bit_Index_reg in module UART_RX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:51]
WARNING: [Synth 8-7137] Register o_RX_Byte_reg in module UART_RX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v:91]
WARNING: [Synth 8-6014] Unused sequential element in_buf_reg[1] was removed.  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v:145]
WARNING: [Synth 8-7137] Register tx_complete_reg in module cmdproc has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v:359]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'imem'. This will prevent further optimization [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:120]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sc_interrupt_sys'. This will prevent further optimization [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mfp_nexys4_ddr.v:75]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_ila'. This will prevent further optimization [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:172]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'debug_if'. This will prevent further optimization [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:155]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cpu'. This will prevent further optimization [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:72]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gpio'. This will prevent further optimization [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:131]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dmem'. This will prevent further optimization [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:126]
WARNING: [Synth 8-3848] Net inta in module/entity sc_interrupt_sys does not have driver. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2555.082 ; gain = 175.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2555.082 ; gain = 175.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2555.082 ; gain = 175.953
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'sc_interrupt_sys/my_ila'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2555.082 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 410 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mfp_nexys4_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'sc_interrupt_sys/my_ila/inst'
Finished Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'sc_interrupt_sys/my_ila/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mfp_nexys4_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED16_G'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED17_B'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED17_R'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'JA[8]'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'JA[9]'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'JA[10]'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'JB[8]'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'JB[9]'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'JB[10]'. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:115]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:256]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc:260]
Finished Parsing XDC File [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/constrs_1/imports/cod_riscv_cpu/mfp_nexys4_ddr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2661.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 216 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 216 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2946.004 ; gain = 566.875
127 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2946.004 ; gain = 591.570
close_design
current_wave_config {sc_computer_tb_behav.wcfg}
sc_computer_tb_behav.wcfg
add_wave {{/sc_computer_tb/sc_interrupt_sys/cpu/cu_intr_ack}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10000 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sc_computer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3894.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3894.516 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SI_CLK100MHZ' is not connected on this instance [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu_intr
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_ov
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu_intr
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.sc_interrupt_sys
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3894.516 ; gain = 0.000
run 10000 ns
current_wave_config {sc_computer_tb_behav.wcfg}
sc_computer_tb_behav.wcfg
add_wave {{/sc_computer_tb/sc_interrupt_sys/cpu/csr/intr}} 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3894.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3894.516 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SI_CLK100MHZ' is not connected on this instance [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu_intr
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_ov
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu_intr
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.sc_interrupt_sys
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3894.516 ; gain = 0.000
run 10000 ns
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 3894.516 ; gain = 0.000
run 10000 ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3894.516 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3894.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3894.516 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SI_CLK100MHZ' is not connected on this instance [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu_intr
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_ov
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu_intr
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.sc_interrupt_sys
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3894.516 ; gain = 0.000
run 10000 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3894.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3894.516 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3894.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3894.516 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SI_CLK100MHZ' is not connected on this instance [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu_intr
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_ov
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu_intr
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.sc_interrupt_sys
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 10000 ns
save_wave_config {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/sc_computer_tb_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sc_computer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_ov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module microsCounter
INFO: [VRFC 10-311] analyzing module toggleBuzz
INFO: [VRFC 10-311] analyzing module regR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmdproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpugpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mie' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mip' is not allowed [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module milliscounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_als_spi_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu_intr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_interrupt_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_intr
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:77]
WARNING: [VRFC 10-3380] identifier 'mstatus' is used before its declaration [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegtimer
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3894.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3894.516 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sc_computer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sc_computer_tb_behav xil_defaultlib.sc_computer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'SI_CLK100MHZ' is not connected on this instance [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v:284]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc_cu_intr
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.pc4
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_ov
Compiling module xil_defaultlib.csr_unit
Compiling module xil_defaultlib.jal_addr
Compiling module xil_defaultlib.jalr_addr
Compiling module xil_defaultlib.imme
Compiling module xil_defaultlib.branch_addr
Compiling module xil_defaultlib.sccpu_intr
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.uram(A_WIDTH=8,INIT_FILE="C:/JHU...
Compiling module xil_defaultlib.sccomp_decoder
Compiling module xil_defaultlib.milliscounter
Compiling module xil_defaultlib.regR
Compiling module xil_defaultlib.microsCounter
Compiling module xil_defaultlib.toggleBuzz
Compiling module xil_defaultlib.buzzer
Compiling module xil_defaultlib.SPI_Master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.pmod_als_spi_receiver
Compiling module xil_defaultlib.sevensegdec
Compiling module xil_defaultlib.counter(WIDTH=16)
Compiling module xil_defaultlib.counter(WIDTH=3)
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux8(WIDTH=4)
Compiling module xil_defaultlib.sevensegtimer
Compiling module xil_defaultlib.cpugpio
Compiling module xil_defaultlib.UART_TX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.UART_RX(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.cmdproc(CLKS_PER_BIT=434)
Compiling module xil_defaultlib.debug_control
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.sc_interrupt_sys
Compiling module xil_defaultlib.sc_computer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_computer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3894.516 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
current_wave_config {sc_computer_tb_behav.wcfg}
C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/sc_computer_tb_behav.wcfg
add_wave {{/sc_computer_tb/IO_Switch}} 
current_wave_config {sc_computer_tb_behav.wcfg}
C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/sc_computer_tb_behav.wcfg
add_wave {{/sc_computer_tb/IO_LED}} 
current_wave_config {sc_computer_tb_behav.wcfg}
C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/sc_computer_tb_behav.wcfg
add_wave {{/sc_computer_tb/AN}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Aug  1 23:44:15 2025] Launched synth_1...
Run output will be captured here: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/synth_1/runme.log
[Fri Aug  1 23:44:15 2025] Launched impl_1...
Run output will be captured here: C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Cannot send datagram packet to /10.5.0.255
OSError: [WinError 10022] An invalid argument was supplied
  File "chipscopy\tcf\services\local\LocatorService.py", line 707, in __sendDatagramPacket


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-13:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3894.516 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B62160A
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'sc_interrupt_sys/my_ila' at location 'uuid_CABDB8EA01CA52ACA4896CCCA047E90B' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"sc_interrupt_sys/my_ila"}]]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sccpu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\new\csr_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mux4x32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_cu_intr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\mfp_nexys4_ddr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.srcs\sources_1\imports\fpgauser\cod_riscv_cpu\sc_interrupt_sys.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  2 00:15:13 2025...
