Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Feb 19 19:52:59 2026
| Host         : DESKTOP-FAVD00F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file min_sec_stopwatch_timing_summary_routed.rpt -pb min_sec_stopwatch_timing_summary_routed.pb -rpx min_sec_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : min_sec_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.612        0.000                      0                  189        0.189        0.000                      0                  189        4.500        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.612        0.000                      0                  189        0.189        0.000                      0                  189        4.500        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 u_blink/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blink/r_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 2.331ns (42.905%)  route 3.102ns (57.095%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.636     5.157    u_blink/CLK
    SLICE_X64Y10         FDCE                                         r  u_blink/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  u_blink/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.485    u_blink/r_counter_reg[4]
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.609 f  u_blink/r_seg_dot_i_6/O
                         net (fo=1, routed)           0.776     7.385    u_blink/r_seg_dot_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.509 r  u_blink/r_seg_dot_i_3/O
                         net (fo=1, routed)           0.508     8.017    u_blink/r_seg_dot_i_3_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.141 r  u_blink/r_seg_dot_i_2/O
                         net (fo=27, routed)          1.008     9.149    u_blink/r_seg_dot_i_2_n_0
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.273 r  u_blink/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.273    u_blink/r_counter[0]_i_6_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.786 r  u_blink/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    u_blink/r_counter_reg[0]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  u_blink/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    u_blink/r_counter_reg[4]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  u_blink/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    u_blink/r_counter_reg[8]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.137 r  u_blink/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    u_blink/r_counter_reg[12]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.254 r  u_blink/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    u_blink/r_counter_reg[16]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.371 r  u_blink/r_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.371    u_blink/r_counter_reg[20]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.590 r  u_blink/r_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.590    u_blink/r_counter_reg[24]_i_1_n_7
    SLICE_X64Y15         FDCE                                         r  u_blink/r_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.513    14.854    u_blink/CLK
    SLICE_X64Y15         FDCE                                         r  u_blink/r_counter_reg[24]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y15         FDCE (Setup_fdce_C_D)        0.109    15.202    u_blink/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 u_blink/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blink/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 2.318ns (42.768%)  route 3.102ns (57.232%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.636     5.157    u_blink/CLK
    SLICE_X64Y10         FDCE                                         r  u_blink/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  u_blink/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.485    u_blink/r_counter_reg[4]
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.609 f  u_blink/r_seg_dot_i_6/O
                         net (fo=1, routed)           0.776     7.385    u_blink/r_seg_dot_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.509 r  u_blink/r_seg_dot_i_3/O
                         net (fo=1, routed)           0.508     8.017    u_blink/r_seg_dot_i_3_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.141 r  u_blink/r_seg_dot_i_2/O
                         net (fo=27, routed)          1.008     9.149    u_blink/r_seg_dot_i_2_n_0
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.273 r  u_blink/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.273    u_blink/r_counter[0]_i_6_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.786 r  u_blink/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    u_blink/r_counter_reg[0]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  u_blink/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    u_blink/r_counter_reg[4]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  u_blink/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    u_blink/r_counter_reg[8]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.137 r  u_blink/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    u_blink/r_counter_reg[12]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.254 r  u_blink/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    u_blink/r_counter_reg[16]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.577 r  u_blink/r_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.577    u_blink/r_counter_reg[20]_i_1_n_6
    SLICE_X64Y14         FDCE                                         r  u_blink/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.514    14.855    u_blink/CLK
    SLICE_X64Y14         FDCE                                         r  u_blink/r_counter_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y14         FDCE (Setup_fdce_C_D)        0.109    15.203    u_blink/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 u_blink/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blink/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 2.310ns (42.683%)  route 3.102ns (57.317%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.636     5.157    u_blink/CLK
    SLICE_X64Y10         FDCE                                         r  u_blink/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  u_blink/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.485    u_blink/r_counter_reg[4]
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.609 f  u_blink/r_seg_dot_i_6/O
                         net (fo=1, routed)           0.776     7.385    u_blink/r_seg_dot_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.509 r  u_blink/r_seg_dot_i_3/O
                         net (fo=1, routed)           0.508     8.017    u_blink/r_seg_dot_i_3_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.141 r  u_blink/r_seg_dot_i_2/O
                         net (fo=27, routed)          1.008     9.149    u_blink/r_seg_dot_i_2_n_0
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.273 r  u_blink/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.273    u_blink/r_counter[0]_i_6_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.786 r  u_blink/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    u_blink/r_counter_reg[0]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  u_blink/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    u_blink/r_counter_reg[4]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  u_blink/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    u_blink/r_counter_reg[8]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.137 r  u_blink/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    u_blink/r_counter_reg[12]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.254 r  u_blink/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    u_blink/r_counter_reg[16]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.569 r  u_blink/r_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.569    u_blink/r_counter_reg[20]_i_1_n_4
    SLICE_X64Y14         FDCE                                         r  u_blink/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.514    14.855    u_blink/CLK
    SLICE_X64Y14         FDCE                                         r  u_blink/r_counter_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y14         FDCE (Setup_fdce_C_D)        0.109    15.203    u_blink/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.569    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 u_blink/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blink/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 2.234ns (41.867%)  route 3.102ns (58.133%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.636     5.157    u_blink/CLK
    SLICE_X64Y10         FDCE                                         r  u_blink/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  u_blink/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.485    u_blink/r_counter_reg[4]
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.609 f  u_blink/r_seg_dot_i_6/O
                         net (fo=1, routed)           0.776     7.385    u_blink/r_seg_dot_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.509 r  u_blink/r_seg_dot_i_3/O
                         net (fo=1, routed)           0.508     8.017    u_blink/r_seg_dot_i_3_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.141 r  u_blink/r_seg_dot_i_2/O
                         net (fo=27, routed)          1.008     9.149    u_blink/r_seg_dot_i_2_n_0
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.273 r  u_blink/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.273    u_blink/r_counter[0]_i_6_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.786 r  u_blink/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    u_blink/r_counter_reg[0]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  u_blink/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    u_blink/r_counter_reg[4]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  u_blink/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    u_blink/r_counter_reg[8]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.137 r  u_blink/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    u_blink/r_counter_reg[12]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.254 r  u_blink/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    u_blink/r_counter_reg[16]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.493 r  u_blink/r_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.493    u_blink/r_counter_reg[20]_i_1_n_5
    SLICE_X64Y14         FDCE                                         r  u_blink/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.514    14.855    u_blink/CLK
    SLICE_X64Y14         FDCE                                         r  u_blink/r_counter_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y14         FDCE (Setup_fdce_C_D)        0.109    15.203    u_blink/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 u_blink/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blink/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 2.214ns (41.648%)  route 3.102ns (58.352%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.636     5.157    u_blink/CLK
    SLICE_X64Y10         FDCE                                         r  u_blink/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  u_blink/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.485    u_blink/r_counter_reg[4]
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.609 f  u_blink/r_seg_dot_i_6/O
                         net (fo=1, routed)           0.776     7.385    u_blink/r_seg_dot_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.509 r  u_blink/r_seg_dot_i_3/O
                         net (fo=1, routed)           0.508     8.017    u_blink/r_seg_dot_i_3_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.141 r  u_blink/r_seg_dot_i_2/O
                         net (fo=27, routed)          1.008     9.149    u_blink/r_seg_dot_i_2_n_0
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.273 r  u_blink/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.273    u_blink/r_counter[0]_i_6_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.786 r  u_blink/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    u_blink/r_counter_reg[0]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  u_blink/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    u_blink/r_counter_reg[4]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  u_blink/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    u_blink/r_counter_reg[8]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.137 r  u_blink/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    u_blink/r_counter_reg[12]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.254 r  u_blink/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.254    u_blink/r_counter_reg[16]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.473 r  u_blink/r_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.473    u_blink/r_counter_reg[20]_i_1_n_7
    SLICE_X64Y14         FDCE                                         r  u_blink/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.514    14.855    u_blink/CLK
    SLICE_X64Y14         FDCE                                         r  u_blink/r_counter_reg[20]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y14         FDCE (Setup_fdce_C_D)        0.109    15.203    u_blink/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 u_blink/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blink/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.201ns (41.505%)  route 3.102ns (58.495%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.636     5.157    u_blink/CLK
    SLICE_X64Y10         FDCE                                         r  u_blink/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  u_blink/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.485    u_blink/r_counter_reg[4]
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.609 f  u_blink/r_seg_dot_i_6/O
                         net (fo=1, routed)           0.776     7.385    u_blink/r_seg_dot_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.509 r  u_blink/r_seg_dot_i_3/O
                         net (fo=1, routed)           0.508     8.017    u_blink/r_seg_dot_i_3_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.141 r  u_blink/r_seg_dot_i_2/O
                         net (fo=27, routed)          1.008     9.149    u_blink/r_seg_dot_i_2_n_0
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.273 r  u_blink/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.273    u_blink/r_counter[0]_i_6_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.786 r  u_blink/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    u_blink/r_counter_reg[0]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  u_blink/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    u_blink/r_counter_reg[4]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  u_blink/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    u_blink/r_counter_reg[8]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.137 r  u_blink/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    u_blink/r_counter_reg[12]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.460 r  u_blink/r_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.460    u_blink/r_counter_reg[16]_i_1_n_6
    SLICE_X64Y13         FDCE                                         r  u_blink/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.514    14.855    u_blink/CLK
    SLICE_X64Y13         FDCE                                         r  u_blink/r_counter_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y13         FDCE (Setup_fdce_C_D)        0.109    15.203    u_blink/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 u_blink/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blink/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 2.193ns (41.417%)  route 3.102ns (58.583%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.636     5.157    u_blink/CLK
    SLICE_X64Y10         FDCE                                         r  u_blink/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  u_blink/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.485    u_blink/r_counter_reg[4]
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.609 f  u_blink/r_seg_dot_i_6/O
                         net (fo=1, routed)           0.776     7.385    u_blink/r_seg_dot_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.509 r  u_blink/r_seg_dot_i_3/O
                         net (fo=1, routed)           0.508     8.017    u_blink/r_seg_dot_i_3_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.141 r  u_blink/r_seg_dot_i_2/O
                         net (fo=27, routed)          1.008     9.149    u_blink/r_seg_dot_i_2_n_0
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.273 r  u_blink/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.273    u_blink/r_counter[0]_i_6_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.786 r  u_blink/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    u_blink/r_counter_reg[0]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  u_blink/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    u_blink/r_counter_reg[4]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  u_blink/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    u_blink/r_counter_reg[8]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.137 r  u_blink/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    u_blink/r_counter_reg[12]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.452 r  u_blink/r_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.452    u_blink/r_counter_reg[16]_i_1_n_4
    SLICE_X64Y13         FDCE                                         r  u_blink/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.514    14.855    u_blink/CLK
    SLICE_X64Y13         FDCE                                         r  u_blink/r_counter_reg[19]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y13         FDCE (Setup_fdce_C_D)        0.109    15.203    u_blink/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 u_blink/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blink/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.117ns (40.564%)  route 3.102ns (59.436%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.636     5.157    u_blink/CLK
    SLICE_X64Y10         FDCE                                         r  u_blink/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  u_blink/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.485    u_blink/r_counter_reg[4]
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.609 f  u_blink/r_seg_dot_i_6/O
                         net (fo=1, routed)           0.776     7.385    u_blink/r_seg_dot_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.509 r  u_blink/r_seg_dot_i_3/O
                         net (fo=1, routed)           0.508     8.017    u_blink/r_seg_dot_i_3_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.141 r  u_blink/r_seg_dot_i_2/O
                         net (fo=27, routed)          1.008     9.149    u_blink/r_seg_dot_i_2_n_0
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.273 r  u_blink/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.273    u_blink/r_counter[0]_i_6_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.786 r  u_blink/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    u_blink/r_counter_reg[0]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  u_blink/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    u_blink/r_counter_reg[4]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  u_blink/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    u_blink/r_counter_reg[8]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.137 r  u_blink/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    u_blink/r_counter_reg[12]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.376 r  u_blink/r_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.376    u_blink/r_counter_reg[16]_i_1_n_5
    SLICE_X64Y13         FDCE                                         r  u_blink/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.514    14.855    u_blink/CLK
    SLICE_X64Y13         FDCE                                         r  u_blink/r_counter_reg[18]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y13         FDCE (Setup_fdce_C_D)        0.109    15.203    u_blink/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 u_blink/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blink/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 2.097ns (40.335%)  route 3.102ns (59.665%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.636     5.157    u_blink/CLK
    SLICE_X64Y10         FDCE                                         r  u_blink/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  u_blink/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.485    u_blink/r_counter_reg[4]
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.609 f  u_blink/r_seg_dot_i_6/O
                         net (fo=1, routed)           0.776     7.385    u_blink/r_seg_dot_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.509 r  u_blink/r_seg_dot_i_3/O
                         net (fo=1, routed)           0.508     8.017    u_blink/r_seg_dot_i_3_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.141 r  u_blink/r_seg_dot_i_2/O
                         net (fo=27, routed)          1.008     9.149    u_blink/r_seg_dot_i_2_n_0
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.273 r  u_blink/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.273    u_blink/r_counter[0]_i_6_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.786 r  u_blink/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    u_blink/r_counter_reg[0]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  u_blink/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    u_blink/r_counter_reg[4]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  u_blink/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    u_blink/r_counter_reg[8]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.137 r  u_blink/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.137    u_blink/r_counter_reg[12]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.356 r  u_blink/r_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.356    u_blink/r_counter_reg[16]_i_1_n_7
    SLICE_X64Y13         FDCE                                         r  u_blink/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.514    14.855    u_blink/CLK
    SLICE_X64Y13         FDCE                                         r  u_blink/r_counter_reg[16]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y13         FDCE (Setup_fdce_C_D)        0.109    15.203    u_blink/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 u_blink/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blink/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 2.084ns (40.185%)  route 3.102ns (59.814%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.636     5.157    u_blink/CLK
    SLICE_X64Y10         FDCE                                         r  u_blink/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.518     5.675 f  u_blink/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.809     6.485    u_blink/r_counter_reg[4]
    SLICE_X65Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.609 f  u_blink/r_seg_dot_i_6/O
                         net (fo=1, routed)           0.776     7.385    u_blink/r_seg_dot_i_6_n_0
    SLICE_X65Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.509 r  u_blink/r_seg_dot_i_3/O
                         net (fo=1, routed)           0.508     8.017    u_blink/r_seg_dot_i_3_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.141 r  u_blink/r_seg_dot_i_2/O
                         net (fo=27, routed)          1.008     9.149    u_blink/r_seg_dot_i_2_n_0
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.273 r  u_blink/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.273    u_blink/r_counter[0]_i_6_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.786 r  u_blink/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    u_blink/r_counter_reg[0]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  u_blink/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    u_blink/r_counter_reg[4]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  u_blink/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    u_blink/r_counter_reg[8]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.343 r  u_blink/r_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.343    u_blink/r_counter_reg[12]_i_1_n_6
    SLICE_X64Y12         FDCE                                         r  u_blink/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.515    14.856    u_blink/CLK
    SLICE_X64Y12         FDCE                                         r  u_blink/r_counter_reg[13]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y12         FDCE (Setup_fdce_C_D)        0.109    15.204    u_blink/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  4.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_control_tower/r_sec_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_sec_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.805%)  route 0.144ns (43.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.592     1.475    u_control_tower/CLK
    SLICE_X61Y11         FDCE                                         r  u_control_tower/r_sec_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_control_tower/r_sec_counter_reg[0]/Q
                         net (fo=9, routed)           0.144     1.760    u_control_tower/Q[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I3_O)        0.048     1.808 r  u_control_tower/r_sec_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.808    u_control_tower/r_sec_counter[3]_i_1_n_0
    SLICE_X60Y11         FDCE                                         r  u_control_tower/r_sec_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     1.989    u_control_tower/CLK
    SLICE_X60Y11         FDCE                                         r  u_control_tower/r_sec_counter_reg[3]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y11         FDCE (Hold_fdce_C_D)         0.131     1.619    u_control_tower/r_sec_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_control_tower/r_sec_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_sec_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.592     1.475    u_control_tower/CLK
    SLICE_X61Y11         FDCE                                         r  u_control_tower/r_sec_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_control_tower/r_sec_counter_reg[0]/Q
                         net (fo=9, routed)           0.144     1.760    u_control_tower/Q[0]
    SLICE_X60Y11         LUT4 (Prop_lut4_I1_O)        0.045     1.805 r  u_control_tower/r_sec_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    u_control_tower/r_sec_counter[2]_i_1_n_0
    SLICE_X60Y11         FDCE                                         r  u_control_tower/r_sec_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     1.989    u_control_tower/CLK
    SLICE_X60Y11         FDCE                                         r  u_control_tower/r_sec_counter_reg[2]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y11         FDCE (Hold_fdce_C_D)         0.120     1.608    u_control_tower/r_sec_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnR/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnR/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.212ns (64.144%)  route 0.119ns (35.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.568     1.451    u_btn_debounce/U_debounce_btnR/CLK
    SLICE_X56Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnR/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDCE (Prop_fdce_C_Q)         0.164     1.615 r  u_btn_debounce/U_debounce_btnR/btn_state_reg/Q
                         net (fo=23, routed)          0.119     1.734    u_btn_debounce/U_debounce_btnR/btn_state_reg_0
    SLICE_X57Y6          LUT4 (Prop_lut4_I3_O)        0.048     1.782 r  u_btn_debounce/U_debounce_btnR/count[13]_i_1__1/O
                         net (fo=1, routed)           0.000     1.782    u_btn_debounce/U_debounce_btnR/count[13]_i_1__1_n_0
    SLICE_X57Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnR/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.837     1.964    u_btn_debounce/U_debounce_btnR/CLK
    SLICE_X57Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnR/count_reg[13]/C
                         clock pessimism             -0.500     1.464    
    SLICE_X57Y6          FDCE (Hold_fdce_C_D)         0.107     1.571    u_btn_debounce/U_debounce_btnR/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_control_tower/r_min_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_min_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.035%)  route 0.142ns (42.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.592     1.475    u_control_tower/CLK
    SLICE_X59Y10         FDCE                                         r  u_control_tower/r_min_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_control_tower/r_min_counter_reg[0]/Q
                         net (fo=15, routed)          0.142     1.759    u_control_tower/r_min_counter_reg_n_0_[0]
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.048     1.807 r  u_control_tower/r_min_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    u_control_tower/r_min_counter[3]_i_1_n_0
    SLICE_X58Y10         FDCE                                         r  u_control_tower/r_min_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     1.989    u_control_tower/CLK
    SLICE_X58Y10         FDCE                                         r  u_control_tower/r_min_counter_reg[3]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y10         FDCE (Hold_fdce_C_D)         0.107     1.595    u_control_tower/r_min_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnC/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnC/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.594     1.477    u_btn_debounce/U_debounce_btnC/CLK
    SLICE_X59Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnC/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_btn_debounce/U_debounce_btnC/btn_state_reg/Q
                         net (fo=23, routed)          0.143     1.761    u_btn_debounce/U_debounce_btnC/btn_state_reg_0
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.048     1.809 r  u_btn_debounce/U_debounce_btnC/count[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    u_btn_debounce/U_debounce_btnC/count[13]_i_1__0_n_0
    SLICE_X58Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnC/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.864     1.991    u_btn_debounce/U_debounce_btnC/CLK
    SLICE_X58Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnC/count_reg[13]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X58Y6          FDCE (Hold_fdce_C_D)         0.107     1.597    u_btn_debounce/U_debounce_btnC/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnC/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnC/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.828%)  route 0.144ns (43.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.594     1.477    u_btn_debounce/U_debounce_btnC/CLK
    SLICE_X59Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnC/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_btn_debounce/U_debounce_btnC/btn_state_reg/Q
                         net (fo=23, routed)          0.144     1.762    u_btn_debounce/U_debounce_btnC/btn_state_reg_0
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.049     1.811 r  u_btn_debounce/U_debounce_btnC/count[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    u_btn_debounce/U_debounce_btnC/count[16]_i_1__0_n_0
    SLICE_X58Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnC/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.864     1.991    u_btn_debounce/U_debounce_btnC/CLK
    SLICE_X58Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnC/count_reg[16]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X58Y6          FDCE (Hold_fdce_C_D)         0.107     1.597    u_btn_debounce/U_debounce_btnC/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_blink/r_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blink/r_seg_dot_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.591     1.474    u_blink/CLK
    SLICE_X64Y15         FDCE                                         r  u_blink/r_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  u_blink/r_counter_reg[24]/Q
                         net (fo=27, routed)          0.117     1.756    u_blink/r_counter_reg[24]
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.801 r  u_blink/r_seg_dot_i_1/O
                         net (fo=1, routed)           0.000     1.801    u_blink/r_seg_dot_i_1_n_0
    SLICE_X65Y15         FDCE                                         r  u_blink/r_seg_dot_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.860     1.987    u_blink/CLK
    SLICE_X65Y15         FDCE                                         r  u_blink/r_seg_dot_reg/C
                         clock pessimism             -0.500     1.487    
    SLICE_X65Y15         FDCE (Hold_fdce_C_D)         0.091     1.578    u_blink/r_seg_dot_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnR/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnR/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.815%)  route 0.119ns (36.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.568     1.451    u_btn_debounce/U_debounce_btnR/CLK
    SLICE_X56Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnR/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDCE (Prop_fdce_C_Q)         0.164     1.615 r  u_btn_debounce/U_debounce_btnR/btn_state_reg/Q
                         net (fo=23, routed)          0.119     1.734    u_btn_debounce/U_debounce_btnR/btn_state_reg_0
    SLICE_X57Y6          LUT4 (Prop_lut4_I3_O)        0.045     1.779 r  u_btn_debounce/U_debounce_btnR/count[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.779    u_btn_debounce/U_debounce_btnR/count[10]_i_1__1_n_0
    SLICE_X57Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnR/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.837     1.964    u_btn_debounce/U_debounce_btnR/CLK
    SLICE_X57Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnR/count_reg[10]/C
                         clock pessimism             -0.500     1.464    
    SLICE_X57Y6          FDCE (Hold_fdce_C_D)         0.091     1.555    u_btn_debounce/U_debounce_btnR/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_control_tower/r_min_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_min_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.592     1.475    u_control_tower/CLK
    SLICE_X59Y10         FDCE                                         r  u_control_tower/r_min_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_control_tower/r_min_counter_reg[0]/Q
                         net (fo=15, routed)          0.142     1.759    u_control_tower/r_min_counter_reg_n_0_[0]
    SLICE_X58Y10         LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  u_control_tower/r_min_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.804    u_control_tower/r_min_counter[2]_i_1_n_0
    SLICE_X58Y10         FDCE                                         r  u_control_tower/r_min_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.862     1.989    u_control_tower/CLK
    SLICE_X58Y10         FDCE                                         r  u_control_tower/r_min_counter_reg[2]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y10         FDCE (Hold_fdce_C_D)         0.091     1.579    u_control_tower/r_min_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnC/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnC/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.594     1.477    u_btn_debounce/U_debounce_btnC/CLK
    SLICE_X59Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnC/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_btn_debounce/U_debounce_btnC/btn_state_reg/Q
                         net (fo=23, routed)          0.143     1.761    u_btn_debounce/U_debounce_btnC/btn_state_reg_0
    SLICE_X58Y6          LUT4 (Prop_lut4_I3_O)        0.045     1.806 r  u_btn_debounce/U_debounce_btnC/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.806    u_btn_debounce/U_debounce_btnC/count[10]_i_1__0_n_0
    SLICE_X58Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnC/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.864     1.991    u_btn_debounce/U_debounce_btnC/CLK
    SLICE_X58Y6          FDCE                                         r  u_btn_debounce/U_debounce_btnC/count_reg[10]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X58Y6          FDCE (Hold_fdce_C_D)         0.091     1.581    u_btn_debounce/U_debounce_btnC/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y9    u_blink/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y11   u_blink/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y11   u_blink/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y12   u_blink/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y12   u_blink/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y12   u_blink/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y12   u_blink/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y13   u_blink/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y13   u_blink/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    u_blink/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    u_blink/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   u_blink/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   u_blink/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   u_blink/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   u_blink/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   u_blink/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   u_blink/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   u_blink/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   u_blink/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    u_blink/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y9    u_blink/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   u_blink/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   u_blink/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   u_blink/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   u_blink/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   u_blink/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   u_blink/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   u_blink/r_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y12   u_blink/r_counter_reg[13]/C



