
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lsns_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004022d0 <.init>:
  4022d0:	stp	x29, x30, [sp, #-16]!
  4022d4:	mov	x29, sp
  4022d8:	bl	402a20 <ferror@plt+0x60>
  4022dc:	ldp	x29, x30, [sp], #16
  4022e0:	ret

Disassembly of section .plt:

00000000004022f0 <memcpy@plt-0x20>:
  4022f0:	stp	x16, x30, [sp, #-16]!
  4022f4:	adrp	x16, 418000 <ferror@plt+0x15640>
  4022f8:	ldr	x17, [x16, #4088]
  4022fc:	add	x16, x16, #0xff8
  402300:	br	x17
  402304:	nop
  402308:	nop
  40230c:	nop

0000000000402310 <memcpy@plt>:
  402310:	adrp	x16, 419000 <ferror@plt+0x16640>
  402314:	ldr	x17, [x16]
  402318:	add	x16, x16, #0x0
  40231c:	br	x17

0000000000402320 <scols_column_set_json_type@plt>:
  402320:	adrp	x16, 419000 <ferror@plt+0x16640>
  402324:	ldr	x17, [x16, #8]
  402328:	add	x16, x16, #0x8
  40232c:	br	x17

0000000000402330 <_exit@plt>:
  402330:	adrp	x16, 419000 <ferror@plt+0x16640>
  402334:	ldr	x17, [x16, #16]
  402338:	add	x16, x16, #0x10
  40233c:	br	x17

0000000000402340 <strtoul@plt>:
  402340:	adrp	x16, 419000 <ferror@plt+0x16640>
  402344:	ldr	x17, [x16, #24]
  402348:	add	x16, x16, #0x18
  40234c:	br	x17

0000000000402350 <strlen@plt>:
  402350:	adrp	x16, 419000 <ferror@plt+0x16640>
  402354:	ldr	x17, [x16, #32]
  402358:	add	x16, x16, #0x20
  40235c:	br	x17

0000000000402360 <fputs@plt>:
  402360:	adrp	x16, 419000 <ferror@plt+0x16640>
  402364:	ldr	x17, [x16, #40]
  402368:	add	x16, x16, #0x28
  40236c:	br	x17

0000000000402370 <mbstowcs@plt>:
  402370:	adrp	x16, 419000 <ferror@plt+0x16640>
  402374:	ldr	x17, [x16, #48]
  402378:	add	x16, x16, #0x30
  40237c:	br	x17

0000000000402380 <exit@plt>:
  402380:	adrp	x16, 419000 <ferror@plt+0x16640>
  402384:	ldr	x17, [x16, #56]
  402388:	add	x16, x16, #0x38
  40238c:	br	x17

0000000000402390 <dup@plt>:
  402390:	adrp	x16, 419000 <ferror@plt+0x16640>
  402394:	ldr	x17, [x16, #64]
  402398:	add	x16, x16, #0x40
  40239c:	br	x17

00000000004023a0 <scols_line_refer_data@plt>:
  4023a0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4023a4:	ldr	x17, [x16, #72]
  4023a8:	add	x16, x16, #0x48
  4023ac:	br	x17

00000000004023b0 <mnt_new_table_from_file@plt>:
  4023b0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4023b4:	ldr	x17, [x16, #80]
  4023b8:	add	x16, x16, #0x50
  4023bc:	br	x17

00000000004023c0 <getegid@plt>:
  4023c0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4023c4:	ldr	x17, [x16, #88]
  4023c8:	add	x16, x16, #0x58
  4023cc:	br	x17

00000000004023d0 <scols_table_set_name@plt>:
  4023d0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4023d4:	ldr	x17, [x16, #96]
  4023d8:	add	x16, x16, #0x60
  4023dc:	br	x17

00000000004023e0 <strtod@plt>:
  4023e0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4023e4:	ldr	x17, [x16, #104]
  4023e8:	add	x16, x16, #0x68
  4023ec:	br	x17

00000000004023f0 <geteuid@plt>:
  4023f0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4023f4:	ldr	x17, [x16, #112]
  4023f8:	add	x16, x16, #0x70
  4023fc:	br	x17

0000000000402400 <scols_table_enable_noheadings@plt>:
  402400:	adrp	x16, 419000 <ferror@plt+0x16640>
  402404:	ldr	x17, [x16, #120]
  402408:	add	x16, x16, #0x78
  40240c:	br	x17

0000000000402410 <scols_table_new_column@plt>:
  402410:	adrp	x16, 419000 <ferror@plt+0x16640>
  402414:	ldr	x17, [x16, #128]
  402418:	add	x16, x16, #0x80
  40241c:	br	x17

0000000000402420 <sprintf@plt>:
  402420:	adrp	x16, 419000 <ferror@plt+0x16640>
  402424:	ldr	x17, [x16, #136]
  402428:	add	x16, x16, #0x88
  40242c:	br	x17

0000000000402430 <getuid@plt>:
  402430:	adrp	x16, 419000 <ferror@plt+0x16640>
  402434:	ldr	x17, [x16, #144]
  402438:	add	x16, x16, #0x90
  40243c:	br	x17

0000000000402440 <opendir@plt>:
  402440:	adrp	x16, 419000 <ferror@plt+0x16640>
  402444:	ldr	x17, [x16, #152]
  402448:	add	x16, x16, #0x98
  40244c:	br	x17

0000000000402450 <__cxa_atexit@plt>:
  402450:	adrp	x16, 419000 <ferror@plt+0x16640>
  402454:	ldr	x17, [x16, #160]
  402458:	add	x16, x16, #0xa0
  40245c:	br	x17

0000000000402460 <fputc@plt>:
  402460:	adrp	x16, 419000 <ferror@plt+0x16640>
  402464:	ldr	x17, [x16, #168]
  402468:	add	x16, x16, #0xa8
  40246c:	br	x17

0000000000402470 <scols_table_enable_raw@plt>:
  402470:	adrp	x16, 419000 <ferror@plt+0x16640>
  402474:	ldr	x17, [x16, #176]
  402478:	add	x16, x16, #0xb0
  40247c:	br	x17

0000000000402480 <asprintf@plt>:
  402480:	adrp	x16, 419000 <ferror@plt+0x16640>
  402484:	ldr	x17, [x16, #184]
  402488:	add	x16, x16, #0xb8
  40248c:	br	x17

0000000000402490 <mnt_new_iter@plt>:
  402490:	adrp	x16, 419000 <ferror@plt+0x16640>
  402494:	ldr	x17, [x16, #192]
  402498:	add	x16, x16, #0xc0
  40249c:	br	x17

00000000004024a0 <snprintf@plt>:
  4024a0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4024a4:	ldr	x17, [x16, #200]
  4024a8:	add	x16, x16, #0xc8
  4024ac:	br	x17

00000000004024b0 <localeconv@plt>:
  4024b0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4024b4:	ldr	x17, [x16, #208]
  4024b8:	add	x16, x16, #0xd0
  4024bc:	br	x17

00000000004024c0 <fileno@plt>:
  4024c0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4024c4:	ldr	x17, [x16, #216]
  4024c8:	add	x16, x16, #0xd8
  4024cc:	br	x17

00000000004024d0 <scols_wrapnl_chunksize@plt>:
  4024d0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4024d4:	ldr	x17, [x16, #224]
  4024d8:	add	x16, x16, #0xe0
  4024dc:	br	x17

00000000004024e0 <fclose@plt>:
  4024e0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4024e4:	ldr	x17, [x16, #232]
  4024e8:	add	x16, x16, #0xe8
  4024ec:	br	x17

00000000004024f0 <getpid@plt>:
  4024f0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4024f4:	ldr	x17, [x16, #240]
  4024f8:	add	x16, x16, #0xf0
  4024fc:	br	x17

0000000000402500 <malloc@plt>:
  402500:	adrp	x16, 419000 <ferror@plt+0x16640>
  402504:	ldr	x17, [x16, #248]
  402508:	add	x16, x16, #0xf8
  40250c:	br	x17

0000000000402510 <open@plt>:
  402510:	adrp	x16, 419000 <ferror@plt+0x16640>
  402514:	ldr	x17, [x16, #256]
  402518:	add	x16, x16, #0x100
  40251c:	br	x17

0000000000402520 <wcswidth@plt>:
  402520:	adrp	x16, 419000 <ferror@plt+0x16640>
  402524:	ldr	x17, [x16, #264]
  402528:	add	x16, x16, #0x108
  40252c:	br	x17

0000000000402530 <__strtol_internal@plt>:
  402530:	adrp	x16, 419000 <ferror@plt+0x16640>
  402534:	ldr	x17, [x16, #272]
  402538:	add	x16, x16, #0x110
  40253c:	br	x17

0000000000402540 <strncmp@plt>:
  402540:	adrp	x16, 419000 <ferror@plt+0x16640>
  402544:	ldr	x17, [x16, #280]
  402548:	add	x16, x16, #0x118
  40254c:	br	x17

0000000000402550 <bindtextdomain@plt>:
  402550:	adrp	x16, 419000 <ferror@plt+0x16640>
  402554:	ldr	x17, [x16, #288]
  402558:	add	x16, x16, #0x120
  40255c:	br	x17

0000000000402560 <__libc_start_main@plt>:
  402560:	adrp	x16, 419000 <ferror@plt+0x16640>
  402564:	ldr	x17, [x16, #296]
  402568:	add	x16, x16, #0x128
  40256c:	br	x17

0000000000402570 <fgetc@plt>:
  402570:	adrp	x16, 419000 <ferror@plt+0x16640>
  402574:	ldr	x17, [x16, #304]
  402578:	add	x16, x16, #0x130
  40257c:	br	x17

0000000000402580 <memset@plt>:
  402580:	adrp	x16, 419000 <ferror@plt+0x16640>
  402584:	ldr	x17, [x16, #312]
  402588:	add	x16, x16, #0x138
  40258c:	br	x17

0000000000402590 <fdopen@plt>:
  402590:	adrp	x16, 419000 <ferror@plt+0x16640>
  402594:	ldr	x17, [x16, #320]
  402598:	add	x16, x16, #0x140
  40259c:	br	x17

00000000004025a0 <scols_new_table@plt>:
  4025a0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4025a4:	ldr	x17, [x16, #328]
  4025a8:	add	x16, x16, #0x148
  4025ac:	br	x17

00000000004025b0 <scols_wrapnl_nextchunk@plt>:
  4025b0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4025b4:	ldr	x17, [x16, #336]
  4025b8:	add	x16, x16, #0x150
  4025bc:	br	x17

00000000004025c0 <__strtoul_internal@plt>:
  4025c0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4025c4:	ldr	x17, [x16, #344]
  4025c8:	add	x16, x16, #0x158
  4025cc:	br	x17

00000000004025d0 <calloc@plt>:
  4025d0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4025d4:	ldr	x17, [x16, #352]
  4025d8:	add	x16, x16, #0x160
  4025dc:	br	x17

00000000004025e0 <mnt_fs_get_target@plt>:
  4025e0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4025e4:	ldr	x17, [x16, #360]
  4025e8:	add	x16, x16, #0x168
  4025ec:	br	x17

00000000004025f0 <mnt_fs_get_root@plt>:
  4025f0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4025f4:	ldr	x17, [x16, #368]
  4025f8:	add	x16, x16, #0x170
  4025fc:	br	x17

0000000000402600 <readdir@plt>:
  402600:	adrp	x16, 419000 <ferror@plt+0x16640>
  402604:	ldr	x17, [x16, #376]
  402608:	add	x16, x16, #0x178
  40260c:	br	x17

0000000000402610 <strdup@plt>:
  402610:	adrp	x16, 419000 <ferror@plt+0x16640>
  402614:	ldr	x17, [x16, #384]
  402618:	add	x16, x16, #0x180
  40261c:	br	x17

0000000000402620 <scols_table_new_line@plt>:
  402620:	adrp	x16, 419000 <ferror@plt+0x16640>
  402624:	ldr	x17, [x16, #392]
  402628:	add	x16, x16, #0x188
  40262c:	br	x17

0000000000402630 <closedir@plt>:
  402630:	adrp	x16, 419000 <ferror@plt+0x16640>
  402634:	ldr	x17, [x16, #400]
  402638:	add	x16, x16, #0x190
  40263c:	br	x17

0000000000402640 <scols_unref_table@plt>:
  402640:	adrp	x16, 419000 <ferror@plt+0x16640>
  402644:	ldr	x17, [x16, #408]
  402648:	add	x16, x16, #0x198
  40264c:	br	x17

0000000000402650 <close@plt>:
  402650:	adrp	x16, 419000 <ferror@plt+0x16640>
  402654:	ldr	x17, [x16, #416]
  402658:	add	x16, x16, #0x1a0
  40265c:	br	x17

0000000000402660 <strrchr@plt>:
  402660:	adrp	x16, 419000 <ferror@plt+0x16640>
  402664:	ldr	x17, [x16, #424]
  402668:	add	x16, x16, #0x1a8
  40266c:	br	x17

0000000000402670 <recv@plt>:
  402670:	adrp	x16, 419000 <ferror@plt+0x16640>
  402674:	ldr	x17, [x16, #432]
  402678:	add	x16, x16, #0x1b0
  40267c:	br	x17

0000000000402680 <__gmon_start__@plt>:
  402680:	adrp	x16, 419000 <ferror@plt+0x16640>
  402684:	ldr	x17, [x16, #440]
  402688:	add	x16, x16, #0x1b8
  40268c:	br	x17

0000000000402690 <abort@plt>:
  402690:	adrp	x16, 419000 <ferror@plt+0x16640>
  402694:	ldr	x17, [x16, #448]
  402698:	add	x16, x16, #0x1c0
  40269c:	br	x17

00000000004026a0 <textdomain@plt>:
  4026a0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4026a4:	ldr	x17, [x16, #456]
  4026a8:	add	x16, x16, #0x1c8
  4026ac:	br	x17

00000000004026b0 <getopt_long@plt>:
  4026b0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4026b4:	ldr	x17, [x16, #464]
  4026b8:	add	x16, x16, #0x1d0
  4026bc:	br	x17

00000000004026c0 <strcmp@plt>:
  4026c0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4026c4:	ldr	x17, [x16, #472]
  4026c8:	add	x16, x16, #0x1d8
  4026cc:	br	x17

00000000004026d0 <getpwuid@plt>:
  4026d0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4026d4:	ldr	x17, [x16, #480]
  4026d8:	add	x16, x16, #0x1e0
  4026dc:	br	x17

00000000004026e0 <warn@plt>:
  4026e0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4026e4:	ldr	x17, [x16, #488]
  4026e8:	add	x16, x16, #0x1e8
  4026ec:	br	x17

00000000004026f0 <__ctype_b_loc@plt>:
  4026f0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4026f4:	ldr	x17, [x16, #496]
  4026f8:	add	x16, x16, #0x1f0
  4026fc:	br	x17

0000000000402700 <strtol@plt>:
  402700:	adrp	x16, 419000 <ferror@plt+0x16640>
  402704:	ldr	x17, [x16, #504]
  402708:	add	x16, x16, #0x1f8
  40270c:	br	x17

0000000000402710 <mnt_free_iter@plt>:
  402710:	adrp	x16, 419000 <ferror@plt+0x16640>
  402714:	ldr	x17, [x16, #512]
  402718:	add	x16, x16, #0x200
  40271c:	br	x17

0000000000402720 <free@plt>:
  402720:	adrp	x16, 419000 <ferror@plt+0x16640>
  402724:	ldr	x17, [x16, #520]
  402728:	add	x16, x16, #0x208
  40272c:	br	x17

0000000000402730 <getgid@plt>:
  402730:	adrp	x16, 419000 <ferror@plt+0x16640>
  402734:	ldr	x17, [x16, #528]
  402738:	add	x16, x16, #0x210
  40273c:	br	x17

0000000000402740 <mnt_table_find_next_fs@plt>:
  402740:	adrp	x16, 419000 <ferror@plt+0x16640>
  402744:	ldr	x17, [x16, #536]
  402748:	add	x16, x16, #0x218
  40274c:	br	x17

0000000000402750 <scols_table_enable_json@plt>:
  402750:	adrp	x16, 419000 <ferror@plt+0x16640>
  402754:	ldr	x17, [x16, #544]
  402758:	add	x16, x16, #0x220
  40275c:	br	x17

0000000000402760 <strncasecmp@plt>:
  402760:	adrp	x16, 419000 <ferror@plt+0x16640>
  402764:	ldr	x17, [x16, #552]
  402768:	add	x16, x16, #0x228
  40276c:	br	x17

0000000000402770 <nanosleep@plt>:
  402770:	adrp	x16, 419000 <ferror@plt+0x16640>
  402774:	ldr	x17, [x16, #560]
  402778:	add	x16, x16, #0x230
  40277c:	br	x17

0000000000402780 <vasprintf@plt>:
  402780:	adrp	x16, 419000 <ferror@plt+0x16640>
  402784:	ldr	x17, [x16, #568]
  402788:	add	x16, x16, #0x238
  40278c:	br	x17

0000000000402790 <send@plt>:
  402790:	adrp	x16, 419000 <ferror@plt+0x16640>
  402794:	ldr	x17, [x16, #576]
  402798:	add	x16, x16, #0x240
  40279c:	br	x17

00000000004027a0 <strndup@plt>:
  4027a0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4027a4:	ldr	x17, [x16, #584]
  4027a8:	add	x16, x16, #0x248
  4027ac:	br	x17

00000000004027b0 <strspn@plt>:
  4027b0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4027b4:	ldr	x17, [x16, #592]
  4027b8:	add	x16, x16, #0x250
  4027bc:	br	x17

00000000004027c0 <strchr@plt>:
  4027c0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4027c4:	ldr	x17, [x16, #600]
  4027c8:	add	x16, x16, #0x258
  4027cc:	br	x17

00000000004027d0 <mnt_fs_match_fstype@plt>:
  4027d0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4027d4:	ldr	x17, [x16, #608]
  4027d8:	add	x16, x16, #0x260
  4027dc:	br	x17

00000000004027e0 <socket@plt>:
  4027e0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4027e4:	ldr	x17, [x16, #616]
  4027e8:	add	x16, x16, #0x268
  4027ec:	br	x17

00000000004027f0 <fflush@plt>:
  4027f0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4027f4:	ldr	x17, [x16, #624]
  4027f8:	add	x16, x16, #0x270
  4027fc:	br	x17

0000000000402800 <dirfd@plt>:
  402800:	adrp	x16, 419000 <ferror@plt+0x16640>
  402804:	ldr	x17, [x16, #632]
  402808:	add	x16, x16, #0x278
  40280c:	br	x17

0000000000402810 <scols_print_table@plt>:
  402810:	adrp	x16, 419000 <ferror@plt+0x16640>
  402814:	ldr	x17, [x16, #640]
  402818:	add	x16, x16, #0x280
  40281c:	br	x17

0000000000402820 <warnx@plt>:
  402820:	adrp	x16, 419000 <ferror@plt+0x16640>
  402824:	ldr	x17, [x16, #648]
  402828:	add	x16, x16, #0x288
  40282c:	br	x17

0000000000402830 <read@plt>:
  402830:	adrp	x16, 419000 <ferror@plt+0x16640>
  402834:	ldr	x17, [x16, #656]
  402838:	add	x16, x16, #0x290
  40283c:	br	x17

0000000000402840 <memchr@plt>:
  402840:	adrp	x16, 419000 <ferror@plt+0x16640>
  402844:	ldr	x17, [x16, #664]
  402848:	add	x16, x16, #0x298
  40284c:	br	x17

0000000000402850 <scols_column_set_wrapfunc@plt>:
  402850:	adrp	x16, 419000 <ferror@plt+0x16640>
  402854:	ldr	x17, [x16, #672]
  402858:	add	x16, x16, #0x2a0
  40285c:	br	x17

0000000000402860 <__fxstat@plt>:
  402860:	adrp	x16, 419000 <ferror@plt+0x16640>
  402864:	ldr	x17, [x16, #680]
  402868:	add	x16, x16, #0x2a8
  40286c:	br	x17

0000000000402870 <strstr@plt>:
  402870:	adrp	x16, 419000 <ferror@plt+0x16640>
  402874:	ldr	x17, [x16, #688]
  402878:	add	x16, x16, #0x2b0
  40287c:	br	x17

0000000000402880 <dcgettext@plt>:
  402880:	adrp	x16, 419000 <ferror@plt+0x16640>
  402884:	ldr	x17, [x16, #696]
  402888:	add	x16, x16, #0x2b8
  40288c:	br	x17

0000000000402890 <__isoc99_sscanf@plt>:
  402890:	adrp	x16, 419000 <ferror@plt+0x16640>
  402894:	ldr	x17, [x16, #704]
  402898:	add	x16, x16, #0x2c0
  40289c:	br	x17

00000000004028a0 <scols_column_set_safechars@plt>:
  4028a0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4028a4:	ldr	x17, [x16, #712]
  4028a8:	add	x16, x16, #0x2c8
  4028ac:	br	x17

00000000004028b0 <errx@plt>:
  4028b0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4028b4:	ldr	x17, [x16, #720]
  4028b8:	add	x16, x16, #0x2d0
  4028bc:	br	x17

00000000004028c0 <strcspn@plt>:
  4028c0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4028c4:	ldr	x17, [x16, #728]
  4028c8:	add	x16, x16, #0x2d8
  4028cc:	br	x17

00000000004028d0 <vfprintf@plt>:
  4028d0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4028d4:	ldr	x17, [x16, #736]
  4028d8:	add	x16, x16, #0x2e0
  4028dc:	br	x17

00000000004028e0 <openat@plt>:
  4028e0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4028e4:	ldr	x17, [x16, #744]
  4028e8:	add	x16, x16, #0x2e8
  4028ec:	br	x17

00000000004028f0 <printf@plt>:
  4028f0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4028f4:	ldr	x17, [x16, #752]
  4028f8:	add	x16, x16, #0x2f0
  4028fc:	br	x17

0000000000402900 <__assert_fail@plt>:
  402900:	adrp	x16, 419000 <ferror@plt+0x16640>
  402904:	ldr	x17, [x16, #760]
  402908:	add	x16, x16, #0x2f8
  40290c:	br	x17

0000000000402910 <__errno_location@plt>:
  402910:	adrp	x16, 419000 <ferror@plt+0x16640>
  402914:	ldr	x17, [x16, #768]
  402918:	add	x16, x16, #0x300
  40291c:	br	x17

0000000000402920 <mnt_free_table@plt>:
  402920:	adrp	x16, 419000 <ferror@plt+0x16640>
  402924:	ldr	x17, [x16, #776]
  402928:	add	x16, x16, #0x308
  40292c:	br	x17

0000000000402930 <getenv@plt>:
  402930:	adrp	x16, 419000 <ferror@plt+0x16640>
  402934:	ldr	x17, [x16, #784]
  402938:	add	x16, x16, #0x310
  40293c:	br	x17

0000000000402940 <getgrgid@plt>:
  402940:	adrp	x16, 419000 <ferror@plt+0x16640>
  402944:	ldr	x17, [x16, #792]
  402948:	add	x16, x16, #0x318
  40294c:	br	x17

0000000000402950 <__getdelim@plt>:
  402950:	adrp	x16, 419000 <ferror@plt+0x16640>
  402954:	ldr	x17, [x16, #800]
  402958:	add	x16, x16, #0x320
  40295c:	br	x17

0000000000402960 <fprintf@plt>:
  402960:	adrp	x16, 419000 <ferror@plt+0x16640>
  402964:	ldr	x17, [x16, #808]
  402968:	add	x16, x16, #0x328
  40296c:	br	x17

0000000000402970 <fgets@plt>:
  402970:	adrp	x16, 419000 <ferror@plt+0x16640>
  402974:	ldr	x17, [x16, #816]
  402978:	add	x16, x16, #0x330
  40297c:	br	x17

0000000000402980 <scols_init_debug@plt>:
  402980:	adrp	x16, 419000 <ferror@plt+0x16640>
  402984:	ldr	x17, [x16, #824]
  402988:	add	x16, x16, #0x338
  40298c:	br	x17

0000000000402990 <err@plt>:
  402990:	adrp	x16, 419000 <ferror@plt+0x16640>
  402994:	ldr	x17, [x16, #832]
  402998:	add	x16, x16, #0x340
  40299c:	br	x17

00000000004029a0 <setlocale@plt>:
  4029a0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4029a4:	ldr	x17, [x16, #840]
  4029a8:	add	x16, x16, #0x348
  4029ac:	br	x17

00000000004029b0 <__fxstatat@plt>:
  4029b0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4029b4:	ldr	x17, [x16, #848]
  4029b8:	add	x16, x16, #0x350
  4029bc:	br	x17

00000000004029c0 <ferror@plt>:
  4029c0:	adrp	x16, 419000 <ferror@plt+0x16640>
  4029c4:	ldr	x17, [x16, #856]
  4029c8:	add	x16, x16, #0x358
  4029cc:	br	x17

Disassembly of section .text:

00000000004029d0 <.text>:
  4029d0:	mov	x29, #0x0                   	// #0
  4029d4:	mov	x30, #0x0                   	// #0
  4029d8:	mov	x5, x0
  4029dc:	ldr	x1, [sp]
  4029e0:	add	x2, sp, #0x8
  4029e4:	mov	x6, sp
  4029e8:	movz	x0, #0x0, lsl #48
  4029ec:	movk	x0, #0x0, lsl #32
  4029f0:	movk	x0, #0x40, lsl #16
  4029f4:	movk	x0, #0x2adc
  4029f8:	movz	x3, #0x0, lsl #48
  4029fc:	movk	x3, #0x0, lsl #32
  402a00:	movk	x3, #0x40, lsl #16
  402a04:	movk	x3, #0x7648
  402a08:	movz	x4, #0x0, lsl #48
  402a0c:	movk	x4, #0x0, lsl #32
  402a10:	movk	x4, #0x40, lsl #16
  402a14:	movk	x4, #0x76c8
  402a18:	bl	402560 <__libc_start_main@plt>
  402a1c:	bl	402690 <abort@plt>
  402a20:	adrp	x0, 418000 <ferror@plt+0x15640>
  402a24:	ldr	x0, [x0, #4064]
  402a28:	cbz	x0, 402a30 <ferror@plt+0x70>
  402a2c:	b	402680 <__gmon_start__@plt>
  402a30:	ret
  402a34:	nop
  402a38:	adrp	x0, 419000 <ferror@plt+0x16640>
  402a3c:	add	x0, x0, #0x378
  402a40:	adrp	x1, 419000 <ferror@plt+0x16640>
  402a44:	add	x1, x1, #0x378
  402a48:	cmp	x1, x0
  402a4c:	b.eq	402a64 <ferror@plt+0xa4>  // b.none
  402a50:	adrp	x1, 407000 <ferror@plt+0x4640>
  402a54:	ldr	x1, [x1, #1784]
  402a58:	cbz	x1, 402a64 <ferror@plt+0xa4>
  402a5c:	mov	x16, x1
  402a60:	br	x16
  402a64:	ret
  402a68:	adrp	x0, 419000 <ferror@plt+0x16640>
  402a6c:	add	x0, x0, #0x378
  402a70:	adrp	x1, 419000 <ferror@plt+0x16640>
  402a74:	add	x1, x1, #0x378
  402a78:	sub	x1, x1, x0
  402a7c:	lsr	x2, x1, #63
  402a80:	add	x1, x2, x1, asr #3
  402a84:	cmp	xzr, x1, asr #1
  402a88:	asr	x1, x1, #1
  402a8c:	b.eq	402aa4 <ferror@plt+0xe4>  // b.none
  402a90:	adrp	x2, 407000 <ferror@plt+0x4640>
  402a94:	ldr	x2, [x2, #1792]
  402a98:	cbz	x2, 402aa4 <ferror@plt+0xe4>
  402a9c:	mov	x16, x2
  402aa0:	br	x16
  402aa4:	ret
  402aa8:	stp	x29, x30, [sp, #-32]!
  402aac:	mov	x29, sp
  402ab0:	str	x19, [sp, #16]
  402ab4:	adrp	x19, 419000 <ferror@plt+0x16640>
  402ab8:	ldrb	w0, [x19, #936]
  402abc:	cbnz	w0, 402acc <ferror@plt+0x10c>
  402ac0:	bl	402a38 <ferror@plt+0x78>
  402ac4:	mov	w0, #0x1                   	// #1
  402ac8:	strb	w0, [x19, #936]
  402acc:	ldr	x19, [sp, #16]
  402ad0:	ldp	x29, x30, [sp], #32
  402ad4:	ret
  402ad8:	b	402a68 <ferror@plt+0xa8>
  402adc:	str	d8, [sp, #-112]!
  402ae0:	stp	x29, x30, [sp, #16]
  402ae4:	stp	x28, x27, [sp, #32]
  402ae8:	stp	x26, x25, [sp, #48]
  402aec:	stp	x24, x23, [sp, #64]
  402af0:	stp	x22, x21, [sp, #80]
  402af4:	stp	x20, x19, [sp, #96]
  402af8:	mov	x29, sp
  402afc:	sub	sp, sp, #0x2, lsl #12
  402b00:	sub	sp, sp, #0x1b0
  402b04:	mov	x25, x1
  402b08:	adrp	x1, 408000 <ferror@plt+0x5640>
  402b0c:	mov	w20, w0
  402b10:	add	x1, x1, #0xff
  402b14:	mov	w0, #0x6                   	// #6
  402b18:	bl	4029a0 <setlocale@plt>
  402b1c:	adrp	x21, 407000 <ferror@plt+0x4640>
  402b20:	add	x21, x21, #0xcb0
  402b24:	adrp	x1, 407000 <ferror@plt+0x4640>
  402b28:	add	x1, x1, #0xcbb
  402b2c:	mov	x0, x21
  402b30:	bl	402550 <bindtextdomain@plt>
  402b34:	mov	x0, x21
  402b38:	bl	4026a0 <textdomain@plt>
  402b3c:	adrp	x0, 404000 <ferror@plt+0x1640>
  402b40:	add	x0, x0, #0x650
  402b44:	bl	4076d0 <ferror@plt+0x4d10>
  402b48:	adrp	x0, 407000 <ferror@plt+0x4640>
  402b4c:	add	x0, x0, #0xe04
  402b50:	bl	402930 <getenv@plt>
  402b54:	adrp	x19, 419000 <ferror@plt+0x16640>
  402b58:	ldr	w21, [x19, #944]
  402b5c:	tbnz	w21, #1, 402b9c <ferror@plt+0x1dc>
  402b60:	cbz	x0, 402c00 <ferror@plt+0x240>
  402b64:	add	x1, sp, #0x110
  402b68:	mov	w2, wzr
  402b6c:	bl	402340 <strtoul@plt>
  402b70:	ldr	x8, [sp, #272]
  402b74:	mov	x21, x0
  402b78:	cbz	x8, 402b98 <ferror@plt+0x1d8>
  402b7c:	adrp	x1, 407000 <ferror@plt+0x4640>
  402b80:	add	x1, x1, #0xc81
  402b84:	mov	x0, x8
  402b88:	bl	4026c0 <strcmp@plt>
  402b8c:	cmp	w0, #0x0
  402b90:	mov	w8, #0xffff                	// #65535
  402b94:	csel	w21, w8, w21, eq  // eq = none
  402b98:	str	w21, [x19, #944]
  402b9c:	cbz	w21, 402c04 <ferror@plt+0x244>
  402ba0:	bl	402430 <getuid@plt>
  402ba4:	mov	w21, w0
  402ba8:	bl	4023f0 <geteuid@plt>
  402bac:	cmp	w21, w0
  402bb0:	b.ne	402bc8 <ferror@plt+0x208>  // b.any
  402bb4:	bl	402730 <getgid@plt>
  402bb8:	mov	w21, w0
  402bbc:	bl	4023c0 <getegid@plt>
  402bc0:	cmp	w21, w0
  402bc4:	b.eq	402c04 <ferror@plt+0x244>  // b.none
  402bc8:	ldr	w8, [x19, #944]
  402bcc:	adrp	x9, 419000 <ferror@plt+0x16640>
  402bd0:	ldr	x21, [x9, #896]
  402bd4:	orr	w8, w8, #0x1000000
  402bd8:	str	w8, [x19, #944]
  402bdc:	bl	4024f0 <getpid@plt>
  402be0:	adrp	x1, 407000 <ferror@plt+0x4640>
  402be4:	adrp	x3, 407000 <ferror@plt+0x4640>
  402be8:	mov	w2, w0
  402bec:	add	x1, x1, #0xe0f
  402bf0:	add	x3, x3, #0xe48
  402bf4:	mov	x0, x21
  402bf8:	bl	402960 <fprintf@plt>
  402bfc:	b	402c04 <ferror@plt+0x244>
  402c00:	str	wzr, [x19, #944]
  402c04:	adrp	x9, 419000 <ferror@plt+0x16640>
  402c08:	add	x9, x9, #0x3b0
  402c0c:	ldr	w8, [x9]
  402c10:	add	x10, sp, #0x28
  402c14:	adrp	x2, 407000 <ferror@plt+0x4640>
  402c18:	adrp	x3, 407000 <ferror@plt+0x4640>
  402c1c:	orr	w8, w8, #0x2
  402c20:	movi	v0.2d, #0x0
  402c24:	add	x21, x10, #0x10
  402c28:	str	w8, [x9]
  402c2c:	add	x8, x9, #0x18
  402c30:	add	x2, x2, #0xccd
  402c34:	add	x3, x3, #0x860
  402c38:	mov	w0, w20
  402c3c:	mov	x1, x25
  402c40:	mov	x4, xzr
  402c44:	stur	q0, [sp, #72]
  402c48:	stur	q0, [sp, #88]
  402c4c:	stur	q0, [sp, #104]
  402c50:	stur	q0, [sp, #120]
  402c54:	stp	x10, x10, [sp, #40]
  402c58:	stp	x21, x21, [sp, #56]
  402c5c:	stp	x8, x8, [x9, #24]
  402c60:	bl	4026b0 <getopt_long@plt>
  402c64:	cmn	w0, #0x1
  402c68:	b.eq	402f00 <ferror@plt+0x540>  // b.none
  402c6c:	adrp	x8, 407000 <ferror@plt+0x4640>
  402c70:	ldr	q0, [x8, #1808]
  402c74:	adrp	x9, 407000 <ferror@plt+0x4640>
  402c78:	adrp	x10, 407000 <ferror@plt+0x4640>
  402c7c:	ldr	d8, [x10, #1872]
  402c80:	str	q0, [sp, #16]
  402c84:	ldr	q0, [x9, #1824]
  402c88:	adrp	x22, 407000 <ferror@plt+0x4640>
  402c8c:	adrp	x23, 407000 <ferror@plt+0x4640>
  402c90:	adrp	x24, 407000 <ferror@plt+0x4640>
  402c94:	adrp	x27, 407000 <ferror@plt+0x4640>
  402c98:	mov	w26, wzr
  402c9c:	add	x22, x22, #0x7e2
  402ca0:	add	x23, x23, #0xccd
  402ca4:	add	x24, x24, #0x860
  402ca8:	add	x27, x27, #0xa04
  402cac:	str	wzr, [x29, #8]
  402cb0:	str	xzr, [sp, #32]
  402cb4:	str	q0, [sp]
  402cb8:	b	402d08 <ferror@plt+0x348>
  402cbc:	ldr	q0, [sp, #16]
  402cc0:	adrp	x8, 419000 <ferror@plt+0x16640>
  402cc4:	add	x8, x8, #0x3b8
  402cc8:	mov	w9, #0xa                   	// #10
  402ccc:	stur	q0, [x8, #40]
  402cd0:	ldr	q0, [sp]
  402cd4:	str	w9, [x8, #80]
  402cd8:	mov	w9, #0xb                   	// #11
  402cdc:	str	d8, [x8, #72]
  402ce0:	stur	q0, [x8, #56]
  402ce4:	str	x9, [x8]
  402ce8:	mov	w0, w20
  402cec:	mov	x1, x25
  402cf0:	mov	x2, x23
  402cf4:	mov	x3, x24
  402cf8:	mov	x4, xzr
  402cfc:	bl	4026b0 <getopt_long@plt>
  402d00:	cmn	w0, #0x1
  402d04:	b.eq	402f08 <ferror@plt+0x548>  // b.none
  402d08:	subs	w8, w0, #0x4a
  402d0c:	b.lt	402d4c <ferror@plt+0x38c>  // b.tstop
  402d10:	mov	w10, #0x4a                  	// #74
  402d14:	mov	x9, x27
  402d18:	cmp	w10, w0
  402d1c:	b.eq	402d34 <ferror@plt+0x374>  // b.none
  402d20:	ldr	w10, [x9], #4
  402d24:	cbz	w10, 402d4c <ferror@plt+0x38c>
  402d28:	cmp	w10, w0
  402d2c:	b.le	402d18 <ferror@plt+0x358>
  402d30:	b	402d4c <ferror@plt+0x38c>
  402d34:	cbz	w26, 402d48 <ferror@plt+0x388>
  402d38:	cmp	w26, w0
  402d3c:	mov	w26, w0
  402d40:	b.eq	402d4c <ferror@plt+0x38c>  // b.none
  402d44:	b	403d9c <ferror@plt+0x13dc>
  402d48:	mov	w26, w0
  402d4c:	cmp	w8, #0x36
  402d50:	b.hi	403d0c <ferror@plt+0x134c>  // b.pmore
  402d54:	adr	x9, 402cbc <ferror@plt+0x2fc>
  402d58:	ldrh	w10, [x22, x8, lsl #1]
  402d5c:	add	x9, x9, x10, lsl #2
  402d60:	br	x9
  402d64:	ldrb	w8, [sp, #120]
  402d68:	orr	w8, w8, #0x2
  402d6c:	strb	w8, [sp, #120]
  402d70:	b	402ce8 <ferror@plt+0x328>
  402d74:	adrp	x8, 419000 <ferror@plt+0x16640>
  402d78:	ldr	x28, [x8, #904]
  402d7c:	adrp	x0, 407000 <ferror@plt+0x4640>
  402d80:	add	x0, x0, #0xe7a
  402d84:	mov	x1, x28
  402d88:	bl	4026c0 <strcmp@plt>
  402d8c:	cbz	w0, 402ea4 <ferror@plt+0x4e4>
  402d90:	adrp	x0, 408000 <ferror@plt+0x5640>
  402d94:	add	x0, x0, #0x3d4
  402d98:	mov	x1, x28
  402d9c:	bl	4026c0 <strcmp@plt>
  402da0:	cbz	w0, 402eac <ferror@plt+0x4ec>
  402da4:	adrp	x0, 407000 <ferror@plt+0x4640>
  402da8:	add	x0, x0, #0xe7e
  402dac:	mov	x1, x28
  402db0:	bl	4026c0 <strcmp@plt>
  402db4:	cbz	w0, 402eb4 <ferror@plt+0x4f4>
  402db8:	adrp	x0, 407000 <ferror@plt+0x4640>
  402dbc:	add	x0, x0, #0xe82
  402dc0:	mov	x1, x28
  402dc4:	bl	4026c0 <strcmp@plt>
  402dc8:	cbz	w0, 402ebc <ferror@plt+0x4fc>
  402dcc:	adrp	x0, 407000 <ferror@plt+0x4640>
  402dd0:	add	x0, x0, #0xe86
  402dd4:	mov	x1, x28
  402dd8:	bl	4026c0 <strcmp@plt>
  402ddc:	cbz	w0, 402ec4 <ferror@plt+0x504>
  402de0:	adrp	x0, 407000 <ferror@plt+0x4640>
  402de4:	add	x0, x0, #0xe8a
  402de8:	mov	x1, x28
  402dec:	bl	4026c0 <strcmp@plt>
  402df0:	cbz	w0, 402ecc <ferror@plt+0x50c>
  402df4:	adrp	x0, 407000 <ferror@plt+0x4640>
  402df8:	add	x0, x0, #0xe8f
  402dfc:	mov	x1, x28
  402e00:	bl	4026c0 <strcmp@plt>
  402e04:	cbnz	w0, 403f18 <ferror@plt+0x1558>
  402e08:	mov	w8, #0x6                   	// #6
  402e0c:	b	402ed0 <ferror@plt+0x510>
  402e10:	adrp	x8, 419000 <ferror@plt+0x16640>
  402e14:	ldr	x28, [x8, #904]
  402e18:	adrp	x1, 407000 <ferror@plt+0x4640>
  402e1c:	mov	w2, #0x5                   	// #5
  402e20:	mov	x0, xzr
  402e24:	add	x1, x1, #0xcdc
  402e28:	bl	402880 <dcgettext@plt>
  402e2c:	mov	x1, x0
  402e30:	mov	x0, x28
  402e34:	bl	405acc <ferror@plt+0x310c>
  402e38:	str	w0, [sp, #72]
  402e3c:	b	402ce8 <ferror@plt+0x328>
  402e40:	ldrb	w8, [sp, #120]
  402e44:	mov	w9, #0x41                  	// #65
  402e48:	orr	w8, w8, w9
  402e4c:	strb	w8, [sp, #120]
  402e50:	b	402ce8 <ferror@plt+0x328>
  402e54:	ldrb	w8, [sp, #120]
  402e58:	orr	w8, w8, #0x10
  402e5c:	strb	w8, [sp, #120]
  402e60:	b	402ce8 <ferror@plt+0x328>
  402e64:	ldrb	w8, [sp, #120]
  402e68:	orr	w8, w8, #0x40
  402e6c:	strb	w8, [sp, #120]
  402e70:	b	402ce8 <ferror@plt+0x328>
  402e74:	ldrb	w8, [sp, #120]
  402e78:	orr	w8, w8, #0x20
  402e7c:	strb	w8, [sp, #120]
  402e80:	b	402ce8 <ferror@plt+0x328>
  402e84:	ldrb	w8, [sp, #120]
  402e88:	orr	w8, w8, #0x8
  402e8c:	strb	w8, [sp, #120]
  402e90:	b	402ce8 <ferror@plt+0x328>
  402e94:	adrp	x8, 419000 <ferror@plt+0x16640>
  402e98:	ldr	x8, [x8, #904]
  402e9c:	str	x8, [sp, #32]
  402ea0:	b	402ce8 <ferror@plt+0x328>
  402ea4:	mov	w8, wzr
  402ea8:	b	402ed0 <ferror@plt+0x510>
  402eac:	mov	w8, #0x1                   	// #1
  402eb0:	b	402ed0 <ferror@plt+0x510>
  402eb4:	mov	w8, #0x2                   	// #2
  402eb8:	b	402ed0 <ferror@plt+0x510>
  402ebc:	mov	w8, #0x3                   	// #3
  402ec0:	b	402ed0 <ferror@plt+0x510>
  402ec4:	mov	w8, #0x4                   	// #4
  402ec8:	b	402ed0 <ferror@plt+0x510>
  402ecc:	mov	w8, #0x5                   	// #5
  402ed0:	add	x9, sp, #0x28
  402ed4:	add	x9, x9, w8, uxtw #2
  402ed8:	mov	w10, #0x1                   	// #1
  402edc:	str	w10, [x9, #48]
  402ee0:	ldr	w9, [sp, #116]
  402ee4:	cmp	w8, #0x1
  402ee8:	add	w8, w9, #0x1
  402eec:	str	w8, [sp, #116]
  402ef0:	ldr	w8, [x29, #8]
  402ef4:	csinc	w8, w8, wzr, ne  // ne = any
  402ef8:	str	w8, [x29, #8]
  402efc:	b	402ce8 <ferror@plt+0x328>
  402f00:	str	xzr, [sp, #32]
  402f04:	str	wzr, [x29, #8]
  402f08:	ldr	w8, [sp, #116]
  402f0c:	cbnz	w8, 402f28 <ferror@plt+0x568>
  402f10:	movi	v0.4s, #0x1
  402f14:	movi	v1.2s, #0x1
  402f18:	mov	w8, #0x1                   	// #1
  402f1c:	stur	q0, [sp, #88]
  402f20:	str	d1, [sp, #104]
  402f24:	str	w8, [sp, #112]
  402f28:	adrp	x8, 419000 <ferror@plt+0x16640>
  402f2c:	ldrsw	x8, [x8, #912]
  402f30:	adrp	x22, 419000 <ferror@plt+0x16640>
  402f34:	cmp	w8, w20
  402f38:	b.ge	402fc0 <ferror@plt+0x600>  // b.tcont
  402f3c:	ldr	w9, [sp, #72]
  402f40:	cbnz	w9, 403f5c <ferror@plt+0x159c>
  402f44:	ldr	x20, [x25, x8, lsl #3]
  402f48:	adrp	x1, 407000 <ferror@plt+0x4640>
  402f4c:	add	x1, x1, #0xd7f
  402f50:	mov	w2, #0x5                   	// #5
  402f54:	mov	x0, xzr
  402f58:	bl	402880 <dcgettext@plt>
  402f5c:	mov	x1, x0
  402f60:	mov	x0, x20
  402f64:	bl	405d48 <ferror@plt+0x3388>
  402f68:	ldrb	w8, [sp, #120]
  402f6c:	ldr	x9, [x22, #952]
  402f70:	adrp	x20, 419000 <ferror@plt+0x16640>
  402f74:	adrp	x3, 419000 <ferror@plt+0x16640>
  402f78:	lsr	w10, w8, #1
  402f7c:	and	w10, w10, #0x4
  402f80:	and	w8, w8, #0xfffffffb
  402f84:	orr	w8, w10, w8
  402f88:	eor	w8, w8, #0x4
  402f8c:	add	x20, x20, #0x3b0
  402f90:	add	x3, x3, #0x3b8
  402f94:	str	x0, [sp, #80]
  402f98:	strb	w8, [sp, #120]
  402f9c:	cbnz	x9, 402fd8 <ferror@plt+0x618>
  402fa0:	adrp	x8, 407000 <ferror@plt+0x4640>
  402fa4:	ldr	q0, [x8, #1856]
  402fa8:	mov	w8, #0x4                   	// #4
  402fac:	str	x8, [x3]
  402fb0:	stur	q0, [x3, #40]
  402fb4:	ldr	x0, [sp, #32]
  402fb8:	cbnz	x0, 402fe0 <ferror@plt+0x620>
  402fbc:	b	402ff8 <ferror@plt+0x638>
  402fc0:	ldr	x8, [x22, #952]
  402fc4:	adrp	x20, 419000 <ferror@plt+0x16640>
  402fc8:	adrp	x3, 419000 <ferror@plt+0x16640>
  402fcc:	add	x20, x20, #0x3b0
  402fd0:	add	x3, x3, #0x3b8
  402fd4:	cbz	x8, 40308c <ferror@plt+0x6cc>
  402fd8:	ldr	x0, [sp, #32]
  402fdc:	cbz	x0, 402ff8 <ferror@plt+0x638>
  402fe0:	adrp	x4, 404000 <ferror@plt+0x1640>
  402fe4:	add	x1, x3, #0x28
  402fe8:	add	x4, x4, #0x3e0
  402fec:	mov	w2, #0x16                  	// #22
  402ff0:	bl	4064dc <ferror@plt+0x3b1c>
  402ff4:	tbnz	w0, #31, 403084 <ferror@plt+0x6c4>
  402ff8:	mov	w0, wzr
  402ffc:	bl	402980 <scols_init_debug@plt>
  403000:	bl	405144 <ferror@plt+0x2784>
  403004:	adrp	x25, 419000 <ferror@plt+0x16640>
  403008:	str	x0, [x25, #960]
  40300c:	cbz	x0, 403f40 <ferror@plt+0x1580>
  403010:	ldr	x8, [x22, #952]
  403014:	adrp	x26, 419000 <ferror@plt+0x16640>
  403018:	cbz	x8, 4030f8 <ferror@plt+0x738>
  40301c:	mov	x9, xzr
  403020:	add	x10, x20, x9, lsl #2
  403024:	ldr	w10, [x10, #48]
  403028:	cmp	w10, #0x9
  40302c:	b.eq	403044 <ferror@plt+0x684>  // b.none
  403030:	add	x9, x9, #0x1
  403034:	cmp	x8, x9
  403038:	b.ne	403020 <ferror@plt+0x660>  // b.any
  40303c:	cbnz	x8, 403060 <ferror@plt+0x6a0>
  403040:	b	4030f8 <ferror@plt+0x738>
  403044:	mov	w0, #0x10                  	// #16
  403048:	mov	w1, #0x3                   	// #3
  40304c:	mov	w2, wzr
  403050:	bl	4027e0 <socket@plt>
  403054:	ldr	x8, [x22, #952]
  403058:	str	w0, [x26, #880]
  40305c:	cbz	x8, 4030f8 <ferror@plt+0x738>
  403060:	adrp	x9, 419000 <ferror@plt+0x16640>
  403064:	add	x9, x9, #0x3e0
  403068:	ldr	w10, [x9]
  40306c:	cmp	w10, #0xa
  403070:	b.eq	4030e4 <ferror@plt+0x724>  // b.none
  403074:	subs	x8, x8, #0x1
  403078:	add	x9, x9, #0x4
  40307c:	b.ne	403068 <ferror@plt+0x6a8>  // b.any
  403080:	b	4030f8 <ferror@plt+0x738>
  403084:	mov	w0, #0x1                   	// #1
  403088:	b	403cb8 <ferror@plt+0x12f8>
  40308c:	adrp	x8, 407000 <ferror@plt+0x4640>
  403090:	mov	w9, #0x8                   	// #8
  403094:	ldr	q0, [x8, #1840]
  403098:	str	w9, [x3, #56]
  40309c:	ldr	w9, [x29, #8]
  4030a0:	mov	w8, #0x5                   	// #5
  4030a4:	str	x8, [x3]
  4030a8:	stur	q0, [x3, #40]
  4030ac:	cbz	w9, 4030c4 <ferror@plt+0x704>
  4030b0:	adrp	x8, 407000 <ferror@plt+0x4640>
  4030b4:	ldr	d0, [x8, #1880]
  4030b8:	mov	w8, #0x7                   	// #7
  4030bc:	str	x8, [x3]
  4030c0:	stur	d0, [x3, #60]
  4030c4:	add	x9, x8, #0x1
  4030c8:	add	x8, x20, x8, lsl #2
  4030cc:	mov	w10, #0x6                   	// #6
  4030d0:	str	x9, [x20, #8]
  4030d4:	str	w10, [x8, #48]
  4030d8:	ldr	x0, [sp, #32]
  4030dc:	cbnz	x0, 402fe0 <ferror@plt+0x620>
  4030e0:	b	402ff8 <ferror@plt+0x638>
  4030e4:	adrp	x0, 407000 <ferror@plt+0x4640>
  4030e8:	add	x0, x0, #0xdb7
  4030ec:	bl	4023b0 <mnt_new_table_from_file@plt>
  4030f0:	str	x0, [sp, #128]
  4030f4:	cbz	x0, 403f7c <ferror@plt+0x15bc>
  4030f8:	ldrb	w8, [x19, #944]
  4030fc:	tbnz	w8, #2, 403624 <ferror@plt+0xc64>
  403100:	bl	407388 <ferror@plt+0x49c8>
  403104:	mov	x28, x0
  403108:	cbz	x0, 40366c <ferror@plt+0xcac>
  40310c:	add	x1, sp, #0x8c
  403110:	mov	x0, x28
  403114:	bl	40744c <ferror@plt+0x4a8c>
  403118:	cbz	w0, 403124 <ferror@plt+0x764>
  40311c:	mov	w22, wzr
  403120:	b	403678 <ferror@plt+0xcb8>
  403124:	adrp	x20, 408000 <ferror@plt+0x5640>
  403128:	adrp	x27, 419000 <ferror@plt+0x16640>
  40312c:	add	x20, x20, #0x391
  403130:	add	x27, x27, #0x3c8
  403134:	str	x28, [sp, #16]
  403138:	b	40314c <ferror@plt+0x78c>
  40313c:	add	x1, sp, #0x8c
  403140:	mov	x0, x28
  403144:	bl	40744c <ferror@plt+0x4a8c>
  403148:	cbnz	w0, 40311c <ferror@plt+0x75c>
  40314c:	ldrb	w8, [x19, #944]
  403150:	ldr	w23, [sp, #140]
  403154:	tbnz	w8, #2, 403544 <ferror@plt+0xb84>
  403158:	add	x0, sp, #0x110
  40315c:	mov	w1, #0x2000                	// #8192
  403160:	mov	x2, x20
  403164:	mov	w3, w23
  403168:	bl	4024a0 <snprintf@plt>
  40316c:	add	x0, sp, #0x110
  403170:	bl	402440 <opendir@plt>
  403174:	cbz	x0, 40329c <ferror@plt+0x8dc>
  403178:	mov	x23, x0
  40317c:	mov	w0, #0x1                   	// #1
  403180:	mov	w1, #0xe8                  	// #232
  403184:	bl	4025d0 <calloc@plt>
  403188:	cbz	x0, 403ef0 <ferror@plt+0x1530>
  40318c:	mov	w8, #0xfffffffe            	// #-2
  403190:	mov	x24, x0
  403194:	str	w8, [x0, #224]
  403198:	mov	x0, x23
  40319c:	bl	402800 <dirfd@plt>
  4031a0:	mov	w1, w0
  4031a4:	add	x2, sp, #0x90
  4031a8:	mov	w0, wzr
  4031ac:	bl	402860 <__fxstat@plt>
  4031b0:	cbnz	w0, 4031c4 <ferror@plt+0x804>
  4031b4:	ldr	w1, [sp, #168]
  4031b8:	ldr	x0, [x25, #960]
  4031bc:	str	w1, [x24, #16]
  4031c0:	bl	405198 <ferror@plt+0x27d8>
  4031c4:	mov	x0, x23
  4031c8:	bl	402800 <dirfd@plt>
  4031cc:	adrp	x1, 408000 <ferror@plt+0x5640>
  4031d0:	add	x1, x1, #0x63f
  4031d4:	mov	w2, wzr
  4031d8:	bl	4028e0 <openat@plt>
  4031dc:	tbnz	w0, #31, 403280 <ferror@plt+0x8c0>
  4031e0:	adrp	x1, 407000 <ferror@plt+0x4640>
  4031e4:	add	x1, x1, #0xe8d
  4031e8:	bl	402590 <fdopen@plt>
  4031ec:	cbz	x0, 403280 <ferror@plt+0x8c0>
  4031f0:	mov	x3, x0
  4031f4:	sub	x0, x29, #0x90
  4031f8:	sub	x1, x29, #0xa0
  4031fc:	mov	w2, #0xa                   	// #10
  403200:	stur	xzr, [x29, #-144]
  403204:	stur	xzr, [x29, #-160]
  403208:	str	x3, [sp, #32]
  40320c:	bl	402950 <__getdelim@plt>
  403210:	tbnz	x0, #63, 4032c4 <ferror@plt+0x904>
  403214:	ldur	x22, [x29, #-144]
  403218:	mov	w1, #0x29                  	// #41
  40321c:	mov	x0, x22
  403220:	bl	402660 <strrchr@plt>
  403224:	cbz	x0, 4032ac <ferror@plt+0x8ec>
  403228:	adrp	x1, 408000 <ferror@plt+0x5640>
  40322c:	mov	x26, x0
  403230:	mov	x0, x22
  403234:	add	x1, x1, #0x3bf
  403238:	mov	x2, x24
  40323c:	bl	402890 <__isoc99_sscanf@plt>
  403240:	cmp	w0, #0x1
  403244:	b.ne	4032ac <ferror@plt+0x8ec>  // b.any
  403248:	adrp	x1, 408000 <ferror@plt+0x5640>
  40324c:	add	x2, x24, #0xc
  403250:	add	x3, x24, #0x4
  403254:	mov	x0, x26
  403258:	add	x1, x1, #0x3c4
  40325c:	bl	402890 <__isoc99_sscanf@plt>
  403260:	cmp	w0, #0x2
  403264:	mov	w8, #0xffffffea            	// #-22
  403268:	csel	w22, wzr, w8, eq  // eq = none
  40326c:	adrp	x26, 419000 <ferror@plt+0x16640>
  403270:	ldur	x0, [x29, #-144]
  403274:	bl	402720 <free@plt>
  403278:	tbz	w22, #31, 4032dc <ferror@plt+0x91c>
  40327c:	b	40359c <ferror@plt+0xbdc>
  403280:	bl	402910 <__errno_location@plt>
  403284:	ldr	w8, [x0]
  403288:	neg	w22, w8
  40328c:	mov	x0, x23
  403290:	bl	402630 <closedir@plt>
  403294:	cbnz	w22, 4035b0 <ferror@plt+0xbf0>
  403298:	b	40313c <ferror@plt+0x77c>
  40329c:	bl	402910 <__errno_location@plt>
  4032a0:	ldr	w8, [x0]
  4032a4:	neg	w22, w8
  4032a8:	b	4035b8 <ferror@plt+0xbf8>
  4032ac:	mov	w22, #0xffffffea            	// #-22
  4032b0:	adrp	x26, 419000 <ferror@plt+0x16640>
  4032b4:	ldur	x0, [x29, #-144]
  4032b8:	bl	402720 <free@plt>
  4032bc:	tbz	w22, #31, 4032dc <ferror@plt+0x91c>
  4032c0:	b	40359c <ferror@plt+0xbdc>
  4032c4:	bl	402910 <__errno_location@plt>
  4032c8:	ldr	w8, [x0]
  4032cc:	neg	w22, w8
  4032d0:	ldur	x0, [x29, #-144]
  4032d4:	bl	402720 <free@plt>
  4032d8:	tbnz	w22, #31, 40359c <ferror@plt+0xbdc>
  4032dc:	mov	x28, xzr
  4032e0:	add	x20, x24, #0x50
  4032e4:	add	x8, x24, #0x18
  4032e8:	add	x25, sp, #0x28
  4032ec:	str	x8, [x29, #8]
  4032f0:	b	40330c <ferror@plt+0x94c>
  4032f4:	ldur	w25, [x8, #-8]
  4032f8:	str	w25, [x24, #224]
  4032fc:	add	x25, sp, #0x28
  403300:	add	x28, x28, #0x1
  403304:	cmp	x28, #0x7
  403308:	b.eq	40351c <ferror@plt+0xb5c>  // b.none
  40330c:	add	x8, x25, x28, lsl #2
  403310:	ldr	w8, [x8, #48]
  403314:	add	x9, x20, x28, lsl #4
  403318:	stp	x9, x9, [x9]
  40331c:	cbz	w8, 403300 <ferror@plt+0x940>
  403320:	mov	x0, x23
  403324:	bl	402800 <dirfd@plt>
  403328:	adrp	x8, 407000 <ferror@plt+0x4640>
  40332c:	add	x8, x8, #0xa80
  403330:	ldr	x3, [x8, x28, lsl #3]
  403334:	adrp	x2, 408000 <ferror@plt+0x5640>
  403338:	mov	w22, w0
  40333c:	sub	x0, x29, #0xa0
  403340:	mov	w1, #0x10                  	// #16
  403344:	add	x2, x2, #0x561
  403348:	bl	4024a0 <snprintf@plt>
  40334c:	sub	x2, x29, #0xa0
  403350:	sub	x3, x29, #0x90
  403354:	mov	w0, wzr
  403358:	mov	w1, w22
  40335c:	mov	w4, wzr
  403360:	bl	4029b0 <__fxstatat@plt>
  403364:	cbz	w0, 4033a0 <ferror@plt+0x9e0>
  403368:	bl	402910 <__errno_location@plt>
  40336c:	ldr	w8, [x0]
  403370:	mov	w9, #0xd                   	// #13
  403374:	sub	w9, w9, w8
  403378:	cmp	w9, #0xd
  40337c:	b.hi	403588 <ferror@plt+0xbc8>  // b.pmore
  403380:	mov	w10, #0x1                   	// #1
  403384:	lsl	w9, w10, w9
  403388:	mov	w10, #0x2801                	// #10241
  40338c:	tst	w9, w10
  403390:	b.eq	403588 <ferror@plt+0xbc8>  // b.none
  403394:	cmp	x28, #0x1
  403398:	b.ne	403300 <ferror@plt+0x940>  // b.any
  40339c:	b	4033b4 <ferror@plt+0x9f4>
  4033a0:	ldur	x8, [x29, #-136]
  4033a4:	ldr	x9, [x29, #8]
  4033a8:	str	x8, [x9, x28, lsl #3]
  4033ac:	cmp	x28, #0x1
  4033b0:	b.ne	403300 <ferror@plt+0x940>  // b.any
  4033b4:	mov	x0, x23
  4033b8:	bl	402800 <dirfd@plt>
  4033bc:	ldr	x9, [x29, #8]
  4033c0:	ldr	x8, [x27]
  4033c4:	ldr	x22, [x9, x28, lsl #3]
  4033c8:	cmp	x8, x27
  4033cc:	b.eq	4033e8 <ferror@plt+0xa28>  // b.none
  4033d0:	ldur	x9, [x8, #-16]
  4033d4:	cmp	x9, x22
  4033d8:	b.eq	4032f4 <ferror@plt+0x934>  // b.none
  4033dc:	ldr	x8, [x8]
  4033e0:	cmp	x8, x27
  4033e4:	b.ne	4033d0 <ferror@plt+0xa10>  // b.any
  4033e8:	ldr	w8, [x26, #880]
  4033ec:	tbnz	w8, #31, 4034d8 <ferror@plt+0xb18>
  4033f0:	adrp	x1, 408000 <ferror@plt+0x5640>
  4033f4:	add	x1, x1, #0x3d1
  4033f8:	mov	w2, wzr
  4033fc:	bl	4028e0 <openat@plt>
  403400:	tbnz	w0, #31, 4034e0 <ferror@plt+0xb20>
  403404:	mov	x8, #0x1c                  	// #28
  403408:	movk	x8, #0x5a, lsl #32
  40340c:	adrp	x25, 419000 <ferror@plt+0x16640>
  403410:	mov	w26, w0
  403414:	movk	x8, #0x1, lsl #48
  403418:	ldr	w0, [x25, #880]
  40341c:	stur	x8, [x29, #-144]
  403420:	sub	x8, x29, #0x90
  403424:	strb	wzr, [x8, #16]
  403428:	mov	w8, #0x8                   	// #8
  40342c:	movk	w8, #0x3, lsl #16
  403430:	sub	x1, x29, #0x90
  403434:	mov	w2, #0x1c                  	// #28
  403438:	mov	w3, wzr
  40343c:	stp	w8, w26, [x29, #-124]
  403440:	bl	402790 <send@plt>
  403444:	tbnz	x0, #63, 4034c8 <ferror@plt+0xb08>
  403448:	ldr	w0, [x25, #880]
  40344c:	sub	x1, x29, #0x90
  403450:	mov	w2, #0x2c                  	// #44
  403454:	mov	w3, wzr
  403458:	bl	402670 <recv@plt>
  40345c:	tbnz	x0, #63, 4034c8 <ferror@plt+0xb08>
  403460:	cmp	x0, #0x10
  403464:	b.cc	4034c8 <ferror@plt+0xb08>  // b.lo, b.ul, b.last
  403468:	sub	x8, x29, #0x90
  40346c:	ldrh	w8, [x8, #4]
  403470:	cmp	w8, #0x58
  403474:	b.ne	4034c8 <ferror@plt+0xb08>  // b.any
  403478:	ldur	w8, [x29, #-144]
  40347c:	cmp	w8, #0x10
  403480:	b.cc	4034c8 <ferror@plt+0xb08>  // b.lo, b.ul, b.last
  403484:	cmp	x0, x8
  403488:	b.cc	4034c8 <ferror@plt+0xb08>  // b.lo, b.ul, b.last
  40348c:	sub	w8, w8, #0x14
  403490:	cmp	w8, #0x4
  403494:	b.lt	4034c8 <ferror@plt+0xb08>  // b.tstop
  403498:	sub	x9, x29, #0x90
  40349c:	ldrh	w9, [x9, #22]
  4034a0:	cmp	w9, #0x1
  4034a4:	b.ne	4034c8 <ferror@plt+0xb08>  // b.any
  4034a8:	sub	x9, x29, #0x90
  4034ac:	ldrh	w9, [x9, #20]
  4034b0:	cmp	w9, #0x4
  4034b4:	b.cc	4034c8 <ferror@plt+0xb08>  // b.lo, b.ul, b.last
  4034b8:	cmp	w8, w9
  4034bc:	b.lt	4034c8 <ferror@plt+0xb08>  // b.tstop
  4034c0:	ldur	w25, [x29, #-120]
  4034c4:	b	4034cc <ferror@plt+0xb0c>
  4034c8:	mov	w25, #0xfffffffe            	// #-2
  4034cc:	mov	w0, w26
  4034d0:	bl	402650 <close@plt>
  4034d4:	b	4034e4 <ferror@plt+0xb24>
  4034d8:	mov	w25, #0xfffffffe            	// #-2
  4034dc:	b	4034e8 <ferror@plt+0xb28>
  4034e0:	mov	w25, #0xfffffffe            	// #-2
  4034e4:	adrp	x26, 419000 <ferror@plt+0x16640>
  4034e8:	mov	w0, #0x1                   	// #1
  4034ec:	mov	w1, #0x20                  	// #32
  4034f0:	bl	4025d0 <calloc@plt>
  4034f4:	cbz	x0, 403f04 <ferror@plt+0x1544>
  4034f8:	ldr	x8, [x27]
  4034fc:	add	x9, x0, #0x10
  403500:	str	x22, [x0]
  403504:	str	w25, [x0, #8]
  403508:	str	x9, [x8, #8]
  40350c:	stp	x8, x27, [x0, #16]
  403510:	adrp	x8, 419000 <ferror@plt+0x16640>
  403514:	str	x9, [x8, #968]
  403518:	b	4032f8 <ferror@plt+0x938>
  40351c:	ldrb	w8, [x19, #944]
  403520:	add	x20, x24, #0xc0
  403524:	stp	x20, x20, [x24, #192]
  403528:	tbnz	w8, #2, 4035dc <ferror@plt+0xc1c>
  40352c:	ldr	x8, [sp, #48]
  403530:	mov	w22, wzr
  403534:	str	x20, [sp, #48]
  403538:	stp	x25, x8, [x24, #192]
  40353c:	str	x20, [x8]
  403540:	b	40358c <ferror@plt+0xbcc>
  403544:	adrp	x8, 419000 <ferror@plt+0x16640>
  403548:	ldr	x22, [x8, #896]
  40354c:	bl	4024f0 <getpid@plt>
  403550:	adrp	x1, 408000 <ferror@plt+0x5640>
  403554:	adrp	x3, 407000 <ferror@plt+0x4640>
  403558:	adrp	x4, 408000 <ferror@plt+0x5640>
  40355c:	mov	w2, w0
  403560:	mov	x0, x22
  403564:	add	x1, x1, #0x357
  403568:	add	x3, x3, #0xe48
  40356c:	add	x4, x4, #0x365
  403570:	bl	402960 <fprintf@plt>
  403574:	adrp	x0, 408000 <ferror@plt+0x5640>
  403578:	add	x0, x0, #0x386
  40357c:	mov	w1, w23
  403580:	bl	404760 <ferror@plt+0x1da0>
  403584:	b	403158 <ferror@plt+0x798>
  403588:	neg	w22, w8
  40358c:	ldr	x28, [sp, #16]
  403590:	adrp	x20, 408000 <ferror@plt+0x5640>
  403594:	adrp	x25, 419000 <ferror@plt+0x16640>
  403598:	add	x20, x20, #0x391
  40359c:	ldr	x0, [sp, #32]
  4035a0:	bl	4024e0 <fclose@plt>
  4035a4:	mov	x0, x23
  4035a8:	bl	402630 <closedir@plt>
  4035ac:	cbz	w22, 40313c <ferror@plt+0x77c>
  4035b0:	mov	x0, x24
  4035b4:	bl	402720 <free@plt>
  4035b8:	add	w8, w22, #0xd
  4035bc:	cmp	w8, #0xd
  4035c0:	b.hi	403678 <ferror@plt+0xcb8>  // b.pmore
  4035c4:	mov	w9, #0x1                   	// #1
  4035c8:	lsl	w8, w9, w8
  4035cc:	mov	w9, #0x2801                	// #10241
  4035d0:	tst	w8, w9
  4035d4:	b.ne	40313c <ferror@plt+0x77c>  // b.any
  4035d8:	b	403678 <ferror@plt+0xcb8>
  4035dc:	adrp	x8, 419000 <ferror@plt+0x16640>
  4035e0:	ldr	x22, [x8, #896]
  4035e4:	bl	4024f0 <getpid@plt>
  4035e8:	adrp	x1, 408000 <ferror@plt+0x5640>
  4035ec:	adrp	x3, 407000 <ferror@plt+0x4640>
  4035f0:	adrp	x4, 408000 <ferror@plt+0x5640>
  4035f4:	mov	w2, w0
  4035f8:	mov	x0, x22
  4035fc:	add	x1, x1, #0x357
  403600:	add	x3, x3, #0xe48
  403604:	add	x4, x4, #0x365
  403608:	bl	402960 <fprintf@plt>
  40360c:	ldr	w2, [x24]
  403610:	adrp	x1, 408000 <ferror@plt+0x5640>
  403614:	mov	x0, x24
  403618:	add	x1, x1, #0x39a
  40361c:	bl	4047f0 <ferror@plt+0x1e30>
  403620:	b	40352c <ferror@plt+0xb6c>
  403624:	adrp	x8, 419000 <ferror@plt+0x16640>
  403628:	ldr	x20, [x8, #896]
  40362c:	bl	4024f0 <getpid@plt>
  403630:	adrp	x1, 408000 <ferror@plt+0x5640>
  403634:	adrp	x3, 407000 <ferror@plt+0x4640>
  403638:	adrp	x4, 408000 <ferror@plt+0x5640>
  40363c:	mov	w2, w0
  403640:	add	x1, x1, #0x357
  403644:	add	x3, x3, #0xe48
  403648:	add	x4, x4, #0x365
  40364c:	mov	x0, x20
  403650:	bl	402960 <fprintf@plt>
  403654:	adrp	x0, 408000 <ferror@plt+0x5640>
  403658:	add	x0, x0, #0x36a
  40365c:	bl	404760 <ferror@plt+0x1da0>
  403660:	bl	407388 <ferror@plt+0x49c8>
  403664:	mov	x28, x0
  403668:	cbnz	x0, 40310c <ferror@plt+0x74c>
  40366c:	bl	402910 <__errno_location@plt>
  403670:	ldr	w8, [x0]
  403674:	neg	w22, w8
  403678:	ldrb	w8, [x19, #944]
  40367c:	tbnz	w8, #2, 4038a0 <ferror@plt+0xee0>
  403680:	mov	x0, x28
  403684:	bl	4073e8 <ferror@plt+0x4a28>
  403688:	cbnz	w22, 403c94 <ferror@plt+0x12d4>
  40368c:	ldrb	w8, [x19, #944]
  403690:	tbnz	w8, #3, 4038ec <ferror@plt+0xf2c>
  403694:	ldr	x23, [sp, #40]
  403698:	add	x22, sp, #0x28
  40369c:	cmp	x23, x22
  4036a0:	b.eq	403938 <ferror@plt+0xf78>  // b.none
  4036a4:	adrp	x27, 419000 <ferror@plt+0x16640>
  4036a8:	b	4036b8 <ferror@plt+0xcf8>
  4036ac:	ldr	x23, [x23]
  4036b0:	cmp	x23, x22
  4036b4:	b.eq	403938 <ferror@plt+0xf78>  // b.none
  4036b8:	mov	x20, xzr
  4036bc:	sub	x24, x23, #0xc0
  4036c0:	sub	x28, x23, #0xa8
  4036c4:	b	4036d8 <ferror@plt+0xd18>
  4036c8:	str	x24, [x25, #24]
  4036cc:	add	x20, x20, #0x1
  4036d0:	cmp	x20, #0x7
  4036d4:	b.eq	4036ac <ferror@plt+0xcec>  // b.none
  4036d8:	ldr	x26, [x28, x20, lsl #3]
  4036dc:	cbz	x26, 4036cc <ferror@plt+0xd0c>
  4036e0:	mov	x8, x21
  4036e4:	ldr	x8, [x8]
  4036e8:	cmp	x8, x21
  4036ec:	b.eq	403754 <ferror@plt+0xd94>  // b.none
  4036f0:	mov	x25, x8
  4036f4:	ldr	x9, [x25, #-32]!
  4036f8:	cmp	x9, x26
  4036fc:	b.ne	4036e4 <ferror@plt+0xd24>  // b.any
  403700:	ldrb	w8, [x19, #944]
  403704:	tbnz	w8, #3, 40379c <ferror@plt+0xddc>
  403708:	ldr	x8, [sp, #40]
  40370c:	cmp	x8, x22
  403710:	b.eq	403800 <ferror@plt+0xe40>  // b.none
  403714:	ldr	w9, [x24, #4]
  403718:	b	40372c <ferror@plt+0xd6c>
  40371c:	str	x10, [x23, #24]
  403720:	ldr	x8, [x8]
  403724:	cmp	x8, x22
  403728:	b.eq	403800 <ferror@plt+0xe40>  // b.none
  40372c:	mov	x10, x8
  403730:	ldr	w11, [x10, #-192]!
  403734:	cmp	w11, w9
  403738:	b.eq	40371c <ferror@plt+0xd5c>  // b.none
  40373c:	ldr	w10, [x10, #4]
  403740:	ldr	w11, [x24]
  403744:	cmp	w10, w11
  403748:	b.ne	403720 <ferror@plt+0xd60>  // b.any
  40374c:	str	x24, [x8, #24]
  403750:	b	403720 <ferror@plt+0xd60>
  403754:	mov	w0, #0x1                   	// #1
  403758:	mov	w1, #0x40                  	// #64
  40375c:	bl	4025d0 <calloc@plt>
  403760:	cbz	x0, 403cf8 <ferror@plt+0x1338>
  403764:	ldrb	w8, [x19, #944]
  403768:	mov	x25, x0
  40376c:	tbnz	w8, #3, 403848 <ferror@plt+0xe88>
  403770:	ldr	x10, [sp, #64]
  403774:	add	x8, x25, #0x30
  403778:	add	x9, x25, #0x20
  40377c:	str	w20, [x25, #8]
  403780:	str	x26, [x25]
  403784:	stp	x8, x8, [x25, #48]
  403788:	str	x9, [sp, #64]
  40378c:	stp	x21, x10, [x25, #32]
  403790:	str	x9, [x10]
  403794:	ldrb	w8, [x19, #944]
  403798:	tbz	w8, #3, 403708 <ferror@plt+0xd48>
  40379c:	ldr	x26, [x27, #896]
  4037a0:	bl	4024f0 <getpid@plt>
  4037a4:	adrp	x1, 408000 <ferror@plt+0x5640>
  4037a8:	adrp	x3, 407000 <ferror@plt+0x4640>
  4037ac:	adrp	x4, 408000 <ferror@plt+0x5640>
  4037b0:	mov	w2, w0
  4037b4:	mov	x0, x26
  4037b8:	add	x1, x1, #0x357
  4037bc:	add	x3, x3, #0xe48
  4037c0:	add	x4, x4, #0x198
  4037c4:	bl	402960 <fprintf@plt>
  4037c8:	ldrsw	x8, [x25, #8]
  4037cc:	adrp	x9, 407000 <ferror@plt+0x4640>
  4037d0:	add	x9, x9, #0xa80
  4037d4:	ldr	w3, [x24]
  4037d8:	ldr	x4, [x9, x8, lsl #3]
  4037dc:	ldr	x5, [x25]
  4037e0:	adrp	x1, 408000 <ferror@plt+0x5640>
  4037e4:	mov	x0, x25
  4037e8:	add	x1, x1, #0x3fd
  4037ec:	mov	x2, x24
  4037f0:	bl	4047f0 <ferror@plt+0x1e30>
  4037f4:	ldr	x8, [sp, #40]
  4037f8:	cmp	x8, x22
  4037fc:	b.ne	403714 <ferror@plt+0xd54>  // b.any
  403800:	ldrsw	x8, [x25, #8]
  403804:	ldr	x10, [x25, #56]
  403808:	add	x9, x25, #0x30
  40380c:	add	x8, x24, x8, lsl #4
  403810:	add	x11, x8, #0x50
  403814:	str	x11, [x25, #56]
  403818:	stp	x9, x10, [x8, #80]
  40381c:	str	x11, [x10]
  403820:	ldr	w9, [x25, #12]
  403824:	ldr	x8, [x25, #24]
  403828:	add	w9, w9, #0x1
  40382c:	str	w9, [x25, #12]
  403830:	cbz	x8, 4036c8 <ferror@plt+0xd08>
  403834:	ldr	w8, [x8]
  403838:	ldr	w9, [x24]
  40383c:	cmp	w8, w9
  403840:	b.gt	4036c8 <ferror@plt+0xd08>
  403844:	b	4036cc <ferror@plt+0xd0c>
  403848:	ldr	x19, [x27, #896]
  40384c:	bl	4024f0 <getpid@plt>
  403850:	adrp	x1, 408000 <ferror@plt+0x5640>
  403854:	adrp	x3, 407000 <ferror@plt+0x4640>
  403858:	adrp	x4, 408000 <ferror@plt+0x5640>
  40385c:	mov	w2, w0
  403860:	mov	x0, x19
  403864:	add	x1, x1, #0x357
  403868:	add	x3, x3, #0xe48
  40386c:	add	x4, x4, #0x198
  403870:	adrp	x19, 419000 <ferror@plt+0x16640>
  403874:	bl	402960 <fprintf@plt>
  403878:	adrp	x9, 407000 <ferror@plt+0x4640>
  40387c:	sbfiz	x8, x20, #3, #32
  403880:	add	x9, x9, #0xa80
  403884:	ldr	x2, [x9, x8]
  403888:	adrp	x1, 408000 <ferror@plt+0x5640>
  40388c:	mov	x0, x25
  403890:	add	x1, x1, #0x3f1
  403894:	mov	x3, x26
  403898:	bl	4047f0 <ferror@plt+0x1e30>
  40389c:	b	403770 <ferror@plt+0xdb0>
  4038a0:	adrp	x8, 419000 <ferror@plt+0x16640>
  4038a4:	ldr	x20, [x8, #896]
  4038a8:	bl	4024f0 <getpid@plt>
  4038ac:	adrp	x1, 408000 <ferror@plt+0x5640>
  4038b0:	adrp	x3, 407000 <ferror@plt+0x4640>
  4038b4:	adrp	x4, 408000 <ferror@plt+0x5640>
  4038b8:	mov	w2, w0
  4038bc:	add	x1, x1, #0x357
  4038c0:	add	x3, x3, #0xe48
  4038c4:	add	x4, x4, #0x365
  4038c8:	mov	x0, x20
  4038cc:	bl	402960 <fprintf@plt>
  4038d0:	adrp	x0, 408000 <ferror@plt+0x5640>
  4038d4:	add	x0, x0, #0x378
  4038d8:	bl	404760 <ferror@plt+0x1da0>
  4038dc:	mov	x0, x28
  4038e0:	bl	4073e8 <ferror@plt+0x4a28>
  4038e4:	cbnz	w22, 403c94 <ferror@plt+0x12d4>
  4038e8:	b	40368c <ferror@plt+0xccc>
  4038ec:	adrp	x8, 419000 <ferror@plt+0x16640>
  4038f0:	ldr	x20, [x8, #896]
  4038f4:	bl	4024f0 <getpid@plt>
  4038f8:	adrp	x1, 408000 <ferror@plt+0x5640>
  4038fc:	adrp	x3, 407000 <ferror@plt+0x4640>
  403900:	adrp	x4, 408000 <ferror@plt+0x5640>
  403904:	mov	w2, w0
  403908:	add	x1, x1, #0x357
  40390c:	add	x3, x3, #0xe48
  403910:	add	x4, x4, #0x198
  403914:	mov	x0, x20
  403918:	bl	402960 <fprintf@plt>
  40391c:	adrp	x0, 408000 <ferror@plt+0x5640>
  403920:	add	x0, x0, #0x3df
  403924:	bl	404760 <ferror@plt+0x1da0>
  403928:	ldr	x23, [sp, #40]
  40392c:	add	x22, sp, #0x28
  403930:	cmp	x23, x22
  403934:	b.ne	4036a4 <ferror@plt+0xce4>  // b.any
  403938:	ldr	x8, [sp, #56]
  40393c:	adrp	x26, 419000 <ferror@plt+0x16640>
  403940:	cmp	x8, x21
  403944:	b.eq	403b70 <ferror@plt+0x11b0>  // b.none
  403948:	ldr	x9, [sp, #64]
  40394c:	add	x8, sp, #0x110
  403950:	movi	v0.2d, #0x0
  403954:	stp	q0, q0, [x8, #128]
  403958:	stp	q0, q0, [x8, #96]
  40395c:	stp	q0, q0, [x8, #64]
  403960:	stp	q0, q0, [x8, #32]
  403964:	stp	q0, q0, [x8]
  403968:	str	xzr, [sp, #432]
  40396c:	str	xzr, [x9]
  403970:	ldr	x11, [sp, #56]
  403974:	cbz	x11, 403b2c <ferror@plt+0x116c>
  403978:	mov	x12, xzr
  40397c:	mov	x8, xzr
  403980:	add	x9, sp, #0x110
  403984:	ldr	x10, [x11]
  403988:	mov	x13, xzr
  40398c:	str	xzr, [x11]
  403990:	cbnz	x12, 4039ec <ferror@plt+0x102c>
  403994:	cmp	x13, #0x13
  403998:	cset	w12, hi  // hi = pmore
  40399c:	cmp	x13, x8
  4039a0:	sub	x12, x13, x12
  4039a4:	csel	x13, x12, x13, hi  // hi = pmore
  4039a8:	csel	x8, x12, x8, hi  // hi = pmore
  4039ac:	str	x11, [x9, x13, lsl #3]
  4039b0:	cbz	x10, 403a3c <ferror@plt+0x107c>
  4039b4:	ldr	x12, [sp, #272]
  4039b8:	mov	x11, x10
  4039bc:	ldr	x10, [x11]
  4039c0:	mov	x13, xzr
  4039c4:	str	xzr, [x11]
  4039c8:	cbnz	x12, 4039ec <ferror@plt+0x102c>
  4039cc:	b	403994 <ferror@plt+0xfd4>
  4039d0:	mov	x11, x12
  4039d4:	str	x11, [x14]
  4039d8:	str	xzr, [x9, x13, lsl #3]
  4039dc:	add	x13, x13, #0x1
  4039e0:	ldr	x12, [x9, x13, lsl #3]
  4039e4:	ldur	x11, [x29, #-144]
  4039e8:	cbz	x12, 403994 <ferror@plt+0xfd4>
  4039ec:	sub	x14, x29, #0x90
  4039f0:	cbz	x11, 4039d0 <ferror@plt+0x1010>
  4039f4:	ldur	x15, [x12, #-32]
  4039f8:	ldur	x16, [x11, #-32]
  4039fc:	cmp	x15, x16
  403a00:	b.ls	403a1c <ferror@plt+0x105c>  // b.plast
  403a04:	str	x11, [x14]
  403a08:	ldr	x15, [x11]
  403a0c:	mov	x14, x11
  403a10:	mov	x11, x15
  403a14:	cbnz	x12, 403a30 <ferror@plt+0x1070>
  403a18:	b	403a34 <ferror@plt+0x1074>
  403a1c:	str	x12, [x14]
  403a20:	ldr	x15, [x12]
  403a24:	mov	x14, x12
  403a28:	mov	x12, x15
  403a2c:	cbz	x12, 403a34 <ferror@plt+0x1074>
  403a30:	cbnz	x11, 4039f4 <ferror@plt+0x1034>
  403a34:	cbnz	x12, 4039d0 <ferror@plt+0x1010>
  403a38:	b	4039d4 <ferror@plt+0x1014>
  403a3c:	cbz	x8, 403b34 <ferror@plt+0x1174>
  403a40:	mov	x9, xzr
  403a44:	mov	x10, xzr
  403a48:	add	x11, sp, #0x110
  403a4c:	b	403a68 <ferror@plt+0x10a8>
  403a50:	mov	x9, x12
  403a54:	str	x9, [x13]
  403a58:	ldur	x9, [x29, #-144]
  403a5c:	add	x10, x10, #0x1
  403a60:	cmp	x10, x8
  403a64:	b.eq	403ac0 <ferror@plt+0x1100>  // b.none
  403a68:	ldr	x12, [x11, x10, lsl #3]
  403a6c:	cbz	x12, 403a5c <ferror@plt+0x109c>
  403a70:	sub	x13, x29, #0x90
  403a74:	cbz	x9, 403a50 <ferror@plt+0x1090>
  403a78:	ldur	x14, [x12, #-32]
  403a7c:	ldur	x15, [x9, #-32]
  403a80:	cmp	x14, x15
  403a84:	b.ls	403aa0 <ferror@plt+0x10e0>  // b.plast
  403a88:	str	x9, [x13]
  403a8c:	ldr	x14, [x9]
  403a90:	mov	x13, x9
  403a94:	mov	x9, x14
  403a98:	cbnz	x12, 403ab4 <ferror@plt+0x10f4>
  403a9c:	b	403ab8 <ferror@plt+0x10f8>
  403aa0:	str	x12, [x13]
  403aa4:	ldr	x14, [x12]
  403aa8:	mov	x13, x12
  403aac:	mov	x12, x14
  403ab0:	cbz	x12, 403ab8 <ferror@plt+0x10f8>
  403ab4:	cbnz	x9, 403a78 <ferror@plt+0x10b8>
  403ab8:	cbnz	x12, 403a50 <ferror@plt+0x1090>
  403abc:	b	403a54 <ferror@plt+0x1094>
  403ac0:	add	x10, sp, #0x110
  403ac4:	ldr	x8, [x10, x8, lsl #3]
  403ac8:	mov	x10, x21
  403acc:	cmp	x8, #0x0
  403ad0:	cset	w11, ne  // ne = any
  403ad4:	cbz	x9, 403b48 <ferror@plt+0x1188>
  403ad8:	cbz	x8, 403b48 <ferror@plt+0x1188>
  403adc:	ldur	x11, [x8, #-32]
  403ae0:	ldur	x12, [x9, #-32]
  403ae4:	cmp	x11, x12
  403ae8:	b.ls	403b04 <ferror@plt+0x1144>  // b.plast
  403aec:	str	x9, [x10]
  403af0:	ldr	x11, [x9]
  403af4:	str	x10, [x9, #8]
  403af8:	mov	x10, x9
  403afc:	mov	x9, x11
  403b00:	b	403b18 <ferror@plt+0x1158>
  403b04:	str	x8, [x10]
  403b08:	ldr	x11, [x8]
  403b0c:	str	x10, [x8, #8]
  403b10:	mov	x10, x8
  403b14:	mov	x8, x11
  403b18:	cmp	x8, #0x0
  403b1c:	cset	w11, ne  // ne = any
  403b20:	cbz	x8, 403b48 <ferror@plt+0x1188>
  403b24:	cbnz	x9, 403adc <ferror@plt+0x111c>
  403b28:	b	403b48 <ferror@plt+0x1188>
  403b2c:	mov	x8, xzr
  403b30:	b	403b38 <ferror@plt+0x1178>
  403b34:	ldr	x8, [sp, #272]
  403b38:	cmp	x8, #0x0
  403b3c:	mov	x9, xzr
  403b40:	cset	w11, ne  // ne = any
  403b44:	mov	x10, x21
  403b48:	cmp	w11, #0x0
  403b4c:	csel	x8, x8, x9, ne  // ne = any
  403b50:	str	x8, [x10]
  403b54:	mov	x9, x10
  403b58:	mov	x10, x8
  403b5c:	ldr	x8, [x8]
  403b60:	str	x9, [x10, #8]
  403b64:	cbnz	x8, 403b54 <ferror@plt+0x1194>
  403b68:	str	x21, [x10]
  403b6c:	str	x10, [sp, #64]
  403b70:	ldr	x8, [sp, #80]
  403b74:	adrp	x25, 419000 <ferror@plt+0x16640>
  403b78:	cbz	x8, 403bfc <ferror@plt+0x123c>
  403b7c:	mov	x22, x21
  403b80:	ldr	x22, [x22]
  403b84:	cmp	x22, x21
  403b88:	b.eq	403d78 <ferror@plt+0x13b8>  // b.none
  403b8c:	mov	x19, x22
  403b90:	ldr	x9, [x19, #-32]!
  403b94:	cmp	x9, x8
  403b98:	b.ne	403b80 <ferror@plt+0x11c0>  // b.any
  403b9c:	add	x0, sp, #0x28
  403ba0:	bl	4048b0 <ferror@plt+0x1ef0>
  403ba4:	cbz	x0, 403c90 <ferror@plt+0x12d0>
  403ba8:	mov	x21, x22
  403bac:	ldr	x23, [x21, #16]!
  403bb0:	mov	x20, x0
  403bb4:	b	403bbc <ferror@plt+0x11fc>
  403bb8:	ldr	x23, [x23]
  403bbc:	cmp	x23, x21
  403bc0:	b.eq	403bec <ferror@plt+0x122c>  // b.none
  403bc4:	ldursw	x8, [x22, #-24]
  403bc8:	sub	x8, x23, x8, lsl #4
  403bcc:	ldr	x9, [x8, #128]
  403bd0:	cbnz	x9, 403bb8 <ferror@plt+0x11f8>
  403bd4:	sub	x2, x8, #0x50
  403bd8:	add	x0, sp, #0x28
  403bdc:	mov	x1, x20
  403be0:	mov	x3, x19
  403be4:	bl	404afc <ferror@plt+0x213c>
  403be8:	b	403bb8 <ferror@plt+0x11f8>
  403bec:	mov	x0, x20
  403bf0:	bl	402810 <scols_print_table@plt>
  403bf4:	mov	x0, x20
  403bf8:	b	403c74 <ferror@plt+0x12b4>
  403bfc:	add	x0, sp, #0x28
  403c00:	bl	4048b0 <ferror@plt+0x1ef0>
  403c04:	cbz	x0, 403ce0 <ferror@plt+0x1320>
  403c08:	ldr	x20, [sp, #56]
  403c0c:	mov	x19, x0
  403c10:	b	403c2c <ferror@plt+0x126c>
  403c14:	ldur	x3, [x20, #-8]
  403c18:	sub	x2, x20, #0x20
  403c1c:	add	x0, sp, #0x28
  403c20:	mov	x1, x19
  403c24:	bl	404b84 <ferror@plt+0x21c4>
  403c28:	ldr	x20, [x20]
  403c2c:	cmp	x20, x21
  403c30:	b.eq	403c68 <ferror@plt+0x12a8>  // b.none
  403c34:	ldr	w8, [sp, #72]
  403c38:	cbz	w8, 403c14 <ferror@plt+0x1254>
  403c3c:	add	x9, x20, #0x10
  403c40:	mov	x10, x9
  403c44:	ldr	x10, [x10]
  403c48:	cmp	x10, x9
  403c4c:	b.eq	403c28 <ferror@plt+0x1268>  // b.none
  403c50:	ldursw	x11, [x20, #-24]
  403c54:	sub	x11, x10, x11, lsl #4
  403c58:	ldur	w11, [x11, #-80]
  403c5c:	cmp	w11, w8
  403c60:	b.ne	403c44 <ferror@plt+0x1284>  // b.any
  403c64:	b	403c14 <ferror@plt+0x1254>
  403c68:	mov	x0, x19
  403c6c:	bl	402810 <scols_print_table@plt>
  403c70:	mov	x0, x19
  403c74:	bl	402640 <scols_unref_table@plt>
  403c78:	mov	w22, wzr
  403c7c:	ldr	x0, [sp, #128]
  403c80:	bl	402920 <mnt_free_table@plt>
  403c84:	ldr	w0, [x26, #880]
  403c88:	tbz	w0, #31, 403ca4 <ferror@plt+0x12e4>
  403c8c:	b	403ca8 <ferror@plt+0x12e8>
  403c90:	mov	w22, #0xfffffff4            	// #-12
  403c94:	ldr	x0, [sp, #128]
  403c98:	bl	402920 <mnt_free_table@plt>
  403c9c:	ldr	w0, [x26, #880]
  403ca0:	tbnz	w0, #31, 403ca8 <ferror@plt+0x12e8>
  403ca4:	bl	402650 <close@plt>
  403ca8:	ldr	x0, [x25, #960]
  403cac:	bl	405150 <ferror@plt+0x2790>
  403cb0:	cmp	w22, #0x0
  403cb4:	cset	w0, ne  // ne = any
  403cb8:	add	sp, sp, #0x2, lsl #12
  403cbc:	add	sp, sp, #0x1b0
  403cc0:	ldp	x20, x19, [sp, #96]
  403cc4:	ldp	x22, x21, [sp, #80]
  403cc8:	ldp	x24, x23, [sp, #64]
  403ccc:	ldp	x26, x25, [sp, #48]
  403cd0:	ldp	x28, x27, [sp, #32]
  403cd4:	ldp	x29, x30, [sp, #16]
  403cd8:	ldr	d8, [sp], #112
  403cdc:	ret
  403ce0:	mov	w22, #0xfffffff4            	// #-12
  403ce4:	ldr	x0, [sp, #128]
  403ce8:	bl	402920 <mnt_free_table@plt>
  403cec:	ldr	w0, [x26, #880]
  403cf0:	tbz	w0, #31, 403ca4 <ferror@plt+0x12e4>
  403cf4:	b	403ca8 <ferror@plt+0x12e8>
  403cf8:	adrp	x1, 408000 <ferror@plt+0x5640>
  403cfc:	add	x1, x1, #0x3a5
  403d00:	mov	w0, #0x1                   	// #1
  403d04:	mov	w2, #0x40                  	// #64
  403d08:	bl	402990 <err@plt>
  403d0c:	adrp	x8, 419000 <ferror@plt+0x16640>
  403d10:	ldr	x19, [x8, #896]
  403d14:	adrp	x1, 407000 <ferror@plt+0x4640>
  403d18:	add	x1, x1, #0xd2a
  403d1c:	mov	w2, #0x5                   	// #5
  403d20:	mov	x0, xzr
  403d24:	bl	402880 <dcgettext@plt>
  403d28:	adrp	x8, 419000 <ferror@plt+0x16640>
  403d2c:	ldr	x2, [x8, #928]
  403d30:	mov	x1, x0
  403d34:	mov	x0, x19
  403d38:	bl	402960 <fprintf@plt>
  403d3c:	mov	w0, #0x1                   	// #1
  403d40:	bl	402380 <exit@plt>
  403d44:	adrp	x1, 407000 <ferror@plt+0x4640>
  403d48:	add	x1, x1, #0xd0c
  403d4c:	mov	w2, #0x5                   	// #5
  403d50:	mov	x0, xzr
  403d54:	bl	402880 <dcgettext@plt>
  403d58:	adrp	x8, 419000 <ferror@plt+0x16640>
  403d5c:	ldr	x1, [x8, #928]
  403d60:	adrp	x2, 407000 <ferror@plt+0x4640>
  403d64:	add	x2, x2, #0xd18
  403d68:	bl	4028f0 <printf@plt>
  403d6c:	mov	w0, wzr
  403d70:	bl	402380 <exit@plt>
  403d74:	bl	403fa0 <ferror@plt+0x15e0>
  403d78:	adrp	x1, 407000 <ferror@plt+0x4640>
  403d7c:	add	x1, x1, #0xddf
  403d80:	mov	w2, #0x5                   	// #5
  403d84:	mov	x0, xzr
  403d88:	bl	402880 <dcgettext@plt>
  403d8c:	ldr	x2, [sp, #80]
  403d90:	mov	x1, x0
  403d94:	mov	w0, #0x1                   	// #1
  403d98:	bl	4028b0 <errx@plt>
  403d9c:	adrp	x21, 419000 <ferror@plt+0x16640>
  403da0:	ldr	x19, [x21, #896]
  403da4:	adrp	x1, 407000 <ferror@plt+0x4640>
  403da8:	add	x1, x1, #0xe4d
  403dac:	mov	w2, #0x5                   	// #5
  403db0:	mov	x0, xzr
  403db4:	bl	402880 <dcgettext@plt>
  403db8:	adrp	x8, 419000 <ferror@plt+0x16640>
  403dbc:	ldr	x2, [x8, #928]
  403dc0:	mov	x1, x0
  403dc4:	mov	x0, x19
  403dc8:	bl	402960 <fprintf@plt>
  403dcc:	adrp	x23, 407000 <ferror@plt+0x4640>
  403dd0:	adrp	x24, 407000 <ferror@plt+0x4640>
  403dd4:	adrp	x25, 407000 <ferror@plt+0x4640>
  403dd8:	adrp	x20, 407000 <ferror@plt+0x4640>
  403ddc:	adrp	x19, 407000 <ferror@plt+0x4640>
  403de0:	adrp	x26, 407000 <ferror@plt+0x4640>
  403de4:	adrp	x27, 407000 <ferror@plt+0x4640>
  403de8:	adrp	x28, 407000 <ferror@plt+0x4640>
  403dec:	mov	x22, xzr
  403df0:	add	x23, x23, #0xa00
  403df4:	add	x24, x24, #0xc70
  403df8:	add	x25, x25, #0x760
  403dfc:	add	x20, x20, #0xe6f
  403e00:	add	x19, x19, #0xca7
  403e04:	add	x26, x26, #0xcab
  403e08:	add	x27, x27, #0xc85
  403e0c:	add	x28, x28, #0xc7a
  403e10:	ldr	w8, [x23, x22]
  403e14:	cmp	w8, #0x80
  403e18:	b.hi	403e3c <ferror@plt+0x147c>  // b.pmore
  403e1c:	adr	x9, 403e30 <ferror@plt+0x1470>
  403e20:	ldrb	w10, [x25, x8]
  403e24:	add	x9, x9, x10, lsl #2
  403e28:	mov	x2, x24
  403e2c:	br	x9
  403e30:	adrp	x2, 408000 <ferror@plt+0x5640>
  403e34:	add	x2, x2, #0x146
  403e38:	b	403ec4 <ferror@plt+0x1504>
  403e3c:	sub	w9, w8, #0x21
  403e40:	cmp	w9, #0x5d
  403e44:	b.hi	403ed0 <ferror@plt+0x1510>  // b.pmore
  403e48:	ldr	x0, [x21, #896]
  403e4c:	adrp	x1, 407000 <ferror@plt+0x4640>
  403e50:	add	x1, x1, #0xe75
  403e54:	mov	w2, w8
  403e58:	bl	402960 <fprintf@plt>
  403e5c:	b	403ed0 <ferror@plt+0x1510>
  403e60:	adrp	x2, 407000 <ferror@plt+0x4640>
  403e64:	add	x2, x2, #0xc9b
  403e68:	b	403ec4 <ferror@plt+0x1504>
  403e6c:	adrp	x2, 408000 <ferror@plt+0x5640>
  403e70:	add	x2, x2, #0x12a
  403e74:	b	403ec4 <ferror@plt+0x1504>
  403e78:	adrp	x2, 407000 <ferror@plt+0x4640>
  403e7c:	add	x2, x2, #0xca2
  403e80:	b	403ec4 <ferror@plt+0x1504>
  403e84:	adrp	x2, 407000 <ferror@plt+0x4640>
  403e88:	add	x2, x2, #0xc90
  403e8c:	b	403ec4 <ferror@plt+0x1504>
  403e90:	adrp	x2, 408000 <ferror@plt+0x5640>
  403e94:	add	x2, x2, #0x551
  403e98:	b	403ec4 <ferror@plt+0x1504>
  403e9c:	adrp	x2, 407000 <ferror@plt+0x4640>
  403ea0:	add	x2, x2, #0xc75
  403ea4:	b	403ec4 <ferror@plt+0x1504>
  403ea8:	mov	x2, x19
  403eac:	b	403ec4 <ferror@plt+0x1504>
  403eb0:	mov	x2, x26
  403eb4:	b	403ec4 <ferror@plt+0x1504>
  403eb8:	mov	x2, x27
  403ebc:	b	403ec4 <ferror@plt+0x1504>
  403ec0:	mov	x2, x28
  403ec4:	ldr	x0, [x21, #896]
  403ec8:	mov	x1, x20
  403ecc:	bl	402960 <fprintf@plt>
  403ed0:	add	x22, x22, #0x4
  403ed4:	cmp	x22, #0x3c
  403ed8:	b.ne	403e10 <ferror@plt+0x1450>  // b.any
  403edc:	ldr	x1, [x21, #896]
  403ee0:	mov	w0, #0xa                   	// #10
  403ee4:	bl	402460 <fputc@plt>
  403ee8:	mov	w0, #0x1                   	// #1
  403eec:	bl	402380 <exit@plt>
  403ef0:	adrp	x1, 408000 <ferror@plt+0x5640>
  403ef4:	add	x1, x1, #0x3a5
  403ef8:	mov	w0, #0x1                   	// #1
  403efc:	mov	w2, #0xe8                  	// #232
  403f00:	bl	402990 <err@plt>
  403f04:	adrp	x1, 408000 <ferror@plt+0x5640>
  403f08:	add	x1, x1, #0x3a5
  403f0c:	mov	w0, #0x1                   	// #1
  403f10:	mov	w2, #0x20                  	// #32
  403f14:	bl	402990 <err@plt>
  403f18:	adrp	x1, 407000 <ferror@plt+0x4640>
  403f1c:	add	x1, x1, #0xcf1
  403f20:	mov	w2, #0x5                   	// #5
  403f24:	mov	x0, xzr
  403f28:	bl	402880 <dcgettext@plt>
  403f2c:	adrp	x8, 419000 <ferror@plt+0x16640>
  403f30:	ldr	x2, [x8, #904]
  403f34:	mov	x1, x0
  403f38:	mov	w0, #0x1                   	// #1
  403f3c:	bl	4028b0 <errx@plt>
  403f40:	adrp	x1, 407000 <ferror@plt+0x4640>
  403f44:	add	x1, x1, #0xd9a
  403f48:	mov	w2, #0x5                   	// #5
  403f4c:	bl	402880 <dcgettext@plt>
  403f50:	mov	x1, x0
  403f54:	mov	w0, #0x1                   	// #1
  403f58:	bl	402990 <err@plt>
  403f5c:	adrp	x1, 407000 <ferror@plt+0x4640>
  403f60:	add	x1, x1, #0xd51
  403f64:	mov	w2, #0x5                   	// #5
  403f68:	mov	x0, xzr
  403f6c:	bl	402880 <dcgettext@plt>
  403f70:	mov	x1, x0
  403f74:	mov	w0, #0x1                   	// #1
  403f78:	bl	4028b0 <errx@plt>
  403f7c:	adrp	x1, 407000 <ferror@plt+0x4640>
  403f80:	add	x1, x1, #0xdcc
  403f84:	mov	w2, #0x5                   	// #5
  403f88:	bl	402880 <dcgettext@plt>
  403f8c:	adrp	x2, 407000 <ferror@plt+0x4640>
  403f90:	mov	x1, x0
  403f94:	add	x2, x2, #0xdb7
  403f98:	mov	w0, #0x20                  	// #32
  403f9c:	bl	402990 <err@plt>
  403fa0:	stp	x29, x30, [sp, #-32]!
  403fa4:	adrp	x8, 419000 <ferror@plt+0x16640>
  403fa8:	stp	x20, x19, [sp, #16]
  403fac:	ldr	x19, [x8, #920]
  403fb0:	adrp	x1, 407000 <ferror@plt+0x4640>
  403fb4:	add	x1, x1, #0xe96
  403fb8:	mov	w2, #0x5                   	// #5
  403fbc:	mov	x0, xzr
  403fc0:	mov	x29, sp
  403fc4:	bl	402880 <dcgettext@plt>
  403fc8:	mov	x1, x19
  403fcc:	bl	402360 <fputs@plt>
  403fd0:	adrp	x1, 407000 <ferror@plt+0x4640>
  403fd4:	add	x1, x1, #0xe9f
  403fd8:	mov	w2, #0x5                   	// #5
  403fdc:	mov	x0, xzr
  403fe0:	bl	402880 <dcgettext@plt>
  403fe4:	adrp	x8, 419000 <ferror@plt+0x16640>
  403fe8:	ldr	x2, [x8, #928]
  403fec:	mov	x1, x0
  403ff0:	mov	x0, x19
  403ff4:	bl	402960 <fprintf@plt>
  403ff8:	mov	w0, #0xa                   	// #10
  403ffc:	mov	x1, x19
  404000:	bl	402460 <fputc@plt>
  404004:	adrp	x1, 407000 <ferror@plt+0x4640>
  404008:	add	x1, x1, #0xebc
  40400c:	mov	w2, #0x5                   	// #5
  404010:	mov	x0, xzr
  404014:	bl	402880 <dcgettext@plt>
  404018:	mov	x1, x19
  40401c:	bl	402360 <fputs@plt>
  404020:	adrp	x1, 407000 <ferror@plt+0x4640>
  404024:	add	x1, x1, #0xed5
  404028:	mov	w2, #0x5                   	// #5
  40402c:	mov	x0, xzr
  404030:	bl	402880 <dcgettext@plt>
  404034:	mov	x1, x19
  404038:	bl	402360 <fputs@plt>
  40403c:	adrp	x1, 407000 <ferror@plt+0x4640>
  404040:	add	x1, x1, #0xee0
  404044:	mov	w2, #0x5                   	// #5
  404048:	mov	x0, xzr
  40404c:	bl	402880 <dcgettext@plt>
  404050:	mov	x1, x19
  404054:	bl	402360 <fputs@plt>
  404058:	adrp	x1, 407000 <ferror@plt+0x4640>
  40405c:	add	x1, x1, #0xf10
  404060:	mov	w2, #0x5                   	// #5
  404064:	mov	x0, xzr
  404068:	bl	402880 <dcgettext@plt>
  40406c:	mov	x1, x19
  404070:	bl	402360 <fputs@plt>
  404074:	adrp	x1, 407000 <ferror@plt+0x4640>
  404078:	add	x1, x1, #0xf40
  40407c:	mov	w2, #0x5                   	// #5
  404080:	mov	x0, xzr
  404084:	bl	402880 <dcgettext@plt>
  404088:	mov	x1, x19
  40408c:	bl	402360 <fputs@plt>
  404090:	adrp	x1, 407000 <ferror@plt+0x4640>
  404094:	add	x1, x1, #0xf6e
  404098:	mov	w2, #0x5                   	// #5
  40409c:	mov	x0, xzr
  4040a0:	bl	402880 <dcgettext@plt>
  4040a4:	mov	x1, x19
  4040a8:	bl	402360 <fputs@plt>
  4040ac:	adrp	x1, 407000 <ferror@plt+0x4640>
  4040b0:	add	x1, x1, #0xfaa
  4040b4:	mov	w2, #0x5                   	// #5
  4040b8:	mov	x0, xzr
  4040bc:	bl	402880 <dcgettext@plt>
  4040c0:	mov	x1, x19
  4040c4:	bl	402360 <fputs@plt>
  4040c8:	adrp	x1, 407000 <ferror@plt+0x4640>
  4040cc:	add	x1, x1, #0xfd6
  4040d0:	mov	w2, #0x5                   	// #5
  4040d4:	mov	x0, xzr
  4040d8:	bl	402880 <dcgettext@plt>
  4040dc:	mov	x1, x19
  4040e0:	bl	402360 <fputs@plt>
  4040e4:	adrp	x1, 408000 <ferror@plt+0x5640>
  4040e8:	add	x1, x1, #0x8
  4040ec:	mov	w2, #0x5                   	// #5
  4040f0:	mov	x0, xzr
  4040f4:	bl	402880 <dcgettext@plt>
  4040f8:	mov	x1, x19
  4040fc:	bl	402360 <fputs@plt>
  404100:	adrp	x1, 408000 <ferror@plt+0x5640>
  404104:	add	x1, x1, #0x3b
  404108:	mov	w2, #0x5                   	// #5
  40410c:	mov	x0, xzr
  404110:	bl	402880 <dcgettext@plt>
  404114:	mov	x1, x19
  404118:	bl	402360 <fputs@plt>
  40411c:	adrp	x1, 408000 <ferror@plt+0x5640>
  404120:	add	x1, x1, #0x73
  404124:	mov	w2, #0x5                   	// #5
  404128:	mov	x0, xzr
  40412c:	bl	402880 <dcgettext@plt>
  404130:	mov	x1, x19
  404134:	bl	402360 <fputs@plt>
  404138:	adrp	x1, 408000 <ferror@plt+0x5640>
  40413c:	add	x1, x1, #0xb0
  404140:	mov	w2, #0x5                   	// #5
  404144:	mov	x0, xzr
  404148:	bl	402880 <dcgettext@plt>
  40414c:	mov	x1, x19
  404150:	bl	402360 <fputs@plt>
  404154:	mov	w0, #0xa                   	// #10
  404158:	mov	x1, x19
  40415c:	bl	402460 <fputc@plt>
  404160:	adrp	x1, 408000 <ferror@plt+0x5640>
  404164:	add	x1, x1, #0x11d
  404168:	mov	w2, #0x5                   	// #5
  40416c:	mov	x0, xzr
  404170:	bl	402880 <dcgettext@plt>
  404174:	adrp	x1, 408000 <ferror@plt+0x5640>
  404178:	mov	x20, x0
  40417c:	add	x1, x1, #0x13e
  404180:	mov	w2, #0x5                   	// #5
  404184:	mov	x0, xzr
  404188:	bl	402880 <dcgettext@plt>
  40418c:	mov	x4, x0
  404190:	adrp	x0, 408000 <ferror@plt+0x5640>
  404194:	adrp	x1, 408000 <ferror@plt+0x5640>
  404198:	adrp	x3, 408000 <ferror@plt+0x5640>
  40419c:	add	x0, x0, #0x100
  4041a0:	add	x1, x1, #0x111
  4041a4:	add	x3, x3, #0x12f
  4041a8:	mov	x2, x20
  4041ac:	bl	4028f0 <printf@plt>
  4041b0:	adrp	x1, 408000 <ferror@plt+0x5640>
  4041b4:	add	x1, x1, #0x14e
  4041b8:	mov	w2, #0x5                   	// #5
  4041bc:	mov	x0, xzr
  4041c0:	bl	402880 <dcgettext@plt>
  4041c4:	mov	x1, x19
  4041c8:	bl	402360 <fputs@plt>
  4041cc:	adrp	x1, 408000 <ferror@plt+0x5640>
  4041d0:	add	x1, x1, #0x19b
  4041d4:	mov	w2, #0x5                   	// #5
  4041d8:	mov	x0, xzr
  4041dc:	bl	402880 <dcgettext@plt>
  4041e0:	adrp	x20, 408000 <ferror@plt+0x5640>
  4041e4:	add	x20, x20, #0x16a
  4041e8:	adrp	x2, 408000 <ferror@plt+0x5640>
  4041ec:	mov	x3, x0
  4041f0:	add	x2, x2, #0x198
  4041f4:	mov	x0, x19
  4041f8:	mov	x1, x20
  4041fc:	bl	402960 <fprintf@plt>
  404200:	adrp	x1, 408000 <ferror@plt+0x5640>
  404204:	add	x1, x1, #0x1c4
  404208:	mov	w2, #0x5                   	// #5
  40420c:	mov	x0, xzr
  404210:	bl	402880 <dcgettext@plt>
  404214:	adrp	x2, 408000 <ferror@plt+0x5640>
  404218:	mov	x3, x0
  40421c:	add	x2, x2, #0x1bf
  404220:	mov	x0, x19
  404224:	mov	x1, x20
  404228:	bl	402960 <fprintf@plt>
  40422c:	adrp	x1, 408000 <ferror@plt+0x5640>
  404230:	add	x1, x1, #0x1db
  404234:	mov	w2, #0x5                   	// #5
  404238:	mov	x0, xzr
  40423c:	bl	402880 <dcgettext@plt>
  404240:	adrp	x2, 408000 <ferror@plt+0x5640>
  404244:	mov	x3, x0
  404248:	add	x2, x2, #0x1d6
  40424c:	mov	x0, x19
  404250:	mov	x1, x20
  404254:	bl	402960 <fprintf@plt>
  404258:	adrp	x1, 408000 <ferror@plt+0x5640>
  40425c:	add	x1, x1, #0x1f8
  404260:	mov	w2, #0x5                   	// #5
  404264:	mov	x0, xzr
  404268:	bl	402880 <dcgettext@plt>
  40426c:	adrp	x2, 408000 <ferror@plt+0x5640>
  404270:	mov	x3, x0
  404274:	add	x2, x2, #0x1f1
  404278:	mov	x0, x19
  40427c:	mov	x1, x20
  404280:	bl	402960 <fprintf@plt>
  404284:	adrp	x1, 408000 <ferror@plt+0x5640>
  404288:	add	x1, x1, #0x21d
  40428c:	mov	w2, #0x5                   	// #5
  404290:	mov	x0, xzr
  404294:	bl	402880 <dcgettext@plt>
  404298:	adrp	x2, 408000 <ferror@plt+0x5640>
  40429c:	mov	x3, x0
  4042a0:	add	x2, x2, #0x24a
  4042a4:	mov	x0, x19
  4042a8:	mov	x1, x20
  4042ac:	bl	402960 <fprintf@plt>
  4042b0:	adrp	x1, 408000 <ferror@plt+0x5640>
  4042b4:	add	x1, x1, #0x23e
  4042b8:	mov	w2, #0x5                   	// #5
  4042bc:	mov	x0, xzr
  4042c0:	bl	402880 <dcgettext@plt>
  4042c4:	adrp	x2, 408000 <ferror@plt+0x5640>
  4042c8:	mov	x3, x0
  4042cc:	add	x2, x2, #0x239
  4042d0:	mov	x0, x19
  4042d4:	mov	x1, x20
  4042d8:	bl	402960 <fprintf@plt>
  4042dc:	adrp	x1, 408000 <ferror@plt+0x5640>
  4042e0:	add	x1, x1, #0x256
  4042e4:	mov	w2, #0x5                   	// #5
  4042e8:	mov	x0, xzr
  4042ec:	bl	402880 <dcgettext@plt>
  4042f0:	adrp	x2, 408000 <ferror@plt+0x5640>
  4042f4:	mov	x3, x0
  4042f8:	add	x2, x2, #0x24e
  4042fc:	mov	x0, x19
  404300:	mov	x1, x20
  404304:	bl	402960 <fprintf@plt>
  404308:	adrp	x1, 408000 <ferror@plt+0x5640>
  40430c:	add	x1, x1, #0x272
  404310:	mov	w2, #0x5                   	// #5
  404314:	mov	x0, xzr
  404318:	bl	402880 <dcgettext@plt>
  40431c:	adrp	x2, 408000 <ferror@plt+0x5640>
  404320:	mov	x3, x0
  404324:	add	x2, x2, #0x26e
  404328:	mov	x0, x19
  40432c:	mov	x1, x20
  404330:	bl	402960 <fprintf@plt>
  404334:	adrp	x1, 408000 <ferror@plt+0x5640>
  404338:	add	x1, x1, #0x286
  40433c:	mov	w2, #0x5                   	// #5
  404340:	mov	x0, xzr
  404344:	bl	402880 <dcgettext@plt>
  404348:	adrp	x2, 408000 <ferror@plt+0x5640>
  40434c:	mov	x3, x0
  404350:	add	x2, x2, #0x281
  404354:	mov	x0, x19
  404358:	mov	x1, x20
  40435c:	bl	402960 <fprintf@plt>
  404360:	adrp	x1, 408000 <ferror@plt+0x5640>
  404364:	add	x1, x1, #0x2a2
  404368:	mov	w2, #0x5                   	// #5
  40436c:	mov	x0, xzr
  404370:	bl	402880 <dcgettext@plt>
  404374:	adrp	x2, 408000 <ferror@plt+0x5640>
  404378:	mov	x3, x0
  40437c:	add	x2, x2, #0x29a
  404380:	mov	x0, x19
  404384:	mov	x1, x20
  404388:	bl	402960 <fprintf@plt>
  40438c:	adrp	x1, 408000 <ferror@plt+0x5640>
  404390:	add	x1, x1, #0x2d1
  404394:	mov	w2, #0x5                   	// #5
  404398:	mov	x0, xzr
  40439c:	bl	402880 <dcgettext@plt>
  4043a0:	adrp	x2, 408000 <ferror@plt+0x5640>
  4043a4:	mov	x3, x0
  4043a8:	add	x2, x2, #0x2cc
  4043ac:	mov	x0, x19
  4043b0:	mov	x1, x20
  4043b4:	bl	402960 <fprintf@plt>
  4043b8:	adrp	x1, 408000 <ferror@plt+0x5640>
  4043bc:	add	x1, x1, #0x175
  4043c0:	mov	w2, #0x5                   	// #5
  4043c4:	mov	x0, xzr
  4043c8:	bl	402880 <dcgettext@plt>
  4043cc:	adrp	x1, 408000 <ferror@plt+0x5640>
  4043d0:	add	x1, x1, #0x190
  4043d4:	bl	4028f0 <printf@plt>
  4043d8:	mov	w0, wzr
  4043dc:	bl	402380 <exit@plt>
  4043e0:	stp	x29, x30, [sp, #-32]!
  4043e4:	stp	x20, x19, [sp, #16]
  4043e8:	mov	x29, sp
  4043ec:	cbz	x0, 404630 <ferror@plt+0x1c70>
  4043f0:	mov	x20, x1
  4043f4:	adrp	x1, 408000 <ferror@plt+0x5640>
  4043f8:	add	x1, x1, #0x198
  4043fc:	mov	x2, x20
  404400:	mov	x19, x0
  404404:	bl	402760 <strncasecmp@plt>
  404408:	cbnz	w0, 404424 <ferror@plt+0x1a64>
  40440c:	cmp	x20, #0x2
  404410:	b.ne	404424 <ferror@plt+0x1a64>  // b.any
  404414:	mov	w0, wzr
  404418:	ldp	x20, x19, [sp, #16]
  40441c:	ldp	x29, x30, [sp], #32
  404420:	ret
  404424:	adrp	x1, 408000 <ferror@plt+0x5640>
  404428:	add	x1, x1, #0x1bf
  40442c:	mov	x0, x19
  404430:	mov	x2, x20
  404434:	bl	402760 <strncasecmp@plt>
  404438:	cbnz	w0, 404454 <ferror@plt+0x1a94>
  40443c:	cmp	x20, #0x4
  404440:	b.ne	404454 <ferror@plt+0x1a94>  // b.any
  404444:	mov	w0, #0x1                   	// #1
  404448:	ldp	x20, x19, [sp, #16]
  40444c:	ldp	x29, x30, [sp], #32
  404450:	ret
  404454:	adrp	x1, 408000 <ferror@plt+0x5640>
  404458:	add	x1, x1, #0x1d6
  40445c:	mov	x0, x19
  404460:	mov	x2, x20
  404464:	bl	402760 <strncasecmp@plt>
  404468:	cbnz	w0, 404484 <ferror@plt+0x1ac4>
  40446c:	cmp	x20, #0x4
  404470:	b.ne	404484 <ferror@plt+0x1ac4>  // b.any
  404474:	mov	w0, #0x2                   	// #2
  404478:	ldp	x20, x19, [sp, #16]
  40447c:	ldp	x29, x30, [sp], #32
  404480:	ret
  404484:	adrp	x1, 408000 <ferror@plt+0x5640>
  404488:	add	x1, x1, #0x1f1
  40448c:	mov	x0, x19
  404490:	mov	x2, x20
  404494:	bl	402760 <strncasecmp@plt>
  404498:	cbnz	w0, 4044b4 <ferror@plt+0x1af4>
  40449c:	cmp	x20, #0x6
  4044a0:	b.ne	4044b4 <ferror@plt+0x1af4>  // b.any
  4044a4:	mov	w0, #0x3                   	// #3
  4044a8:	ldp	x20, x19, [sp, #16]
  4044ac:	ldp	x29, x30, [sp], #32
  4044b0:	ret
  4044b4:	adrp	x1, 408000 <ferror@plt+0x5640>
  4044b8:	add	x1, x1, #0x24a
  4044bc:	mov	x0, x19
  4044c0:	mov	x2, x20
  4044c4:	bl	402760 <strncasecmp@plt>
  4044c8:	cbnz	w0, 4044e4 <ferror@plt+0x1b24>
  4044cc:	cmp	x20, #0x3
  4044d0:	b.ne	4044e4 <ferror@plt+0x1b24>  // b.any
  4044d4:	mov	w0, #0x4                   	// #4
  4044d8:	ldp	x20, x19, [sp, #16]
  4044dc:	ldp	x29, x30, [sp], #32
  4044e0:	ret
  4044e4:	adrp	x1, 408000 <ferror@plt+0x5640>
  4044e8:	add	x1, x1, #0x239
  4044ec:	mov	x0, x19
  4044f0:	mov	x2, x20
  4044f4:	bl	402760 <strncasecmp@plt>
  4044f8:	cbnz	w0, 404514 <ferror@plt+0x1b54>
  4044fc:	cmp	x20, #0x4
  404500:	b.ne	404514 <ferror@plt+0x1b54>  // b.any
  404504:	mov	w0, #0x5                   	// #5
  404508:	ldp	x20, x19, [sp, #16]
  40450c:	ldp	x29, x30, [sp], #32
  404510:	ret
  404514:	adrp	x1, 408000 <ferror@plt+0x5640>
  404518:	add	x1, x1, #0x24e
  40451c:	mov	x0, x19
  404520:	mov	x2, x20
  404524:	bl	402760 <strncasecmp@plt>
  404528:	cbnz	w0, 404544 <ferror@plt+0x1b84>
  40452c:	cmp	x20, #0x7
  404530:	b.ne	404544 <ferror@plt+0x1b84>  // b.any
  404534:	mov	w0, #0x6                   	// #6
  404538:	ldp	x20, x19, [sp, #16]
  40453c:	ldp	x29, x30, [sp], #32
  404540:	ret
  404544:	adrp	x1, 408000 <ferror@plt+0x5640>
  404548:	add	x1, x1, #0x26e
  40454c:	mov	x0, x19
  404550:	mov	x2, x20
  404554:	bl	402760 <strncasecmp@plt>
  404558:	cbnz	w0, 404574 <ferror@plt+0x1bb4>
  40455c:	cmp	x20, #0x3
  404560:	b.ne	404574 <ferror@plt+0x1bb4>  // b.any
  404564:	mov	w0, #0x7                   	// #7
  404568:	ldp	x20, x19, [sp, #16]
  40456c:	ldp	x29, x30, [sp], #32
  404570:	ret
  404574:	adrp	x1, 408000 <ferror@plt+0x5640>
  404578:	add	x1, x1, #0x281
  40457c:	mov	x0, x19
  404580:	mov	x2, x20
  404584:	bl	402760 <strncasecmp@plt>
  404588:	cbnz	w0, 4045a4 <ferror@plt+0x1be4>
  40458c:	cmp	x20, #0x4
  404590:	b.ne	4045a4 <ferror@plt+0x1be4>  // b.any
  404594:	mov	w0, #0x8                   	// #8
  404598:	ldp	x20, x19, [sp, #16]
  40459c:	ldp	x29, x30, [sp], #32
  4045a0:	ret
  4045a4:	adrp	x1, 408000 <ferror@plt+0x5640>
  4045a8:	add	x1, x1, #0x29a
  4045ac:	mov	x0, x19
  4045b0:	mov	x2, x20
  4045b4:	bl	402760 <strncasecmp@plt>
  4045b8:	cbnz	w0, 4045d4 <ferror@plt+0x1c14>
  4045bc:	cmp	x20, #0x7
  4045c0:	b.ne	4045d4 <ferror@plt+0x1c14>  // b.any
  4045c4:	mov	w0, #0x9                   	// #9
  4045c8:	ldp	x20, x19, [sp, #16]
  4045cc:	ldp	x29, x30, [sp], #32
  4045d0:	ret
  4045d4:	adrp	x1, 408000 <ferror@plt+0x5640>
  4045d8:	add	x1, x1, #0x2cc
  4045dc:	mov	x0, x19
  4045e0:	mov	x2, x20
  4045e4:	bl	402760 <strncasecmp@plt>
  4045e8:	cbnz	w0, 404604 <ferror@plt+0x1c44>
  4045ec:	cmp	x20, #0x4
  4045f0:	b.ne	404604 <ferror@plt+0x1c44>  // b.any
  4045f4:	mov	w0, #0xa                   	// #10
  4045f8:	ldp	x20, x19, [sp, #16]
  4045fc:	ldp	x29, x30, [sp], #32
  404600:	ret
  404604:	adrp	x1, 408000 <ferror@plt+0x5640>
  404608:	add	x1, x1, #0x344
  40460c:	mov	w2, #0x5                   	// #5
  404610:	mov	x0, xzr
  404614:	bl	402880 <dcgettext@plt>
  404618:	mov	x1, x19
  40461c:	bl	402820 <warnx@plt>
  404620:	mov	w0, #0xffffffff            	// #-1
  404624:	ldp	x20, x19, [sp, #16]
  404628:	ldp	x29, x30, [sp], #32
  40462c:	ret
  404630:	adrp	x0, 408000 <ferror@plt+0x5640>
  404634:	adrp	x1, 408000 <ferror@plt+0x5640>
  404638:	adrp	x3, 408000 <ferror@plt+0x5640>
  40463c:	add	x0, x0, #0x302
  404640:	add	x1, x1, #0x307
  404644:	add	x3, x3, #0x318
  404648:	mov	w2, #0xd7                  	// #215
  40464c:	bl	402900 <__assert_fail@plt>
  404650:	stp	x29, x30, [sp, #-32]!
  404654:	adrp	x8, 419000 <ferror@plt+0x16640>
  404658:	stp	x20, x19, [sp, #16]
  40465c:	ldr	x20, [x8, #920]
  404660:	mov	x29, sp
  404664:	bl	402910 <__errno_location@plt>
  404668:	mov	x19, x0
  40466c:	str	wzr, [x0]
  404670:	mov	x0, x20
  404674:	bl	4029c0 <ferror@plt>
  404678:	cbnz	w0, 404718 <ferror@plt+0x1d58>
  40467c:	mov	x0, x20
  404680:	bl	4027f0 <fflush@plt>
  404684:	cbz	w0, 4046d8 <ferror@plt+0x1d18>
  404688:	ldr	w20, [x19]
  40468c:	cmp	w20, #0x9
  404690:	b.eq	40469c <ferror@plt+0x1cdc>  // b.none
  404694:	cmp	w20, #0x20
  404698:	b.ne	404730 <ferror@plt+0x1d70>  // b.any
  40469c:	adrp	x8, 419000 <ferror@plt+0x16640>
  4046a0:	ldr	x20, [x8, #896]
  4046a4:	str	wzr, [x19]
  4046a8:	mov	x0, x20
  4046ac:	bl	4029c0 <ferror@plt>
  4046b0:	cbnz	w0, 404758 <ferror@plt+0x1d98>
  4046b4:	mov	x0, x20
  4046b8:	bl	4027f0 <fflush@plt>
  4046bc:	cbz	w0, 4046f8 <ferror@plt+0x1d38>
  4046c0:	ldr	w8, [x19]
  4046c4:	cmp	w8, #0x9
  4046c8:	b.ne	404758 <ferror@plt+0x1d98>  // b.any
  4046cc:	ldp	x20, x19, [sp, #16]
  4046d0:	ldp	x29, x30, [sp], #32
  4046d4:	ret
  4046d8:	mov	x0, x20
  4046dc:	bl	4024c0 <fileno@plt>
  4046e0:	tbnz	w0, #31, 404688 <ferror@plt+0x1cc8>
  4046e4:	bl	402390 <dup@plt>
  4046e8:	tbnz	w0, #31, 404688 <ferror@plt+0x1cc8>
  4046ec:	bl	402650 <close@plt>
  4046f0:	cbnz	w0, 404688 <ferror@plt+0x1cc8>
  4046f4:	b	40469c <ferror@plt+0x1cdc>
  4046f8:	mov	x0, x20
  4046fc:	bl	4024c0 <fileno@plt>
  404700:	tbnz	w0, #31, 4046c0 <ferror@plt+0x1d00>
  404704:	bl	402390 <dup@plt>
  404708:	tbnz	w0, #31, 4046c0 <ferror@plt+0x1d00>
  40470c:	bl	402650 <close@plt>
  404710:	cbnz	w0, 4046c0 <ferror@plt+0x1d00>
  404714:	b	4046cc <ferror@plt+0x1d0c>
  404718:	adrp	x1, 407000 <ferror@plt+0x4640>
  40471c:	add	x1, x1, #0xdf8
  404720:	mov	w2, #0x5                   	// #5
  404724:	mov	x0, xzr
  404728:	bl	402880 <dcgettext@plt>
  40472c:	b	404748 <ferror@plt+0x1d88>
  404730:	adrp	x1, 407000 <ferror@plt+0x4640>
  404734:	add	x1, x1, #0xdf8
  404738:	mov	w2, #0x5                   	// #5
  40473c:	mov	x0, xzr
  404740:	bl	402880 <dcgettext@plt>
  404744:	cbnz	w20, 404754 <ferror@plt+0x1d94>
  404748:	bl	402820 <warnx@plt>
  40474c:	mov	w0, #0x1                   	// #1
  404750:	bl	402330 <_exit@plt>
  404754:	bl	4026e0 <warn@plt>
  404758:	mov	w0, #0x1                   	// #1
  40475c:	bl	402330 <_exit@plt>
  404760:	sub	sp, sp, #0x120
  404764:	stp	x29, x30, [sp, #256]
  404768:	add	x29, sp, #0x100
  40476c:	mov	x9, #0xffffffffffffffc8    	// #-56
  404770:	mov	x10, sp
  404774:	sub	x11, x29, #0x78
  404778:	movk	x9, #0xff80, lsl #32
  40477c:	add	x12, x29, #0x20
  404780:	add	x10, x10, #0x80
  404784:	add	x11, x11, #0x38
  404788:	stp	x28, x19, [sp, #272]
  40478c:	adrp	x19, 419000 <ferror@plt+0x16640>
  404790:	stp	x10, x9, [x29, #-16]
  404794:	stp	x12, x11, [x29, #-32]
  404798:	mov	x8, x0
  40479c:	stp	x1, x2, [x29, #-120]
  4047a0:	stp	x3, x4, [x29, #-104]
  4047a4:	stp	x5, x6, [x29, #-88]
  4047a8:	stur	x7, [x29, #-72]
  4047ac:	stp	q0, q1, [sp]
  4047b0:	ldr	x0, [x19, #896]
  4047b4:	ldp	q0, q1, [x29, #-32]
  4047b8:	sub	x2, x29, #0x40
  4047bc:	mov	x1, x8
  4047c0:	stp	q2, q3, [sp, #32]
  4047c4:	stp	q4, q5, [sp, #64]
  4047c8:	stp	q6, q7, [sp, #96]
  4047cc:	stp	q0, q1, [x29, #-64]
  4047d0:	bl	4028d0 <vfprintf@plt>
  4047d4:	ldr	x1, [x19, #896]
  4047d8:	mov	w0, #0xa                   	// #10
  4047dc:	bl	402460 <fputc@plt>
  4047e0:	ldp	x28, x19, [sp, #272]
  4047e4:	ldp	x29, x30, [sp, #256]
  4047e8:	add	sp, sp, #0x120
  4047ec:	ret
  4047f0:	sub	sp, sp, #0x120
  4047f4:	stp	x29, x30, [sp, #240]
  4047f8:	stp	x20, x19, [sp, #272]
  4047fc:	add	x29, sp, #0xf0
  404800:	mov	x19, x1
  404804:	adrp	x20, 419000 <ferror@plt+0x16640>
  404808:	str	x28, [sp, #256]
  40480c:	stp	x2, x3, [x29, #-112]
  404810:	stp	x4, x5, [x29, #-96]
  404814:	stp	x6, x7, [x29, #-80]
  404818:	stp	q1, q2, [sp, #16]
  40481c:	stp	q3, q4, [sp, #48]
  404820:	str	q0, [sp]
  404824:	stp	q5, q6, [sp, #80]
  404828:	str	q7, [sp, #112]
  40482c:	cbz	x0, 404854 <ferror@plt+0x1e94>
  404830:	adrp	x9, 419000 <ferror@plt+0x16640>
  404834:	ldrb	w9, [x9, #947]
  404838:	tbnz	w9, #0, 404854 <ferror@plt+0x1e94>
  40483c:	mov	x8, x0
  404840:	ldr	x0, [x20, #896]
  404844:	adrp	x1, 408000 <ferror@plt+0x5640>
  404848:	add	x1, x1, #0x3d8
  40484c:	mov	x2, x8
  404850:	bl	402960 <fprintf@plt>
  404854:	mov	x8, #0xffffffffffffffd0    	// #-48
  404858:	mov	x10, sp
  40485c:	sub	x11, x29, #0x70
  404860:	movk	x8, #0xff80, lsl #32
  404864:	add	x9, x29, #0x30
  404868:	add	x10, x10, #0x80
  40486c:	add	x11, x11, #0x30
  404870:	stp	x10, x8, [x29, #-16]
  404874:	stp	x9, x11, [x29, #-32]
  404878:	ldp	q0, q1, [x29, #-32]
  40487c:	ldr	x0, [x20, #896]
  404880:	sub	x2, x29, #0x40
  404884:	mov	x1, x19
  404888:	stp	q0, q1, [x29, #-64]
  40488c:	bl	4028d0 <vfprintf@plt>
  404890:	ldr	x1, [x20, #896]
  404894:	mov	w0, #0xa                   	// #10
  404898:	bl	402460 <fputc@plt>
  40489c:	ldp	x20, x19, [sp, #272]
  4048a0:	ldr	x28, [sp, #256]
  4048a4:	ldp	x29, x30, [sp, #240]
  4048a8:	add	sp, sp, #0x120
  4048ac:	ret
  4048b0:	stp	x29, x30, [sp, #-96]!
  4048b4:	stp	x28, x27, [sp, #16]
  4048b8:	stp	x26, x25, [sp, #32]
  4048bc:	stp	x24, x23, [sp, #48]
  4048c0:	stp	x22, x21, [sp, #64]
  4048c4:	stp	x20, x19, [sp, #80]
  4048c8:	mov	x29, sp
  4048cc:	mov	x20, x0
  4048d0:	bl	4025a0 <scols_new_table@plt>
  4048d4:	mov	x19, x0
  4048d8:	cbz	x0, 404a44 <ferror@plt+0x2084>
  4048dc:	ldrb	w8, [x20, #80]
  4048e0:	mov	x0, x19
  4048e4:	and	w1, w8, #0x1
  4048e8:	bl	402470 <scols_table_enable_raw@plt>
  4048ec:	ldrb	w8, [x20, #80]
  4048f0:	mov	x0, x19
  4048f4:	ubfx	w1, w8, #1, #1
  4048f8:	bl	402750 <scols_table_enable_json@plt>
  4048fc:	ldrb	w8, [x20, #80]
  404900:	mov	x0, x19
  404904:	ubfx	w1, w8, #5, #1
  404908:	bl	402400 <scols_table_enable_noheadings@plt>
  40490c:	ldrb	w8, [x20, #80]
  404910:	tbz	w8, #1, 404924 <ferror@plt+0x1f64>
  404914:	adrp	x1, 408000 <ferror@plt+0x5640>
  404918:	add	x1, x1, #0x442
  40491c:	mov	x0, x19
  404920:	bl	4023d0 <scols_table_set_name@plt>
  404924:	adrp	x25, 419000 <ferror@plt+0x16640>
  404928:	ldr	x8, [x25, #952]
  40492c:	cbz	x8, 404a7c <ferror@plt+0x20bc>
  404930:	adrp	x28, 419000 <ferror@plt+0x16640>
  404934:	adrp	x22, 407000 <ferror@plt+0x4640>
  404938:	mov	x26, xzr
  40493c:	mov	w27, #0x80000000            	// #-2147483648
  404940:	add	x28, x28, #0x3b0
  404944:	mov	w21, #0x28                  	// #40
  404948:	add	x22, x22, #0xab8
  40494c:	b	404960 <ferror@plt+0x1fa0>
  404950:	ldr	x8, [x25, #952]
  404954:	add	x26, x26, #0x1
  404958:	cmp	x26, x8
  40495c:	b.cs	404a7c <ferror@plt+0x20bc>  // b.hs, b.nlast
  404960:	cmp	x26, x27
  404964:	b.eq	404adc <ferror@plt+0x211c>  // b.none
  404968:	cmp	x8, x26
  40496c:	b.ls	404a9c <ferror@plt+0x20dc>  // b.plast
  404970:	add	x8, x28, x26, lsl #2
  404974:	ldrsw	x23, [x8, #48]
  404978:	cmp	w23, #0xb
  40497c:	b.ge	404abc <ferror@plt+0x20fc>  // b.tcont
  404980:	madd	x8, x23, x21, x22
  404984:	ldrb	w9, [x20, #80]
  404988:	ldr	w10, [x8, #16]
  40498c:	ldr	x1, [x8]
  404990:	ldr	d0, [x8, #8]
  404994:	tst	w9, #0x10
  404998:	and	w8, w10, #0xfffffffe
  40499c:	csel	w8, w10, w8, eq  // eq = none
  4049a0:	cmp	w23, #0x6
  4049a4:	orr	w10, w8, #0x2
  4049a8:	csel	w10, w10, w8, eq  // eq = none
  4049ac:	tst	w9, #0x4
  4049b0:	csel	w8, w8, w10, eq  // eq = none
  4049b4:	and	w10, w8, #0xffffffbf
  4049b8:	tst	w9, #0x40
  4049bc:	csel	w2, w8, w10, eq  // eq = none
  4049c0:	mov	x0, x19
  4049c4:	bl	402410 <scols_table_new_column@plt>
  4049c8:	cbz	x0, 404a5c <ferror@plt+0x209c>
  4049cc:	ldrb	w8, [x20, #80]
  4049d0:	mov	x24, x0
  4049d4:	tbz	w8, #1, 4049ec <ferror@plt+0x202c>
  4049d8:	madd	x8, x23, x21, x22
  4049dc:	ldr	w1, [x8, #32]
  4049e0:	mov	x0, x24
  4049e4:	bl	402320 <scols_column_set_json_type@plt>
  4049e8:	ldrb	w8, [x20, #80]
  4049ec:	tbnz	w8, #6, 404950 <ferror@plt+0x1f90>
  4049f0:	ldr	x8, [x25, #952]
  4049f4:	cmp	x8, x26
  4049f8:	b.ls	404a9c <ferror@plt+0x20dc>  // b.plast
  4049fc:	add	x8, x28, x26, lsl #2
  404a00:	ldr	w8, [x8, #48]
  404a04:	cmp	w8, #0xb
  404a08:	b.ge	404abc <ferror@plt+0x20fc>  // b.tcont
  404a0c:	cmp	w8, #0xa
  404a10:	b.ne	404950 <ferror@plt+0x1f90>  // b.any
  404a14:	adrp	x1, 402000 <memcpy@plt-0x310>
  404a18:	adrp	x2, 402000 <memcpy@plt-0x310>
  404a1c:	mov	x0, x24
  404a20:	add	x1, x1, #0x4d0
  404a24:	add	x2, x2, #0x5b0
  404a28:	mov	x3, xzr
  404a2c:	bl	402850 <scols_column_set_wrapfunc@plt>
  404a30:	adrp	x1, 408000 <ferror@plt+0x5640>
  404a34:	mov	x0, x24
  404a38:	add	x1, x1, #0xfe
  404a3c:	bl	4028a0 <scols_column_set_safechars@plt>
  404a40:	b	404950 <ferror@plt+0x1f90>
  404a44:	adrp	x1, 408000 <ferror@plt+0x5640>
  404a48:	add	x1, x1, #0x420
  404a4c:	mov	w2, #0x5                   	// #5
  404a50:	bl	402880 <dcgettext@plt>
  404a54:	bl	4026e0 <warn@plt>
  404a58:	b	404a7c <ferror@plt+0x20bc>
  404a5c:	adrp	x1, 408000 <ferror@plt+0x5640>
  404a60:	add	x1, x1, #0x44d
  404a64:	mov	w2, #0x5                   	// #5
  404a68:	bl	402880 <dcgettext@plt>
  404a6c:	bl	402820 <warnx@plt>
  404a70:	mov	x0, x19
  404a74:	bl	402640 <scols_unref_table@plt>
  404a78:	mov	x19, xzr
  404a7c:	mov	x0, x19
  404a80:	ldp	x20, x19, [sp, #80]
  404a84:	ldp	x22, x21, [sp, #64]
  404a88:	ldp	x24, x23, [sp, #48]
  404a8c:	ldp	x26, x25, [sp, #32]
  404a90:	ldp	x28, x27, [sp, #16]
  404a94:	ldp	x29, x30, [sp], #96
  404a98:	ret
  404a9c:	adrp	x0, 408000 <ferror@plt+0x5640>
  404aa0:	adrp	x1, 408000 <ferror@plt+0x5640>
  404aa4:	adrp	x3, 408000 <ferror@plt+0x5640>
  404aa8:	add	x0, x0, #0x490
  404aac:	add	x1, x1, #0x307
  404ab0:	add	x3, x3, #0x479
  404ab4:	mov	w2, #0xf1                  	// #241
  404ab8:	bl	402900 <__assert_fail@plt>
  404abc:	adrp	x0, 408000 <ferror@plt+0x5640>
  404ac0:	adrp	x1, 408000 <ferror@plt+0x5640>
  404ac4:	adrp	x3, 408000 <ferror@plt+0x5640>
  404ac8:	add	x0, x0, #0x4a8
  404acc:	add	x1, x1, #0x307
  404ad0:	add	x3, x3, #0x479
  404ad4:	mov	w2, #0xf2                  	// #242
  404ad8:	bl	402900 <__assert_fail@plt>
  404adc:	adrp	x0, 408000 <ferror@plt+0x5640>
  404ae0:	adrp	x1, 408000 <ferror@plt+0x5640>
  404ae4:	adrp	x3, 408000 <ferror@plt+0x5640>
  404ae8:	add	x0, x0, #0x470
  404aec:	add	x1, x1, #0x307
  404af0:	add	x3, x3, #0x479
  404af4:	mov	w2, #0xf0                  	// #240
  404af8:	bl	402900 <__assert_fail@plt>
  404afc:	stp	x29, x30, [sp, #-48]!
  404b00:	stp	x22, x21, [sp, #16]
  404b04:	stp	x20, x19, [sp, #32]
  404b08:	ldrb	w8, [x0, #80]
  404b0c:	mov	x20, x3
  404b10:	mov	x19, x2
  404b14:	mov	x21, x0
  404b18:	mov	x22, x1
  404b1c:	mov	x29, sp
  404b20:	tbz	w8, #2, 404b64 <ferror@plt+0x21a4>
  404b24:	ldr	x2, [x19, #216]
  404b28:	cbz	x2, 404b64 <ferror@plt+0x21a4>
  404b2c:	ldr	x8, [x2, #208]
  404b30:	cbnz	x8, 404b64 <ferror@plt+0x21a4>
  404b34:	ldrsw	x8, [x20, #8]
  404b38:	lsl	x8, x8, #3
  404b3c:	add	x9, x2, x8
  404b40:	add	x8, x19, x8
  404b44:	ldr	x9, [x9, #24]
  404b48:	ldr	x8, [x8, #24]
  404b4c:	cmp	x9, x8
  404b50:	b.ne	404b64 <ferror@plt+0x21a4>  // b.any
  404b54:	mov	x0, x21
  404b58:	mov	x1, x22
  404b5c:	mov	x3, x20
  404b60:	bl	404afc <ferror@plt+0x213c>
  404b64:	mov	x0, x21
  404b68:	mov	x1, x22
  404b6c:	mov	x2, x20
  404b70:	mov	x3, x19
  404b74:	ldp	x20, x19, [sp, #32]
  404b78:	ldp	x22, x21, [sp, #16]
  404b7c:	ldp	x29, x30, [sp], #48
  404b80:	b	404b84 <ferror@plt+0x21c4>
  404b84:	sub	sp, sp, #0x90
  404b88:	stp	x29, x30, [sp, #48]
  404b8c:	stp	x28, x27, [sp, #64]
  404b90:	stp	x26, x25, [sp, #80]
  404b94:	stp	x24, x23, [sp, #96]
  404b98:	stp	x22, x21, [sp, #112]
  404b9c:	stp	x20, x19, [sp, #128]
  404ba0:	add	x29, sp, #0x30
  404ba4:	cbz	x2, 404fe8 <ferror@plt+0x2628>
  404ba8:	mov	x8, x1
  404bac:	cbz	x1, 405008 <ferror@plt+0x2648>
  404bb0:	ldrb	w9, [x0, #80]
  404bb4:	mov	x19, x3
  404bb8:	mov	x20, x2
  404bbc:	mov	x21, x0
  404bc0:	tbz	w9, #2, 404c0c <ferror@plt+0x224c>
  404bc4:	ldr	x9, [x19, #216]
  404bc8:	cbz	x9, 404c0c <ferror@plt+0x224c>
  404bcc:	ldr	x1, [x9, #208]
  404bd0:	mov	x0, x8
  404bd4:	bl	402620 <scols_table_new_line@plt>
  404bd8:	cbnz	x0, 404c1c <ferror@plt+0x225c>
  404bdc:	adrp	x1, 408000 <ferror@plt+0x5640>
  404be0:	add	x1, x1, #0x53b
  404be4:	mov	w2, #0x5                   	// #5
  404be8:	bl	402880 <dcgettext@plt>
  404bec:	ldp	x20, x19, [sp, #128]
  404bf0:	ldp	x22, x21, [sp, #112]
  404bf4:	ldp	x24, x23, [sp, #96]
  404bf8:	ldp	x26, x25, [sp, #80]
  404bfc:	ldp	x28, x27, [sp, #64]
  404c00:	ldp	x29, x30, [sp, #48]
  404c04:	add	sp, sp, #0x90
  404c08:	b	4026e0 <warn@plt>
  404c0c:	mov	x1, xzr
  404c10:	mov	x0, x8
  404c14:	bl	402620 <scols_table_new_line@plt>
  404c18:	cbz	x0, 404bdc <ferror@plt+0x221c>
  404c1c:	adrp	x24, 419000 <ferror@plt+0x16640>
  404c20:	ldr	x8, [x24, #952]
  404c24:	mov	x22, x0
  404c28:	cbz	x8, 404f60 <ferror@plt+0x25a0>
  404c2c:	adrp	x26, 419000 <ferror@plt+0x16640>
  404c30:	adrp	x27, 407000 <ferror@plt+0x4640>
  404c34:	adrp	x28, 408000 <ferror@plt+0x5640>
  404c38:	mov	x23, xzr
  404c3c:	mov	w25, #0x80000000            	// #-2147483648
  404c40:	add	x26, x26, #0x3b0
  404c44:	add	x27, x27, #0x850
  404c48:	add	x28, x28, #0x38e
  404c4c:	stp	x21, x19, [sp]
  404c50:	b	404cb0 <ferror@plt+0x22f0>
  404c54:	ldur	x0, [x29, #-8]
  404c58:	bl	402720 <free@plt>
  404c5c:	mov	x0, x26
  404c60:	bl	402710 <mnt_free_iter@plt>
  404c64:	ldp	x21, x19, [sp]
  404c68:	adrp	x26, 419000 <ferror@plt+0x16640>
  404c6c:	adrp	x27, 407000 <ferror@plt+0x4640>
  404c70:	adrp	x28, 408000 <ferror@plt+0x5640>
  404c74:	adrp	x24, 419000 <ferror@plt+0x16640>
  404c78:	mov	w25, #0x80000000            	// #-2147483648
  404c7c:	add	x26, x26, #0x3b0
  404c80:	add	x27, x27, #0x850
  404c84:	add	x28, x28, #0x38e
  404c88:	ldr	x2, [sp, #16]
  404c8c:	cbz	x2, 404ca0 <ferror@plt+0x22e0>
  404c90:	mov	x0, x22
  404c94:	mov	x1, x23
  404c98:	bl	4023a0 <scols_line_refer_data@plt>
  404c9c:	cbnz	w0, 404fe4 <ferror@plt+0x2624>
  404ca0:	ldr	x8, [x24, #952]
  404ca4:	add	x23, x23, #0x1
  404ca8:	cmp	x23, x8
  404cac:	b.cs	404f60 <ferror@plt+0x25a0>  // b.hs, b.nlast
  404cb0:	cmp	x23, x25
  404cb4:	str	xzr, [sp, #16]
  404cb8:	b.eq	404f84 <ferror@plt+0x25c4>  // b.none
  404cbc:	cmp	x8, x23
  404cc0:	b.ls	404fa4 <ferror@plt+0x25e4>  // b.plast
  404cc4:	add	x8, x26, x23, lsl #2
  404cc8:	ldr	w8, [x8, #48]
  404ccc:	cmp	w8, #0xb
  404cd0:	b.ge	404fc4 <ferror@plt+0x2604>  // b.tcont
  404cd4:	cmp	w8, #0xa
  404cd8:	b.hi	404c88 <ferror@plt+0x22c8>  // b.pmore
  404cdc:	mov	w8, w8
  404ce0:	adr	x9, 404cf0 <ferror@plt+0x2330>
  404ce4:	ldrb	w10, [x27, x8]
  404ce8:	add	x9, x9, x10, lsl #2
  404cec:	br	x9
  404cf0:	ldr	x2, [x20]
  404cf4:	adrp	x1, 407000 <ferror@plt+0x4640>
  404cf8:	add	x0, sp, #0x10
  404cfc:	add	x1, x1, #0xdf4
  404d00:	bl	405028 <ferror@plt+0x2668>
  404d04:	ldr	x2, [sp, #16]
  404d08:	cbnz	x2, 404c90 <ferror@plt+0x22d0>
  404d0c:	b	404ca0 <ferror@plt+0x22e0>
  404d10:	ldr	w2, [x19]
  404d14:	b	404db0 <ferror@plt+0x23f0>
  404d18:	ldr	w8, [x20, #8]
  404d1c:	cmp	w8, #0x1
  404d20:	b.ne	404c88 <ferror@plt+0x22c8>  // b.any
  404d24:	ldr	w2, [x19, #224]
  404d28:	tbz	w2, #31, 404db0 <ferror@plt+0x23f0>
  404d2c:	cmn	w2, #0x1
  404d30:	b.ne	404c88 <ferror@plt+0x22c8>  // b.any
  404d34:	adrp	x1, 407000 <ferror@plt+0x4640>
  404d38:	adrp	x2, 408000 <ferror@plt+0x5640>
  404d3c:	add	x0, sp, #0x10
  404d40:	add	x1, x1, #0xd09
  404d44:	add	x2, x2, #0x57e
  404d48:	bl	405028 <ferror@plt+0x2668>
  404d4c:	ldr	x2, [sp, #16]
  404d50:	cbnz	x2, 404c90 <ferror@plt+0x22d0>
  404d54:	b	404ca0 <ferror@plt+0x22e0>
  404d58:	ldrsw	x8, [x20, #8]
  404d5c:	adrp	x9, 407000 <ferror@plt+0x4640>
  404d60:	add	x9, x9, #0xa80
  404d64:	ldr	w2, [x19]
  404d68:	ldr	x3, [x9, x8, lsl #3]
  404d6c:	adrp	x1, 408000 <ferror@plt+0x5640>
  404d70:	add	x0, sp, #0x10
  404d74:	add	x1, x1, #0x558
  404d78:	bl	405028 <ferror@plt+0x2668>
  404d7c:	ldr	x2, [sp, #16]
  404d80:	cbnz	x2, 404c90 <ferror@plt+0x22d0>
  404d84:	b	404ca0 <ferror@plt+0x22e0>
  404d88:	ldr	w2, [x20, #12]
  404d8c:	b	404db0 <ferror@plt+0x23f0>
  404d90:	ldr	w2, [x19, #16]
  404d94:	b	404db0 <ferror@plt+0x23f0>
  404d98:	ldrsw	x8, [x20, #8]
  404d9c:	adrp	x9, 407000 <ferror@plt+0x4640>
  404da0:	add	x9, x9, #0xa80
  404da4:	ldr	x2, [x9, x8, lsl #3]
  404da8:	b	404e08 <ferror@plt+0x2448>
  404dac:	ldr	w2, [x19, #4]
  404db0:	add	x0, sp, #0x10
  404db4:	mov	x1, x28
  404db8:	bl	405028 <ferror@plt+0x2668>
  404dbc:	ldr	x2, [sp, #16]
  404dc0:	cbnz	x2, 404c90 <ferror@plt+0x22d0>
  404dc4:	b	404ca0 <ferror@plt+0x22e0>
  404dc8:	ldr	w0, [x19]
  404dcc:	bl	407100 <ferror@plt+0x4740>
  404dd0:	mov	x2, x0
  404dd4:	str	x0, [sp, #16]
  404dd8:	cbnz	x0, 404c90 <ferror@plt+0x22d0>
  404ddc:	ldr	w0, [x19]
  404de0:	bl	40737c <ferror@plt+0x49bc>
  404de4:	mov	x2, x0
  404de8:	str	x0, [sp, #16]
  404dec:	cbnz	x2, 404c90 <ferror@plt+0x22d0>
  404df0:	b	404ca0 <ferror@plt+0x22e0>
  404df4:	adrp	x8, 419000 <ferror@plt+0x16640>
  404df8:	ldr	x0, [x8, #960]
  404dfc:	ldr	w1, [x19, #16]
  404e00:	bl	405120 <ferror@plt+0x2760>
  404e04:	ldr	x2, [x0, #8]
  404e08:	adrp	x1, 407000 <ferror@plt+0x4640>
  404e0c:	add	x0, sp, #0x10
  404e10:	add	x1, x1, #0xd09
  404e14:	bl	405028 <ferror@plt+0x2668>
  404e18:	ldr	x2, [sp, #16]
  404e1c:	cbnz	x2, 404c90 <ferror@plt+0x22d0>
  404e20:	b	404ca0 <ferror@plt+0x22e0>
  404e24:	ldrb	w8, [x21, #80]
  404e28:	ldr	x28, [x21, #88]
  404e2c:	mov	w9, #0xa                   	// #10
  404e30:	mov	w0, wzr
  404e34:	tst	w8, #0x40
  404e38:	mov	w8, #0x2c                  	// #44
  404e3c:	csel	w27, w9, w8, eq  // eq = none
  404e40:	bl	402490 <mnt_new_iter@plt>
  404e44:	stur	xzr, [x29, #-16]
  404e48:	ldrsw	x8, [x20, #8]
  404e4c:	adrp	x9, 407000 <ferror@plt+0x4640>
  404e50:	add	x9, x9, #0xa80
  404e54:	ldr	x3, [x20]
  404e58:	ldr	x2, [x9, x8, lsl #3]
  404e5c:	adrp	x1, 408000 <ferror@plt+0x5640>
  404e60:	mov	x26, x0
  404e64:	sub	x0, x29, #0x8
  404e68:	add	x1, x1, #0x589
  404e6c:	bl	405028 <ferror@plt+0x2668>
  404e70:	ldur	x3, [x29, #-8]
  404e74:	str	xzr, [sp, #16]
  404e78:	b	404e94 <ferror@plt+0x24d4>
  404e7c:	adrp	x1, 407000 <ferror@plt+0x4640>
  404e80:	add	x0, sp, #0x10
  404e84:	add	x1, x1, #0xd09
  404e88:	mov	x2, x21
  404e8c:	bl	405028 <ferror@plt+0x2668>
  404e90:	ldur	x3, [x29, #-8]
  404e94:	adrp	x2, 405000 <ferror@plt+0x2640>
  404e98:	sub	x4, x29, #0x10
  404e9c:	mov	x0, x28
  404ea0:	mov	x1, x26
  404ea4:	add	x2, x2, #0xcc
  404ea8:	bl	402740 <mnt_table_find_next_fs@plt>
  404eac:	cbnz	w0, 404c54 <ferror@plt+0x2294>
  404eb0:	ldur	x0, [x29, #-16]
  404eb4:	bl	4025e0 <mnt_fs_get_target@plt>
  404eb8:	ldr	x25, [sp, #16]
  404ebc:	mov	x21, x0
  404ec0:	cbz	x25, 404e7c <ferror@plt+0x24bc>
  404ec4:	mov	x0, x25
  404ec8:	mov	x1, x21
  404ecc:	bl	402870 <strstr@plt>
  404ed0:	cbz	x0, 404f08 <ferror@plt+0x2548>
  404ed4:	mov	x24, x0
  404ed8:	mov	x0, x21
  404edc:	bl	402350 <strlen@plt>
  404ee0:	cmp	x24, x25
  404ee4:	mov	x19, x0
  404ee8:	b.eq	404f40 <ferror@plt+0x2580>  // b.none
  404eec:	ldurb	w8, [x24, #-1]
  404ef0:	cmp	w8, w27
  404ef4:	b.ne	404f08 <ferror@plt+0x2548>  // b.any
  404ef8:	ldrb	w8, [x24, x19]
  404efc:	cmp	w8, w27
  404f00:	b.eq	404f38 <ferror@plt+0x2578>  // b.none
  404f04:	cbz	w8, 404f38 <ferror@plt+0x2578>
  404f08:	adrp	x1, 408000 <ferror@plt+0x5640>
  404f0c:	add	x0, sp, #0x18
  404f10:	add	x1, x1, #0x592
  404f14:	mov	x2, x25
  404f18:	mov	w3, w27
  404f1c:	mov	x4, x21
  404f20:	str	xzr, [sp, #24]
  404f24:	bl	405028 <ferror@plt+0x2668>
  404f28:	ldr	x0, [sp, #16]
  404f2c:	bl	402720 <free@plt>
  404f30:	ldr	x8, [sp, #24]
  404f34:	str	x8, [sp, #16]
  404f38:	ldur	x3, [x29, #-8]
  404f3c:	b	404e94 <ferror@plt+0x24d4>
  404f40:	mov	x0, x25
  404f44:	bl	402350 <strlen@plt>
  404f48:	cmp	x0, x19
  404f4c:	b.eq	404f38 <ferror@plt+0x2578>  // b.none
  404f50:	ldrb	w8, [x25, x19]
  404f54:	cmp	w8, w27
  404f58:	b.ne	404eec <ferror@plt+0x252c>  // b.any
  404f5c:	b	404f38 <ferror@plt+0x2578>
  404f60:	str	x22, [x19, #208]
  404f64:	ldp	x20, x19, [sp, #128]
  404f68:	ldp	x22, x21, [sp, #112]
  404f6c:	ldp	x24, x23, [sp, #96]
  404f70:	ldp	x26, x25, [sp, #80]
  404f74:	ldp	x28, x27, [sp, #64]
  404f78:	ldp	x29, x30, [sp, #48]
  404f7c:	add	sp, sp, #0x90
  404f80:	ret
  404f84:	adrp	x0, 408000 <ferror@plt+0x5640>
  404f88:	adrp	x1, 408000 <ferror@plt+0x5640>
  404f8c:	adrp	x3, 408000 <ferror@plt+0x5640>
  404f90:	add	x0, x0, #0x470
  404f94:	add	x1, x1, #0x307
  404f98:	add	x3, x3, #0x479
  404f9c:	mov	w2, #0xf0                  	// #240
  404fa0:	bl	402900 <__assert_fail@plt>
  404fa4:	adrp	x0, 408000 <ferror@plt+0x5640>
  404fa8:	adrp	x1, 408000 <ferror@plt+0x5640>
  404fac:	adrp	x3, 408000 <ferror@plt+0x5640>
  404fb0:	add	x0, x0, #0x490
  404fb4:	add	x1, x1, #0x307
  404fb8:	add	x3, x3, #0x479
  404fbc:	mov	w2, #0xf1                  	// #241
  404fc0:	bl	402900 <__assert_fail@plt>
  404fc4:	adrp	x0, 408000 <ferror@plt+0x5640>
  404fc8:	adrp	x1, 408000 <ferror@plt+0x5640>
  404fcc:	adrp	x3, 408000 <ferror@plt+0x5640>
  404fd0:	add	x0, x0, #0x4a8
  404fd4:	add	x1, x1, #0x307
  404fd8:	add	x3, x3, #0x479
  404fdc:	mov	w2, #0xf2                  	// #242
  404fe0:	bl	402900 <__assert_fail@plt>
  404fe4:	bl	4050a8 <ferror@plt+0x26e8>
  404fe8:	adrp	x0, 408000 <ferror@plt+0x5640>
  404fec:	adrp	x1, 408000 <ferror@plt+0x5640>
  404ff0:	adrp	x3, 408000 <ferror@plt+0x5640>
  404ff4:	add	x0, x0, #0x4a5
  404ff8:	add	x1, x1, #0x307
  404ffc:	add	x3, x3, #0x4cf
  405000:	mov	w2, #0x2c9                 	// #713
  405004:	bl	402900 <__assert_fail@plt>
  405008:	adrp	x0, 408000 <ferror@plt+0x5640>
  40500c:	adrp	x1, 408000 <ferror@plt+0x5640>
  405010:	adrp	x3, 408000 <ferror@plt+0x5640>
  405014:	add	x0, x0, #0x43c
  405018:	add	x1, x1, #0x307
  40501c:	add	x3, x3, #0x4cf
  405020:	mov	w2, #0x2ca                 	// #714
  405024:	bl	402900 <__assert_fail@plt>
  405028:	sub	sp, sp, #0x100
  40502c:	stp	x29, x30, [sp, #240]
  405030:	add	x29, sp, #0xf0
  405034:	mov	x8, #0xffffffffffffffd0    	// #-48
  405038:	mov	x9, sp
  40503c:	sub	x10, x29, #0x70
  405040:	movk	x8, #0xff80, lsl #32
  405044:	add	x11, x29, #0x10
  405048:	add	x9, x9, #0x80
  40504c:	add	x10, x10, #0x30
  405050:	stp	x9, x8, [x29, #-16]
  405054:	stp	x11, x10, [x29, #-32]
  405058:	stp	x2, x3, [x29, #-112]
  40505c:	stp	x4, x5, [x29, #-96]
  405060:	stp	x6, x7, [x29, #-80]
  405064:	stp	q1, q2, [sp, #16]
  405068:	str	q0, [sp]
  40506c:	ldp	q0, q1, [x29, #-32]
  405070:	sub	x2, x29, #0x40
  405074:	stp	q3, q4, [sp, #48]
  405078:	stp	q5, q6, [sp, #80]
  40507c:	str	q7, [sp, #112]
  405080:	stp	q0, q1, [x29, #-64]
  405084:	bl	402780 <vasprintf@plt>
  405088:	tbnz	w0, #31, 405098 <ferror@plt+0x26d8>
  40508c:	ldp	x29, x30, [sp, #240]
  405090:	add	sp, sp, #0x100
  405094:	ret
  405098:	adrp	x1, 408000 <ferror@plt+0x5640>
  40509c:	add	x1, x1, #0x567
  4050a0:	mov	w0, #0x1                   	// #1
  4050a4:	bl	402990 <err@plt>
  4050a8:	stp	x29, x30, [sp, #-16]!
  4050ac:	adrp	x1, 408000 <ferror@plt+0x5640>
  4050b0:	adrp	x2, 408000 <ferror@plt+0x5640>
  4050b4:	add	x1, x1, #0x59e
  4050b8:	add	x2, x2, #0x307
  4050bc:	mov	w0, #0x1                   	// #1
  4050c0:	mov	w3, #0x300                 	// #768
  4050c4:	mov	x29, sp
  4050c8:	bl	402990 <err@plt>
  4050cc:	stp	x29, x30, [sp, #-32]!
  4050d0:	stp	x20, x19, [sp, #16]
  4050d4:	mov	x19, x1
  4050d8:	adrp	x1, 408000 <ferror@plt+0x5640>
  4050dc:	add	x1, x1, #0x599
  4050e0:	mov	x29, sp
  4050e4:	mov	x20, x0
  4050e8:	bl	4027d0 <mnt_fs_match_fstype@plt>
  4050ec:	cbz	w0, 405114 <ferror@plt+0x2754>
  4050f0:	mov	x0, x20
  4050f4:	bl	4025f0 <mnt_fs_get_root@plt>
  4050f8:	cbz	x0, 405114 <ferror@plt+0x2754>
  4050fc:	mov	x0, x20
  405100:	bl	4025f0 <mnt_fs_get_root@plt>
  405104:	mov	x1, x19
  405108:	bl	4026c0 <strcmp@plt>
  40510c:	cmp	w0, #0x0
  405110:	cset	w0, eq  // eq = none
  405114:	ldp	x20, x19, [sp, #16]
  405118:	ldp	x29, x30, [sp], #32
  40511c:	ret
  405120:	cbz	x0, 405140 <ferror@plt+0x2780>
  405124:	ldr	x0, [x0]
  405128:	cbz	x0, 405140 <ferror@plt+0x2780>
  40512c:	ldr	x8, [x0]
  405130:	cmp	x8, x1
  405134:	b.eq	405140 <ferror@plt+0x2780>  // b.none
  405138:	ldr	x0, [x0, #16]
  40513c:	cbnz	x0, 40512c <ferror@plt+0x276c>
  405140:	ret
  405144:	mov	w0, #0x1                   	// #1
  405148:	mov	w1, #0x10                  	// #16
  40514c:	b	4025d0 <calloc@plt>
  405150:	stp	x29, x30, [sp, #-48]!
  405154:	stp	x20, x19, [sp, #32]
  405158:	ldr	x20, [x0]
  40515c:	mov	x19, x0
  405160:	str	x21, [sp, #16]
  405164:	mov	x29, sp
  405168:	cbz	x20, 405184 <ferror@plt+0x27c4>
  40516c:	ldp	x0, x21, [x20, #8]
  405170:	bl	402720 <free@plt>
  405174:	mov	x0, x20
  405178:	bl	402720 <free@plt>
  40517c:	mov	x20, x21
  405180:	cbnz	x21, 40516c <ferror@plt+0x27ac>
  405184:	mov	x0, x19
  405188:	ldp	x20, x19, [sp, #32]
  40518c:	ldr	x21, [sp, #16]
  405190:	ldp	x29, x30, [sp], #48
  405194:	b	402720 <free@plt>
  405198:	stp	x29, x30, [sp, #-32]!
  40519c:	stp	x20, x19, [sp, #16]
  4051a0:	mov	x19, x1
  4051a4:	mov	x20, x0
  4051a8:	mov	x29, sp
  4051ac:	cbz	x0, 4051cc <ferror@plt+0x280c>
  4051b0:	ldr	x8, [x20]
  4051b4:	cbz	x8, 4051cc <ferror@plt+0x280c>
  4051b8:	ldr	x9, [x8]
  4051bc:	cmp	x9, x19
  4051c0:	b.eq	4051f8 <ferror@plt+0x2838>  // b.none
  4051c4:	ldr	x8, [x8, #16]
  4051c8:	cbnz	x8, 4051b8 <ferror@plt+0x27f8>
  4051cc:	mov	w0, w19
  4051d0:	bl	4026d0 <getpwuid@plt>
  4051d4:	cbz	x0, 4051e0 <ferror@plt+0x2820>
  4051d8:	ldr	x1, [x0]
  4051dc:	b	4051e4 <ferror@plt+0x2824>
  4051e0:	mov	x1, xzr
  4051e4:	mov	x0, x20
  4051e8:	mov	x2, x19
  4051ec:	ldp	x20, x19, [sp, #16]
  4051f0:	ldp	x29, x30, [sp], #32
  4051f4:	b	405204 <ferror@plt+0x2844>
  4051f8:	ldp	x20, x19, [sp, #16]
  4051fc:	ldp	x29, x30, [sp], #32
  405200:	ret
  405204:	stp	x29, x30, [sp, #-64]!
  405208:	stp	x28, x23, [sp, #16]
  40520c:	stp	x22, x21, [sp, #32]
  405210:	stp	x20, x19, [sp, #48]
  405214:	mov	x29, sp
  405218:	sub	sp, sp, #0x410
  40521c:	mov	x23, x1
  405220:	mov	x19, x0
  405224:	mov	w0, #0x1                   	// #1
  405228:	mov	w1, #0x18                  	// #24
  40522c:	mov	x22, x2
  405230:	bl	4025d0 <calloc@plt>
  405234:	cbz	x0, 405320 <ferror@plt+0x2960>
  405238:	mov	x20, x0
  40523c:	str	x22, [x0]
  405240:	cbz	x23, 405278 <ferror@plt+0x28b8>
  405244:	add	x0, sp, #0xc
  405248:	mov	w2, #0x100                 	// #256
  40524c:	mov	x1, x23
  405250:	bl	402370 <mbstowcs@plt>
  405254:	cbz	x0, 4052dc <ferror@plt+0x291c>
  405258:	add	x0, sp, #0xc
  40525c:	mov	w1, #0x100                 	// #256
  405260:	str	wzr, [sp, #1036]
  405264:	bl	402520 <wcswidth@plt>
  405268:	mov	w21, w0
  40526c:	cmp	w21, #0x1
  405270:	b.ge	4052f0 <ferror@plt+0x2930>  // b.tcont
  405274:	b	40527c <ferror@plt+0x28bc>
  405278:	mov	w21, wzr
  40527c:	adrp	x1, 408000 <ferror@plt+0x5640>
  405280:	add	x0, x20, #0x8
  405284:	add	x1, x1, #0x5bd
  405288:	mov	x2, x22
  40528c:	bl	402480 <asprintf@plt>
  405290:	tbnz	w0, #31, 405300 <ferror@plt+0x2940>
  405294:	ldr	x9, [x19]
  405298:	cbz	x9, 4052b8 <ferror@plt+0x28f8>
  40529c:	mov	x8, x9
  4052a0:	ldr	x9, [x9, #16]
  4052a4:	cbnz	x9, 405298 <ferror@plt+0x28d8>
  4052a8:	cmp	w21, #0x0
  4052ac:	str	x20, [x8, #16]!
  4052b0:	b.gt	405310 <ferror@plt+0x2950>
  4052b4:	b	4052c8 <ferror@plt+0x2908>
  4052b8:	mov	x8, x19
  4052bc:	cmp	w21, #0x0
  4052c0:	str	x20, [x8]
  4052c4:	b.gt	405310 <ferror@plt+0x2950>
  4052c8:	ldr	x0, [x20, #8]
  4052cc:	cbz	x0, 40530c <ferror@plt+0x294c>
  4052d0:	bl	402350 <strlen@plt>
  4052d4:	mov	x21, x0
  4052d8:	b	405310 <ferror@plt+0x2950>
  4052dc:	mov	x0, x23
  4052e0:	bl	402350 <strlen@plt>
  4052e4:	mov	x21, x0
  4052e8:	cmp	w21, #0x1
  4052ec:	b.lt	40527c <ferror@plt+0x28bc>  // b.tstop
  4052f0:	mov	x0, x23
  4052f4:	bl	402610 <strdup@plt>
  4052f8:	str	x0, [x20, #8]
  4052fc:	cbnz	x0, 405294 <ferror@plt+0x28d4>
  405300:	mov	x0, x20
  405304:	bl	402720 <free@plt>
  405308:	b	405320 <ferror@plt+0x2960>
  40530c:	mov	w21, wzr
  405310:	ldr	w8, [x19, #8]
  405314:	cmp	w8, w21
  405318:	csel	w8, w21, w8, lt  // lt = tstop
  40531c:	str	w8, [x19, #8]
  405320:	add	sp, sp, #0x410
  405324:	ldp	x20, x19, [sp, #48]
  405328:	ldp	x22, x21, [sp, #32]
  40532c:	ldp	x28, x23, [sp, #16]
  405330:	ldp	x29, x30, [sp], #64
  405334:	ret
  405338:	stp	x29, x30, [sp, #-32]!
  40533c:	stp	x20, x19, [sp, #16]
  405340:	mov	x19, x1
  405344:	mov	x20, x0
  405348:	mov	x29, sp
  40534c:	cbz	x0, 40536c <ferror@plt+0x29ac>
  405350:	ldr	x8, [x20]
  405354:	cbz	x8, 40536c <ferror@plt+0x29ac>
  405358:	ldr	x9, [x8]
  40535c:	cmp	x9, x19
  405360:	b.eq	405398 <ferror@plt+0x29d8>  // b.none
  405364:	ldr	x8, [x8, #16]
  405368:	cbnz	x8, 405358 <ferror@plt+0x2998>
  40536c:	mov	w0, w19
  405370:	bl	402940 <getgrgid@plt>
  405374:	cbz	x0, 405380 <ferror@plt+0x29c0>
  405378:	ldr	x1, [x0]
  40537c:	b	405384 <ferror@plt+0x29c4>
  405380:	mov	x1, xzr
  405384:	mov	x0, x20
  405388:	mov	x2, x19
  40538c:	ldp	x20, x19, [sp, #16]
  405390:	ldp	x29, x30, [sp], #32
  405394:	b	405204 <ferror@plt+0x2844>
  405398:	ldp	x20, x19, [sp, #16]
  40539c:	ldp	x29, x30, [sp], #32
  4053a0:	ret
  4053a4:	adrp	x8, 419000 <ferror@plt+0x16640>
  4053a8:	str	w0, [x8, #884]
  4053ac:	ret
  4053b0:	sub	sp, sp, #0x70
  4053b4:	stp	x29, x30, [sp, #16]
  4053b8:	stp	x28, x27, [sp, #32]
  4053bc:	stp	x26, x25, [sp, #48]
  4053c0:	stp	x24, x23, [sp, #64]
  4053c4:	stp	x22, x21, [sp, #80]
  4053c8:	stp	x20, x19, [sp, #96]
  4053cc:	add	x29, sp, #0x10
  4053d0:	str	xzr, [x1]
  4053d4:	cbz	x0, 405418 <ferror@plt+0x2a58>
  4053d8:	ldrb	w22, [x0]
  4053dc:	mov	x20, x0
  4053e0:	cbz	x22, 405418 <ferror@plt+0x2a58>
  4053e4:	mov	x21, x2
  4053e8:	mov	x19, x1
  4053ec:	bl	4026f0 <__ctype_b_loc@plt>
  4053f0:	ldr	x8, [x0]
  4053f4:	mov	x23, x0
  4053f8:	ldrh	w9, [x8, x22, lsl #1]
  4053fc:	tbz	w9, #13, 405410 <ferror@plt+0x2a50>
  405400:	add	x9, x20, #0x1
  405404:	ldrb	w22, [x9], #1
  405408:	ldrh	w10, [x8, x22, lsl #1]
  40540c:	tbnz	w10, #13, 405404 <ferror@plt+0x2a44>
  405410:	cmp	w22, #0x2d
  405414:	b.ne	40544c <ferror@plt+0x2a8c>  // b.any
  405418:	mov	w22, #0xffffffea            	// #-22
  40541c:	neg	w19, w22
  405420:	bl	402910 <__errno_location@plt>
  405424:	str	w19, [x0]
  405428:	mov	w0, w22
  40542c:	ldp	x20, x19, [sp, #96]
  405430:	ldp	x22, x21, [sp, #80]
  405434:	ldp	x24, x23, [sp, #64]
  405438:	ldp	x26, x25, [sp, #48]
  40543c:	ldp	x28, x27, [sp, #32]
  405440:	ldp	x29, x30, [sp, #16]
  405444:	add	sp, sp, #0x70
  405448:	ret
  40544c:	bl	402910 <__errno_location@plt>
  405450:	mov	x24, x0
  405454:	str	wzr, [x0]
  405458:	add	x1, sp, #0x8
  40545c:	mov	x0, x20
  405460:	mov	w2, wzr
  405464:	mov	w3, wzr
  405468:	str	xzr, [sp, #8]
  40546c:	bl	4025c0 <__strtoul_internal@plt>
  405470:	ldr	x25, [sp, #8]
  405474:	ldr	w8, [x24]
  405478:	cmp	x25, x20
  40547c:	b.eq	4055fc <ferror@plt+0x2c3c>  // b.none
  405480:	add	x9, x0, #0x1
  405484:	mov	x20, x0
  405488:	cmp	x9, #0x1
  40548c:	b.hi	405494 <ferror@plt+0x2ad4>  // b.pmore
  405490:	cbnz	w8, 405600 <ferror@plt+0x2c40>
  405494:	cbz	x25, 40560c <ferror@plt+0x2c4c>
  405498:	ldrb	w8, [x25]
  40549c:	cbz	w8, 40560c <ferror@plt+0x2c4c>
  4054a0:	mov	w27, wzr
  4054a4:	mov	x28, xzr
  4054a8:	b	4054b8 <ferror@plt+0x2af8>
  4054ac:	mov	x28, xzr
  4054b0:	str	x22, [sp, #8]
  4054b4:	mov	x25, x22
  4054b8:	ldrb	w8, [x25, #1]
  4054bc:	cmp	w8, #0x61
  4054c0:	b.le	4054f0 <ferror@plt+0x2b30>
  4054c4:	cmp	w8, #0x62
  4054c8:	b.eq	4054f8 <ferror@plt+0x2b38>  // b.none
  4054cc:	cmp	w8, #0x69
  4054d0:	b.ne	405508 <ferror@plt+0x2b48>  // b.any
  4054d4:	ldrb	w8, [x25, #2]
  4054d8:	orr	w8, w8, #0x20
  4054dc:	cmp	w8, #0x62
  4054e0:	b.ne	405508 <ferror@plt+0x2b48>  // b.any
  4054e4:	ldrb	w8, [x25, #3]
  4054e8:	cbnz	w8, 405508 <ferror@plt+0x2b48>
  4054ec:	b	40561c <ferror@plt+0x2c5c>
  4054f0:	cmp	w8, #0x42
  4054f4:	b.ne	405504 <ferror@plt+0x2b44>  // b.any
  4054f8:	ldrb	w8, [x25, #2]
  4054fc:	cbnz	w8, 405508 <ferror@plt+0x2b48>
  405500:	b	405624 <ferror@plt+0x2c64>
  405504:	cbz	w8, 40561c <ferror@plt+0x2c5c>
  405508:	bl	4024b0 <localeconv@plt>
  40550c:	cbz	x0, 40552c <ferror@plt+0x2b6c>
  405510:	ldr	x22, [x0]
  405514:	cbz	x22, 405538 <ferror@plt+0x2b78>
  405518:	mov	x0, x22
  40551c:	bl	402350 <strlen@plt>
  405520:	mov	x26, x0
  405524:	mov	w8, #0x1                   	// #1
  405528:	b	405540 <ferror@plt+0x2b80>
  40552c:	mov	w8, wzr
  405530:	mov	x22, xzr
  405534:	b	40553c <ferror@plt+0x2b7c>
  405538:	mov	w8, wzr
  40553c:	mov	x26, xzr
  405540:	cbnz	x28, 405418 <ferror@plt+0x2a58>
  405544:	ldrb	w9, [x25]
  405548:	eor	w8, w8, #0x1
  40554c:	cmp	w9, #0x0
  405550:	cset	w9, eq  // eq = none
  405554:	orr	w8, w8, w9
  405558:	tbnz	w8, #0, 405418 <ferror@plt+0x2a58>
  40555c:	mov	x0, x22
  405560:	mov	x1, x25
  405564:	mov	x2, x26
  405568:	bl	402540 <strncmp@plt>
  40556c:	cbnz	w0, 405418 <ferror@plt+0x2a58>
  405570:	add	x22, x25, x26
  405574:	ldrb	w8, [x22]
  405578:	cmp	w8, #0x30
  40557c:	b.ne	405590 <ferror@plt+0x2bd0>  // b.any
  405580:	ldrb	w8, [x22, #1]!
  405584:	add	w27, w27, #0x1
  405588:	cmp	w8, #0x30
  40558c:	b.eq	405580 <ferror@plt+0x2bc0>  // b.none
  405590:	ldr	x9, [x23]
  405594:	sxtb	x8, w8
  405598:	ldrh	w8, [x9, x8, lsl #1]
  40559c:	tbz	w8, #11, 4054ac <ferror@plt+0x2aec>
  4055a0:	add	x1, sp, #0x8
  4055a4:	mov	x0, x22
  4055a8:	mov	w2, wzr
  4055ac:	mov	w3, wzr
  4055b0:	str	wzr, [x24]
  4055b4:	str	xzr, [sp, #8]
  4055b8:	bl	4025c0 <__strtoul_internal@plt>
  4055bc:	ldr	x25, [sp, #8]
  4055c0:	ldr	w8, [x24]
  4055c4:	cmp	x25, x22
  4055c8:	b.eq	4055fc <ferror@plt+0x2c3c>  // b.none
  4055cc:	add	x9, x0, #0x1
  4055d0:	cmp	x9, #0x1
  4055d4:	b.hi	4055dc <ferror@plt+0x2c1c>  // b.pmore
  4055d8:	cbnz	w8, 405600 <ferror@plt+0x2c40>
  4055dc:	mov	x28, xzr
  4055e0:	cbz	x0, 4054b8 <ferror@plt+0x2af8>
  4055e4:	cbz	x25, 405418 <ferror@plt+0x2a58>
  4055e8:	ldrb	w8, [x25]
  4055ec:	mov	w22, #0xffffffea            	// #-22
  4055f0:	mov	x28, x0
  4055f4:	cbnz	w8, 4054b8 <ferror@plt+0x2af8>
  4055f8:	b	40541c <ferror@plt+0x2a5c>
  4055fc:	cbz	w8, 405418 <ferror@plt+0x2a58>
  405600:	neg	w22, w8
  405604:	tbz	w22, #31, 405428 <ferror@plt+0x2a68>
  405608:	b	40541c <ferror@plt+0x2a5c>
  40560c:	mov	w22, wzr
  405610:	str	x20, [x19]
  405614:	tbz	w22, #31, 405428 <ferror@plt+0x2a68>
  405618:	b	40541c <ferror@plt+0x2a5c>
  40561c:	mov	w24, #0x400                 	// #1024
  405620:	b	405628 <ferror@plt+0x2c68>
  405624:	mov	w24, #0x3e8                 	// #1000
  405628:	ldrsb	w22, [x25]
  40562c:	adrp	x23, 408000 <ferror@plt+0x5640>
  405630:	add	x23, x23, #0x5cd
  405634:	mov	w2, #0x9                   	// #9
  405638:	mov	x0, x23
  40563c:	mov	w1, w22
  405640:	bl	402840 <memchr@plt>
  405644:	cbnz	x0, 405664 <ferror@plt+0x2ca4>
  405648:	adrp	x23, 408000 <ferror@plt+0x5640>
  40564c:	add	x23, x23, #0x5d6
  405650:	mov	w2, #0x9                   	// #9
  405654:	mov	x0, x23
  405658:	mov	w1, w22
  40565c:	bl	402840 <memchr@plt>
  405660:	cbz	x0, 405418 <ferror@plt+0x2a58>
  405664:	sub	w8, w0, w23
  405668:	adds	w8, w8, #0x1
  40566c:	b.cs	405690 <ferror@plt+0x2cd0>  // b.hs, b.nlast
  405670:	mvn	w9, w0
  405674:	add	w9, w9, w23
  405678:	umulh	x10, x24, x20
  40567c:	cmp	xzr, x10
  405680:	b.ne	405698 <ferror@plt+0x2cd8>  // b.any
  405684:	adds	w9, w9, #0x1
  405688:	mul	x20, x20, x24
  40568c:	b.cc	405678 <ferror@plt+0x2cb8>  // b.lo, b.ul, b.last
  405690:	mov	w22, wzr
  405694:	b	40569c <ferror@plt+0x2cdc>
  405698:	mov	w22, #0xffffffde            	// #-34
  40569c:	cbz	x21, 4056a4 <ferror@plt+0x2ce4>
  4056a0:	str	w8, [x21]
  4056a4:	cbz	x28, 405610 <ferror@plt+0x2c50>
  4056a8:	cbz	w8, 405610 <ferror@plt+0x2c50>
  4056ac:	mvn	w8, w0
  4056b0:	add	w9, w8, w23
  4056b4:	mov	w8, #0x1                   	// #1
  4056b8:	umulh	x10, x24, x8
  4056bc:	cmp	xzr, x10
  4056c0:	b.ne	4056d0 <ferror@plt+0x2d10>  // b.any
  4056c4:	adds	w9, w9, #0x1
  4056c8:	mul	x8, x8, x24
  4056cc:	b.cc	4056b8 <ferror@plt+0x2cf8>  // b.lo, b.ul, b.last
  4056d0:	mov	w9, #0xa                   	// #10
  4056d4:	cmp	x28, #0xb
  4056d8:	b.cc	4056ec <ferror@plt+0x2d2c>  // b.lo, b.ul, b.last
  4056dc:	add	x9, x9, x9, lsl #2
  4056e0:	lsl	x9, x9, #1
  4056e4:	cmp	x9, x28
  4056e8:	b.cc	4056dc <ferror@plt+0x2d1c>  // b.lo, b.ul, b.last
  4056ec:	cmp	w27, #0x1
  4056f0:	b.lt	40579c <ferror@plt+0x2ddc>  // b.tstop
  4056f4:	cmp	w27, #0x3
  4056f8:	b.hi	405704 <ferror@plt+0x2d44>  // b.pmore
  4056fc:	mov	w10, wzr
  405700:	b	405788 <ferror@plt+0x2dc8>
  405704:	mov	w10, #0x1                   	// #1
  405708:	dup	v0.2d, x10
  40570c:	and	w10, w27, #0xfffffffc
  405710:	mov	v1.16b, v0.16b
  405714:	mov	v1.d[0], x9
  405718:	mov	w9, w10
  40571c:	fmov	x12, d1
  405720:	mov	x11, v1.d[1]
  405724:	add	x12, x12, x12, lsl #2
  405728:	fmov	x13, d0
  40572c:	lsl	x12, x12, #1
  405730:	add	x11, x11, x11, lsl #2
  405734:	add	x13, x13, x13, lsl #2
  405738:	mov	x14, v0.d[1]
  40573c:	fmov	d1, x12
  405740:	lsl	x11, x11, #1
  405744:	lsl	x13, x13, #1
  405748:	mov	v1.d[1], x11
  40574c:	add	x11, x14, x14, lsl #2
  405750:	fmov	d0, x13
  405754:	lsl	x11, x11, #1
  405758:	subs	w9, w9, #0x4
  40575c:	mov	v0.d[1], x11
  405760:	b.ne	40571c <ferror@plt+0x2d5c>  // b.any
  405764:	mov	x9, v1.d[1]
  405768:	mov	x11, v0.d[1]
  40576c:	fmov	x12, d1
  405770:	fmov	x13, d0
  405774:	mul	x12, x13, x12
  405778:	mul	x9, x11, x9
  40577c:	cmp	w27, w10
  405780:	mul	x9, x12, x9
  405784:	b.eq	40579c <ferror@plt+0x2ddc>  // b.none
  405788:	sub	w10, w27, w10
  40578c:	add	x9, x9, x9, lsl #2
  405790:	subs	w10, w10, #0x1
  405794:	lsl	x9, x9, #1
  405798:	b.ne	40578c <ferror@plt+0x2dcc>  // b.any
  40579c:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4057a0:	mov	w12, #0x1                   	// #1
  4057a4:	movk	x10, #0xcccd
  4057a8:	mov	w11, #0xa                   	// #10
  4057ac:	b	4057c0 <ferror@plt+0x2e00>
  4057b0:	cmp	x28, #0x9
  4057b4:	mov	x28, x13
  4057b8:	mov	x12, x14
  4057bc:	b.ls	405610 <ferror@plt+0x2c50>  // b.plast
  4057c0:	umulh	x13, x28, x10
  4057c4:	lsr	x13, x13, #3
  4057c8:	add	x14, x12, x12, lsl #2
  4057cc:	msub	x15, x13, x11, x28
  4057d0:	lsl	x14, x14, #1
  4057d4:	cbz	x15, 4057b0 <ferror@plt+0x2df0>
  4057d8:	udiv	x12, x9, x12
  4057dc:	udiv	x12, x12, x15
  4057e0:	udiv	x12, x8, x12
  4057e4:	add	x20, x12, x20
  4057e8:	b	4057b0 <ferror@plt+0x2df0>
  4057ec:	mov	x2, xzr
  4057f0:	b	4053b0 <ferror@plt+0x29f0>
  4057f4:	stp	x29, x30, [sp, #-48]!
  4057f8:	stp	x20, x19, [sp, #32]
  4057fc:	mov	x20, x1
  405800:	mov	x19, x0
  405804:	str	x21, [sp, #16]
  405808:	mov	x29, sp
  40580c:	cbz	x0, 405840 <ferror@plt+0x2e80>
  405810:	ldrb	w21, [x19]
  405814:	mov	x8, x19
  405818:	cbz	w21, 405844 <ferror@plt+0x2e84>
  40581c:	bl	4026f0 <__ctype_b_loc@plt>
  405820:	ldr	x9, [x0]
  405824:	mov	x8, x19
  405828:	and	x10, x21, #0xff
  40582c:	ldrh	w10, [x9, x10, lsl #1]
  405830:	tbz	w10, #11, 405844 <ferror@plt+0x2e84>
  405834:	ldrb	w21, [x8, #1]!
  405838:	cbnz	w21, 405828 <ferror@plt+0x2e68>
  40583c:	b	405844 <ferror@plt+0x2e84>
  405840:	mov	x8, xzr
  405844:	cbz	x20, 40584c <ferror@plt+0x2e8c>
  405848:	str	x8, [x20]
  40584c:	cmp	x8, x19
  405850:	b.ls	405870 <ferror@plt+0x2eb0>  // b.plast
  405854:	ldrb	w8, [x8]
  405858:	cmp	w8, #0x0
  40585c:	cset	w0, eq  // eq = none
  405860:	ldp	x20, x19, [sp, #32]
  405864:	ldr	x21, [sp, #16]
  405868:	ldp	x29, x30, [sp], #48
  40586c:	ret
  405870:	mov	w0, wzr
  405874:	ldp	x20, x19, [sp, #32]
  405878:	ldr	x21, [sp, #16]
  40587c:	ldp	x29, x30, [sp], #48
  405880:	ret
  405884:	stp	x29, x30, [sp, #-48]!
  405888:	stp	x20, x19, [sp, #32]
  40588c:	mov	x20, x1
  405890:	mov	x19, x0
  405894:	str	x21, [sp, #16]
  405898:	mov	x29, sp
  40589c:	cbz	x0, 4058d0 <ferror@plt+0x2f10>
  4058a0:	ldrb	w21, [x19]
  4058a4:	mov	x8, x19
  4058a8:	cbz	w21, 4058d4 <ferror@plt+0x2f14>
  4058ac:	bl	4026f0 <__ctype_b_loc@plt>
  4058b0:	ldr	x9, [x0]
  4058b4:	mov	x8, x19
  4058b8:	and	x10, x21, #0xff
  4058bc:	ldrh	w10, [x9, x10, lsl #1]
  4058c0:	tbz	w10, #12, 4058d4 <ferror@plt+0x2f14>
  4058c4:	ldrb	w21, [x8, #1]!
  4058c8:	cbnz	w21, 4058b8 <ferror@plt+0x2ef8>
  4058cc:	b	4058d4 <ferror@plt+0x2f14>
  4058d0:	mov	x8, xzr
  4058d4:	cbz	x20, 4058dc <ferror@plt+0x2f1c>
  4058d8:	str	x8, [x20]
  4058dc:	cmp	x8, x19
  4058e0:	b.ls	405900 <ferror@plt+0x2f40>  // b.plast
  4058e4:	ldrb	w8, [x8]
  4058e8:	cmp	w8, #0x0
  4058ec:	cset	w0, eq  // eq = none
  4058f0:	ldp	x20, x19, [sp, #32]
  4058f4:	ldr	x21, [sp, #16]
  4058f8:	ldp	x29, x30, [sp], #48
  4058fc:	ret
  405900:	mov	w0, wzr
  405904:	ldp	x20, x19, [sp, #32]
  405908:	ldr	x21, [sp, #16]
  40590c:	ldp	x29, x30, [sp], #48
  405910:	ret
  405914:	sub	sp, sp, #0x110
  405918:	stp	x29, x30, [sp, #208]
  40591c:	add	x29, sp, #0xd0
  405920:	mov	x8, #0xffffffffffffffd0    	// #-48
  405924:	mov	x9, sp
  405928:	sub	x10, x29, #0x50
  40592c:	stp	x28, x23, [sp, #224]
  405930:	stp	x22, x21, [sp, #240]
  405934:	stp	x20, x19, [sp, #256]
  405938:	mov	x20, x1
  40593c:	mov	x19, x0
  405940:	movk	x8, #0xff80, lsl #32
  405944:	add	x11, x29, #0x40
  405948:	add	x9, x9, #0x80
  40594c:	add	x22, x10, #0x30
  405950:	mov	w23, #0xffffffd0            	// #-48
  405954:	stp	x2, x3, [x29, #-80]
  405958:	stp	x4, x5, [x29, #-64]
  40595c:	stp	x6, x7, [x29, #-48]
  405960:	stp	q1, q2, [sp, #16]
  405964:	stp	q3, q4, [sp, #48]
  405968:	str	q0, [sp]
  40596c:	stp	q5, q6, [sp, #80]
  405970:	str	q7, [sp, #112]
  405974:	stp	x9, x8, [x29, #-16]
  405978:	stp	x11, x22, [x29, #-32]
  40597c:	tbnz	w23, #31, 405988 <ferror@plt+0x2fc8>
  405980:	mov	w8, w23
  405984:	b	4059a0 <ferror@plt+0x2fe0>
  405988:	add	w8, w23, #0x8
  40598c:	cmn	w23, #0x8
  405990:	stur	w8, [x29, #-8]
  405994:	b.gt	4059a0 <ferror@plt+0x2fe0>
  405998:	add	x9, x22, w23, sxtw
  40599c:	b	4059ac <ferror@plt+0x2fec>
  4059a0:	ldur	x9, [x29, #-32]
  4059a4:	add	x10, x9, #0x8
  4059a8:	stur	x10, [x29, #-32]
  4059ac:	ldr	x1, [x9]
  4059b0:	cbz	x1, 405a28 <ferror@plt+0x3068>
  4059b4:	tbnz	w8, #31, 4059c0 <ferror@plt+0x3000>
  4059b8:	mov	w23, w8
  4059bc:	b	4059d8 <ferror@plt+0x3018>
  4059c0:	add	w23, w8, #0x8
  4059c4:	cmn	w8, #0x8
  4059c8:	stur	w23, [x29, #-8]
  4059cc:	b.gt	4059d8 <ferror@plt+0x3018>
  4059d0:	add	x8, x22, w8, sxtw
  4059d4:	b	4059e4 <ferror@plt+0x3024>
  4059d8:	ldur	x8, [x29, #-32]
  4059dc:	add	x9, x8, #0x8
  4059e0:	stur	x9, [x29, #-32]
  4059e4:	ldr	x21, [x8]
  4059e8:	cbz	x21, 405a28 <ferror@plt+0x3068>
  4059ec:	mov	x0, x19
  4059f0:	bl	4026c0 <strcmp@plt>
  4059f4:	cbz	w0, 405a0c <ferror@plt+0x304c>
  4059f8:	mov	x0, x19
  4059fc:	mov	x1, x21
  405a00:	bl	4026c0 <strcmp@plt>
  405a04:	cbnz	w0, 40597c <ferror@plt+0x2fbc>
  405a08:	b	405a10 <ferror@plt+0x3050>
  405a0c:	mov	w0, #0x1                   	// #1
  405a10:	ldp	x20, x19, [sp, #256]
  405a14:	ldp	x22, x21, [sp, #240]
  405a18:	ldp	x28, x23, [sp, #224]
  405a1c:	ldp	x29, x30, [sp, #208]
  405a20:	add	sp, sp, #0x110
  405a24:	ret
  405a28:	adrp	x8, 419000 <ferror@plt+0x16640>
  405a2c:	ldr	w0, [x8, #884]
  405a30:	adrp	x1, 408000 <ferror@plt+0x5640>
  405a34:	add	x1, x1, #0x5df
  405a38:	mov	x2, x20
  405a3c:	mov	x3, x19
  405a40:	bl	4028b0 <errx@plt>
  405a44:	cbz	x1, 405a68 <ferror@plt+0x30a8>
  405a48:	sxtb	w8, w2
  405a4c:	ldrsb	w9, [x0]
  405a50:	cbz	w9, 405a68 <ferror@plt+0x30a8>
  405a54:	cmp	w8, w9
  405a58:	b.eq	405a6c <ferror@plt+0x30ac>  // b.none
  405a5c:	sub	x1, x1, #0x1
  405a60:	add	x0, x0, #0x1
  405a64:	cbnz	x1, 405a4c <ferror@plt+0x308c>
  405a68:	mov	x0, xzr
  405a6c:	ret
  405a70:	stp	x29, x30, [sp, #-32]!
  405a74:	stp	x20, x19, [sp, #16]
  405a78:	mov	x29, sp
  405a7c:	mov	x20, x1
  405a80:	mov	x19, x0
  405a84:	bl	405be0 <ferror@plt+0x3220>
  405a88:	cmp	x0, w0, sxtw
  405a8c:	b.ne	405aa4 <ferror@plt+0x30e4>  // b.any
  405a90:	cmp	w0, w0, sxth
  405a94:	b.ne	405aa4 <ferror@plt+0x30e4>  // b.any
  405a98:	ldp	x20, x19, [sp, #16]
  405a9c:	ldp	x29, x30, [sp], #32
  405aa0:	ret
  405aa4:	bl	402910 <__errno_location@plt>
  405aa8:	mov	w8, #0x22                  	// #34
  405aac:	str	w8, [x0]
  405ab0:	adrp	x8, 419000 <ferror@plt+0x16640>
  405ab4:	ldr	w0, [x8, #884]
  405ab8:	adrp	x1, 408000 <ferror@plt+0x5640>
  405abc:	add	x1, x1, #0x5df
  405ac0:	mov	x2, x20
  405ac4:	mov	x3, x19
  405ac8:	bl	402990 <err@plt>
  405acc:	stp	x29, x30, [sp, #-32]!
  405ad0:	stp	x20, x19, [sp, #16]
  405ad4:	mov	x29, sp
  405ad8:	mov	x20, x1
  405adc:	mov	x19, x0
  405ae0:	bl	405be0 <ferror@plt+0x3220>
  405ae4:	cmp	x0, w0, sxtw
  405ae8:	b.ne	405af8 <ferror@plt+0x3138>  // b.any
  405aec:	ldp	x20, x19, [sp, #16]
  405af0:	ldp	x29, x30, [sp], #32
  405af4:	ret
  405af8:	bl	402910 <__errno_location@plt>
  405afc:	mov	w8, #0x22                  	// #34
  405b00:	str	w8, [x0]
  405b04:	adrp	x8, 419000 <ferror@plt+0x16640>
  405b08:	ldr	w0, [x8, #884]
  405b0c:	adrp	x1, 408000 <ferror@plt+0x5640>
  405b10:	add	x1, x1, #0x5df
  405b14:	mov	x2, x20
  405b18:	mov	x3, x19
  405b1c:	bl	402990 <err@plt>
  405b20:	stp	x29, x30, [sp, #-32]!
  405b24:	mov	w2, #0xa                   	// #10
  405b28:	stp	x20, x19, [sp, #16]
  405b2c:	mov	x29, sp
  405b30:	mov	x20, x1
  405b34:	mov	x19, x0
  405b38:	bl	405d50 <ferror@plt+0x3390>
  405b3c:	lsr	x8, x0, #32
  405b40:	cbnz	x8, 405b58 <ferror@plt+0x3198>
  405b44:	cmp	w0, #0x10, lsl #12
  405b48:	b.cs	405b58 <ferror@plt+0x3198>  // b.hs, b.nlast
  405b4c:	ldp	x20, x19, [sp, #16]
  405b50:	ldp	x29, x30, [sp], #32
  405b54:	ret
  405b58:	bl	402910 <__errno_location@plt>
  405b5c:	mov	w8, #0x22                  	// #34
  405b60:	str	w8, [x0]
  405b64:	adrp	x8, 419000 <ferror@plt+0x16640>
  405b68:	ldr	w0, [x8, #884]
  405b6c:	adrp	x1, 408000 <ferror@plt+0x5640>
  405b70:	add	x1, x1, #0x5df
  405b74:	mov	x2, x20
  405b78:	mov	x3, x19
  405b7c:	bl	402990 <err@plt>
  405b80:	stp	x29, x30, [sp, #-32]!
  405b84:	mov	w2, #0x10                  	// #16
  405b88:	stp	x20, x19, [sp, #16]
  405b8c:	mov	x29, sp
  405b90:	mov	x20, x1
  405b94:	mov	x19, x0
  405b98:	bl	405d50 <ferror@plt+0x3390>
  405b9c:	lsr	x8, x0, #32
  405ba0:	cbnz	x8, 405bb8 <ferror@plt+0x31f8>
  405ba4:	cmp	w0, #0x10, lsl #12
  405ba8:	b.cs	405bb8 <ferror@plt+0x31f8>  // b.hs, b.nlast
  405bac:	ldp	x20, x19, [sp, #16]
  405bb0:	ldp	x29, x30, [sp], #32
  405bb4:	ret
  405bb8:	bl	402910 <__errno_location@plt>
  405bbc:	mov	w8, #0x22                  	// #34
  405bc0:	str	w8, [x0]
  405bc4:	adrp	x8, 419000 <ferror@plt+0x16640>
  405bc8:	ldr	w0, [x8, #884]
  405bcc:	adrp	x1, 408000 <ferror@plt+0x5640>
  405bd0:	add	x1, x1, #0x5df
  405bd4:	mov	x2, x20
  405bd8:	mov	x3, x19
  405bdc:	bl	402990 <err@plt>
  405be0:	stp	x29, x30, [sp, #-48]!
  405be4:	mov	x29, sp
  405be8:	str	x21, [sp, #16]
  405bec:	stp	x20, x19, [sp, #32]
  405bf0:	mov	x20, x1
  405bf4:	mov	x19, x0
  405bf8:	str	xzr, [x29, #24]
  405bfc:	bl	402910 <__errno_location@plt>
  405c00:	str	wzr, [x0]
  405c04:	cbz	x19, 405c58 <ferror@plt+0x3298>
  405c08:	ldrb	w8, [x19]
  405c0c:	cbz	w8, 405c58 <ferror@plt+0x3298>
  405c10:	mov	x21, x0
  405c14:	add	x1, x29, #0x18
  405c18:	mov	w2, #0xa                   	// #10
  405c1c:	mov	x0, x19
  405c20:	mov	w3, wzr
  405c24:	bl	402530 <__strtol_internal@plt>
  405c28:	ldr	w8, [x21]
  405c2c:	cbnz	w8, 405c74 <ferror@plt+0x32b4>
  405c30:	ldr	x8, [x29, #24]
  405c34:	cmp	x8, x19
  405c38:	b.eq	405c58 <ferror@plt+0x3298>  // b.none
  405c3c:	cbz	x8, 405c48 <ferror@plt+0x3288>
  405c40:	ldrb	w8, [x8]
  405c44:	cbnz	w8, 405c58 <ferror@plt+0x3298>
  405c48:	ldp	x20, x19, [sp, #32]
  405c4c:	ldr	x21, [sp, #16]
  405c50:	ldp	x29, x30, [sp], #48
  405c54:	ret
  405c58:	adrp	x8, 419000 <ferror@plt+0x16640>
  405c5c:	ldr	w0, [x8, #884]
  405c60:	adrp	x1, 408000 <ferror@plt+0x5640>
  405c64:	add	x1, x1, #0x5df
  405c68:	mov	x2, x20
  405c6c:	mov	x3, x19
  405c70:	bl	4028b0 <errx@plt>
  405c74:	adrp	x9, 419000 <ferror@plt+0x16640>
  405c78:	ldr	w0, [x9, #884]
  405c7c:	cmp	w8, #0x22
  405c80:	b.ne	405c60 <ferror@plt+0x32a0>  // b.any
  405c84:	adrp	x1, 408000 <ferror@plt+0x5640>
  405c88:	add	x1, x1, #0x5df
  405c8c:	mov	x2, x20
  405c90:	mov	x3, x19
  405c94:	bl	402990 <err@plt>
  405c98:	stp	x29, x30, [sp, #-32]!
  405c9c:	mov	w2, #0xa                   	// #10
  405ca0:	stp	x20, x19, [sp, #16]
  405ca4:	mov	x29, sp
  405ca8:	mov	x20, x1
  405cac:	mov	x19, x0
  405cb0:	bl	405d50 <ferror@plt+0x3390>
  405cb4:	lsr	x8, x0, #32
  405cb8:	cbnz	x8, 405cc8 <ferror@plt+0x3308>
  405cbc:	ldp	x20, x19, [sp, #16]
  405cc0:	ldp	x29, x30, [sp], #32
  405cc4:	ret
  405cc8:	bl	402910 <__errno_location@plt>
  405ccc:	mov	w8, #0x22                  	// #34
  405cd0:	str	w8, [x0]
  405cd4:	adrp	x8, 419000 <ferror@plt+0x16640>
  405cd8:	ldr	w0, [x8, #884]
  405cdc:	adrp	x1, 408000 <ferror@plt+0x5640>
  405ce0:	add	x1, x1, #0x5df
  405ce4:	mov	x2, x20
  405ce8:	mov	x3, x19
  405cec:	bl	402990 <err@plt>
  405cf0:	stp	x29, x30, [sp, #-32]!
  405cf4:	mov	w2, #0x10                  	// #16
  405cf8:	stp	x20, x19, [sp, #16]
  405cfc:	mov	x29, sp
  405d00:	mov	x20, x1
  405d04:	mov	x19, x0
  405d08:	bl	405d50 <ferror@plt+0x3390>
  405d0c:	lsr	x8, x0, #32
  405d10:	cbnz	x8, 405d20 <ferror@plt+0x3360>
  405d14:	ldp	x20, x19, [sp, #16]
  405d18:	ldp	x29, x30, [sp], #32
  405d1c:	ret
  405d20:	bl	402910 <__errno_location@plt>
  405d24:	mov	w8, #0x22                  	// #34
  405d28:	str	w8, [x0]
  405d2c:	adrp	x8, 419000 <ferror@plt+0x16640>
  405d30:	ldr	w0, [x8, #884]
  405d34:	adrp	x1, 408000 <ferror@plt+0x5640>
  405d38:	add	x1, x1, #0x5df
  405d3c:	mov	x2, x20
  405d40:	mov	x3, x19
  405d44:	bl	402990 <err@plt>
  405d48:	mov	w2, #0xa                   	// #10
  405d4c:	b	405d50 <ferror@plt+0x3390>
  405d50:	sub	sp, sp, #0x40
  405d54:	stp	x29, x30, [sp, #16]
  405d58:	stp	x22, x21, [sp, #32]
  405d5c:	stp	x20, x19, [sp, #48]
  405d60:	add	x29, sp, #0x10
  405d64:	mov	w21, w2
  405d68:	mov	x20, x1
  405d6c:	mov	x19, x0
  405d70:	str	xzr, [sp, #8]
  405d74:	bl	402910 <__errno_location@plt>
  405d78:	str	wzr, [x0]
  405d7c:	cbz	x19, 405dd4 <ferror@plt+0x3414>
  405d80:	ldrb	w8, [x19]
  405d84:	cbz	w8, 405dd4 <ferror@plt+0x3414>
  405d88:	mov	x22, x0
  405d8c:	add	x1, sp, #0x8
  405d90:	mov	x0, x19
  405d94:	mov	w2, w21
  405d98:	mov	w3, wzr
  405d9c:	bl	4025c0 <__strtoul_internal@plt>
  405da0:	ldr	w8, [x22]
  405da4:	cbnz	w8, 405df0 <ferror@plt+0x3430>
  405da8:	ldr	x8, [sp, #8]
  405dac:	cmp	x8, x19
  405db0:	b.eq	405dd4 <ferror@plt+0x3414>  // b.none
  405db4:	cbz	x8, 405dc0 <ferror@plt+0x3400>
  405db8:	ldrb	w8, [x8]
  405dbc:	cbnz	w8, 405dd4 <ferror@plt+0x3414>
  405dc0:	ldp	x20, x19, [sp, #48]
  405dc4:	ldp	x22, x21, [sp, #32]
  405dc8:	ldp	x29, x30, [sp, #16]
  405dcc:	add	sp, sp, #0x40
  405dd0:	ret
  405dd4:	adrp	x8, 419000 <ferror@plt+0x16640>
  405dd8:	ldr	w0, [x8, #884]
  405ddc:	adrp	x1, 408000 <ferror@plt+0x5640>
  405de0:	add	x1, x1, #0x5df
  405de4:	mov	x2, x20
  405de8:	mov	x3, x19
  405dec:	bl	4028b0 <errx@plt>
  405df0:	adrp	x9, 419000 <ferror@plt+0x16640>
  405df4:	ldr	w0, [x9, #884]
  405df8:	cmp	w8, #0x22
  405dfc:	b.ne	405ddc <ferror@plt+0x341c>  // b.any
  405e00:	adrp	x1, 408000 <ferror@plt+0x5640>
  405e04:	add	x1, x1, #0x5df
  405e08:	mov	x2, x20
  405e0c:	mov	x3, x19
  405e10:	bl	402990 <err@plt>
  405e14:	mov	w2, #0x10                  	// #16
  405e18:	b	405d50 <ferror@plt+0x3390>
  405e1c:	stp	x29, x30, [sp, #-48]!
  405e20:	mov	x29, sp
  405e24:	str	x21, [sp, #16]
  405e28:	stp	x20, x19, [sp, #32]
  405e2c:	mov	x20, x1
  405e30:	mov	x19, x0
  405e34:	str	xzr, [x29, #24]
  405e38:	bl	402910 <__errno_location@plt>
  405e3c:	str	wzr, [x0]
  405e40:	cbz	x19, 405e8c <ferror@plt+0x34cc>
  405e44:	ldrb	w8, [x19]
  405e48:	cbz	w8, 405e8c <ferror@plt+0x34cc>
  405e4c:	mov	x21, x0
  405e50:	add	x1, x29, #0x18
  405e54:	mov	x0, x19
  405e58:	bl	4023e0 <strtod@plt>
  405e5c:	ldr	w8, [x21]
  405e60:	cbnz	w8, 405ea8 <ferror@plt+0x34e8>
  405e64:	ldr	x8, [x29, #24]
  405e68:	cmp	x8, x19
  405e6c:	b.eq	405e8c <ferror@plt+0x34cc>  // b.none
  405e70:	cbz	x8, 405e7c <ferror@plt+0x34bc>
  405e74:	ldrb	w8, [x8]
  405e78:	cbnz	w8, 405e8c <ferror@plt+0x34cc>
  405e7c:	ldp	x20, x19, [sp, #32]
  405e80:	ldr	x21, [sp, #16]
  405e84:	ldp	x29, x30, [sp], #48
  405e88:	ret
  405e8c:	adrp	x8, 419000 <ferror@plt+0x16640>
  405e90:	ldr	w0, [x8, #884]
  405e94:	adrp	x1, 408000 <ferror@plt+0x5640>
  405e98:	add	x1, x1, #0x5df
  405e9c:	mov	x2, x20
  405ea0:	mov	x3, x19
  405ea4:	bl	4028b0 <errx@plt>
  405ea8:	adrp	x9, 419000 <ferror@plt+0x16640>
  405eac:	ldr	w0, [x9, #884]
  405eb0:	cmp	w8, #0x22
  405eb4:	b.ne	405e94 <ferror@plt+0x34d4>  // b.any
  405eb8:	adrp	x1, 408000 <ferror@plt+0x5640>
  405ebc:	add	x1, x1, #0x5df
  405ec0:	mov	x2, x20
  405ec4:	mov	x3, x19
  405ec8:	bl	402990 <err@plt>
  405ecc:	stp	x29, x30, [sp, #-48]!
  405ed0:	mov	x29, sp
  405ed4:	str	x21, [sp, #16]
  405ed8:	stp	x20, x19, [sp, #32]
  405edc:	mov	x20, x1
  405ee0:	mov	x19, x0
  405ee4:	str	xzr, [x29, #24]
  405ee8:	bl	402910 <__errno_location@plt>
  405eec:	str	wzr, [x0]
  405ef0:	cbz	x19, 405f40 <ferror@plt+0x3580>
  405ef4:	ldrb	w8, [x19]
  405ef8:	cbz	w8, 405f40 <ferror@plt+0x3580>
  405efc:	mov	x21, x0
  405f00:	add	x1, x29, #0x18
  405f04:	mov	w2, #0xa                   	// #10
  405f08:	mov	x0, x19
  405f0c:	bl	402700 <strtol@plt>
  405f10:	ldr	w8, [x21]
  405f14:	cbnz	w8, 405f5c <ferror@plt+0x359c>
  405f18:	ldr	x8, [x29, #24]
  405f1c:	cmp	x8, x19
  405f20:	b.eq	405f40 <ferror@plt+0x3580>  // b.none
  405f24:	cbz	x8, 405f30 <ferror@plt+0x3570>
  405f28:	ldrb	w8, [x8]
  405f2c:	cbnz	w8, 405f40 <ferror@plt+0x3580>
  405f30:	ldp	x20, x19, [sp, #32]
  405f34:	ldr	x21, [sp, #16]
  405f38:	ldp	x29, x30, [sp], #48
  405f3c:	ret
  405f40:	adrp	x8, 419000 <ferror@plt+0x16640>
  405f44:	ldr	w0, [x8, #884]
  405f48:	adrp	x1, 408000 <ferror@plt+0x5640>
  405f4c:	add	x1, x1, #0x5df
  405f50:	mov	x2, x20
  405f54:	mov	x3, x19
  405f58:	bl	4028b0 <errx@plt>
  405f5c:	adrp	x9, 419000 <ferror@plt+0x16640>
  405f60:	ldr	w0, [x9, #884]
  405f64:	cmp	w8, #0x22
  405f68:	b.ne	405f48 <ferror@plt+0x3588>  // b.any
  405f6c:	adrp	x1, 408000 <ferror@plt+0x5640>
  405f70:	add	x1, x1, #0x5df
  405f74:	mov	x2, x20
  405f78:	mov	x3, x19
  405f7c:	bl	402990 <err@plt>
  405f80:	stp	x29, x30, [sp, #-48]!
  405f84:	mov	x29, sp
  405f88:	str	x21, [sp, #16]
  405f8c:	stp	x20, x19, [sp, #32]
  405f90:	mov	x20, x1
  405f94:	mov	x19, x0
  405f98:	str	xzr, [x29, #24]
  405f9c:	bl	402910 <__errno_location@plt>
  405fa0:	str	wzr, [x0]
  405fa4:	cbz	x19, 405ff4 <ferror@plt+0x3634>
  405fa8:	ldrb	w8, [x19]
  405fac:	cbz	w8, 405ff4 <ferror@plt+0x3634>
  405fb0:	mov	x21, x0
  405fb4:	add	x1, x29, #0x18
  405fb8:	mov	w2, #0xa                   	// #10
  405fbc:	mov	x0, x19
  405fc0:	bl	402340 <strtoul@plt>
  405fc4:	ldr	w8, [x21]
  405fc8:	cbnz	w8, 406010 <ferror@plt+0x3650>
  405fcc:	ldr	x8, [x29, #24]
  405fd0:	cmp	x8, x19
  405fd4:	b.eq	405ff4 <ferror@plt+0x3634>  // b.none
  405fd8:	cbz	x8, 405fe4 <ferror@plt+0x3624>
  405fdc:	ldrb	w8, [x8]
  405fe0:	cbnz	w8, 405ff4 <ferror@plt+0x3634>
  405fe4:	ldp	x20, x19, [sp, #32]
  405fe8:	ldr	x21, [sp, #16]
  405fec:	ldp	x29, x30, [sp], #48
  405ff0:	ret
  405ff4:	adrp	x8, 419000 <ferror@plt+0x16640>
  405ff8:	ldr	w0, [x8, #884]
  405ffc:	adrp	x1, 408000 <ferror@plt+0x5640>
  406000:	add	x1, x1, #0x5df
  406004:	mov	x2, x20
  406008:	mov	x3, x19
  40600c:	bl	4028b0 <errx@plt>
  406010:	adrp	x9, 419000 <ferror@plt+0x16640>
  406014:	ldr	w0, [x9, #884]
  406018:	cmp	w8, #0x22
  40601c:	b.ne	405ffc <ferror@plt+0x363c>  // b.any
  406020:	adrp	x1, 408000 <ferror@plt+0x5640>
  406024:	add	x1, x1, #0x5df
  406028:	mov	x2, x20
  40602c:	mov	x3, x19
  406030:	bl	402990 <err@plt>
  406034:	sub	sp, sp, #0x30
  406038:	stp	x20, x19, [sp, #32]
  40603c:	mov	x20, x1
  406040:	add	x1, sp, #0x8
  406044:	mov	x2, xzr
  406048:	stp	x29, x30, [sp, #16]
  40604c:	add	x29, sp, #0x10
  406050:	mov	x19, x0
  406054:	bl	4053b0 <ferror@plt+0x29f0>
  406058:	cbnz	w0, 406070 <ferror@plt+0x36b0>
  40605c:	ldr	x0, [sp, #8]
  406060:	ldp	x20, x19, [sp, #32]
  406064:	ldp	x29, x30, [sp, #16]
  406068:	add	sp, sp, #0x30
  40606c:	ret
  406070:	bl	402910 <__errno_location@plt>
  406074:	adrp	x9, 419000 <ferror@plt+0x16640>
  406078:	ldr	w8, [x0]
  40607c:	ldr	w0, [x9, #884]
  406080:	adrp	x1, 408000 <ferror@plt+0x5640>
  406084:	add	x1, x1, #0x5df
  406088:	mov	x2, x20
  40608c:	mov	x3, x19
  406090:	cbnz	w8, 406098 <ferror@plt+0x36d8>
  406094:	bl	4028b0 <errx@plt>
  406098:	bl	402990 <err@plt>
  40609c:	stp	x29, x30, [sp, #-32]!
  4060a0:	str	x19, [sp, #16]
  4060a4:	mov	x19, x1
  4060a8:	mov	x1, x2
  4060ac:	mov	x29, sp
  4060b0:	bl	405e1c <ferror@plt+0x345c>
  4060b4:	fcvtzs	x8, d0
  4060b8:	mov	x9, #0x848000000000        	// #145685290680320
  4060bc:	movk	x9, #0x412e, lsl #48
  4060c0:	scvtf	d1, x8
  4060c4:	fmov	d2, x9
  4060c8:	fsub	d0, d0, d1
  4060cc:	fmul	d0, d0, d2
  4060d0:	fcvtzs	x9, d0
  4060d4:	stp	x8, x9, [x19]
  4060d8:	ldr	x19, [sp, #16]
  4060dc:	ldp	x29, x30, [sp], #32
  4060e0:	ret
  4060e4:	and	w8, w0, #0xf000
  4060e8:	sub	w8, w8, #0x1, lsl #12
  4060ec:	lsr	w9, w8, #12
  4060f0:	cmp	w9, #0xb
  4060f4:	mov	w8, wzr
  4060f8:	b.hi	40614c <ferror@plt+0x378c>  // b.pmore
  4060fc:	adrp	x10, 408000 <ferror@plt+0x5640>
  406100:	add	x10, x10, #0x5c1
  406104:	adr	x11, 406118 <ferror@plt+0x3758>
  406108:	ldrb	w12, [x10, x9]
  40610c:	add	x11, x11, x12, lsl #2
  406110:	mov	w9, #0x64                  	// #100
  406114:	br	x11
  406118:	mov	w9, #0x70                  	// #112
  40611c:	b	406144 <ferror@plt+0x3784>
  406120:	mov	w9, #0x63                  	// #99
  406124:	b	406144 <ferror@plt+0x3784>
  406128:	mov	w9, #0x62                  	// #98
  40612c:	b	406144 <ferror@plt+0x3784>
  406130:	mov	w9, #0x6c                  	// #108
  406134:	b	406144 <ferror@plt+0x3784>
  406138:	mov	w9, #0x73                  	// #115
  40613c:	b	406144 <ferror@plt+0x3784>
  406140:	mov	w9, #0x2d                  	// #45
  406144:	mov	w8, #0x1                   	// #1
  406148:	strb	w9, [x1]
  40614c:	tst	w0, #0x100
  406150:	mov	w9, #0x72                  	// #114
  406154:	mov	w10, #0x2d                  	// #45
  406158:	add	x11, x1, x8
  40615c:	mov	w12, #0x77                  	// #119
  406160:	csel	w17, w10, w9, eq  // eq = none
  406164:	tst	w0, #0x80
  406168:	mov	w14, #0x53                  	// #83
  40616c:	mov	w15, #0x73                  	// #115
  406170:	mov	w16, #0x78                  	// #120
  406174:	strb	w17, [x11]
  406178:	csel	w17, w10, w12, eq  // eq = none
  40617c:	tst	w0, #0x40
  406180:	orr	x13, x8, #0x2
  406184:	strb	w17, [x11, #1]
  406188:	csel	w11, w15, w14, ne  // ne = any
  40618c:	csel	w17, w16, w10, ne  // ne = any
  406190:	tst	w0, #0x800
  406194:	csel	w11, w17, w11, eq  // eq = none
  406198:	add	x13, x13, x1
  40619c:	tst	w0, #0x20
  4061a0:	strb	w11, [x13]
  4061a4:	csel	w11, w10, w9, eq  // eq = none
  4061a8:	tst	w0, #0x10
  4061ac:	strb	w11, [x13, #1]
  4061b0:	csel	w11, w10, w12, eq  // eq = none
  4061b4:	tst	w0, #0x8
  4061b8:	csel	w14, w15, w14, ne  // ne = any
  4061bc:	csel	w15, w16, w10, ne  // ne = any
  4061c0:	tst	w0, #0x400
  4061c4:	orr	x8, x8, #0x6
  4061c8:	csel	w14, w15, w14, eq  // eq = none
  4061cc:	tst	w0, #0x4
  4061d0:	add	x8, x8, x1
  4061d4:	csel	w9, w10, w9, eq  // eq = none
  4061d8:	tst	w0, #0x2
  4061dc:	mov	w17, #0x54                  	// #84
  4061e0:	strb	w11, [x13, #2]
  4061e4:	mov	w11, #0x74                  	// #116
  4061e8:	strb	w14, [x13, #3]
  4061ec:	strb	w9, [x8]
  4061f0:	csel	w9, w10, w12, eq  // eq = none
  4061f4:	tst	w0, #0x1
  4061f8:	strb	w9, [x8, #1]
  4061fc:	csel	w9, w11, w17, ne  // ne = any
  406200:	csel	w10, w16, w10, ne  // ne = any
  406204:	tst	w0, #0x200
  406208:	csel	w9, w10, w9, eq  // eq = none
  40620c:	mov	x0, x1
  406210:	strb	w9, [x8, #2]
  406214:	strb	wzr, [x8, #3]
  406218:	ret
  40621c:	sub	sp, sp, #0x50
  406220:	add	x8, sp, #0x8
  406224:	stp	x29, x30, [sp, #48]
  406228:	stp	x20, x19, [sp, #64]
  40622c:	add	x29, sp, #0x30
  406230:	tbz	w0, #1, 406240 <ferror@plt+0x3880>
  406234:	orr	x8, x8, #0x1
  406238:	mov	w9, #0x20                  	// #32
  40623c:	strb	w9, [sp, #8]
  406240:	cmp	x1, #0x400
  406244:	b.cs	406258 <ferror@plt+0x3898>  // b.hs, b.nlast
  406248:	mov	w9, #0x42                  	// #66
  40624c:	mov	w19, w1
  406250:	strh	w9, [x8]
  406254:	b	4063b8 <ferror@plt+0x39f8>
  406258:	cmp	x1, #0x100, lsl #12
  40625c:	b.cs	406268 <ferror@plt+0x38a8>  // b.hs, b.nlast
  406260:	mov	w9, #0xa                   	// #10
  406264:	b	4062ac <ferror@plt+0x38ec>
  406268:	lsr	x9, x1, #30
  40626c:	cbnz	x9, 406278 <ferror@plt+0x38b8>
  406270:	mov	w9, #0x14                  	// #20
  406274:	b	4062ac <ferror@plt+0x38ec>
  406278:	lsr	x9, x1, #40
  40627c:	cbnz	x9, 406288 <ferror@plt+0x38c8>
  406280:	mov	w9, #0x1e                  	// #30
  406284:	b	4062ac <ferror@plt+0x38ec>
  406288:	lsr	x9, x1, #50
  40628c:	cbnz	x9, 406298 <ferror@plt+0x38d8>
  406290:	mov	w9, #0x28                  	// #40
  406294:	b	4062ac <ferror@plt+0x38ec>
  406298:	lsr	x9, x1, #60
  40629c:	mov	w10, #0x3c                  	// #60
  4062a0:	cmp	x9, #0x0
  4062a4:	mov	w9, #0x32                  	// #50
  4062a8:	csel	w9, w9, w10, eq  // eq = none
  4062ac:	mov	w10, #0xcccd                	// #52429
  4062b0:	movk	w10, #0xcccc, lsl #16
  4062b4:	adrp	x11, 408000 <ferror@plt+0x5640>
  4062b8:	umull	x10, w9, w10
  4062bc:	add	x11, x11, #0x5e8
  4062c0:	lsr	x10, x10, #35
  4062c4:	ldrb	w12, [x11, x10]
  4062c8:	mov	x10, #0xffffffffffffffff    	// #-1
  4062cc:	lsl	x10, x10, x9
  4062d0:	mov	x11, x8
  4062d4:	lsr	x19, x1, x9
  4062d8:	bic	x10, x1, x10
  4062dc:	strb	w12, [x11], #1
  4062e0:	tbz	w0, #0, 4062f8 <ferror@plt+0x3938>
  4062e4:	cmp	w9, #0xa
  4062e8:	b.cc	4062f8 <ferror@plt+0x3938>  // b.lo, b.ul, b.last
  4062ec:	mov	w11, #0x4269                	// #17001
  4062f0:	sturh	w11, [x8, #1]
  4062f4:	add	x11, x8, #0x3
  4062f8:	strb	wzr, [x11]
  4062fc:	cbz	x10, 4063b8 <ferror@plt+0x39f8>
  406300:	sub	w8, w9, #0xa
  406304:	lsr	x8, x10, x8
  406308:	tbnz	w0, #2, 406320 <ferror@plt+0x3960>
  40630c:	sub	x9, x8, #0x3b6
  406310:	cmp	x9, #0x64
  406314:	b.cs	406394 <ferror@plt+0x39d4>  // b.hs, b.nlast
  406318:	add	w19, w19, #0x1
  40631c:	b	4063b8 <ferror@plt+0x39f8>
  406320:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  406324:	add	x8, x8, #0x5
  406328:	movk	x9, #0xcccd
  40632c:	umulh	x10, x8, x9
  406330:	lsr	x20, x10, #3
  406334:	mul	x9, x20, x9
  406338:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40633c:	ror	x9, x9, #1
  406340:	movk	x10, #0x1999, lsl #48
  406344:	cmp	x9, x10
  406348:	b.ls	406398 <ferror@plt+0x39d8>  // b.plast
  40634c:	cbz	x20, 4063b8 <ferror@plt+0x39f8>
  406350:	bl	4024b0 <localeconv@plt>
  406354:	cbz	x0, 406368 <ferror@plt+0x39a8>
  406358:	ldr	x4, [x0]
  40635c:	cbz	x4, 406368 <ferror@plt+0x39a8>
  406360:	ldrb	w8, [x4]
  406364:	cbnz	w8, 406370 <ferror@plt+0x39b0>
  406368:	adrp	x4, 408000 <ferror@plt+0x5640>
  40636c:	add	x4, x4, #0x5f0
  406370:	adrp	x2, 408000 <ferror@plt+0x5640>
  406374:	add	x2, x2, #0x5f2
  406378:	add	x0, sp, #0x10
  40637c:	add	x6, sp, #0x8
  406380:	mov	w1, #0x20                  	// #32
  406384:	mov	w3, w19
  406388:	mov	x5, x20
  40638c:	bl	4024a0 <snprintf@plt>
  406390:	b	4063d4 <ferror@plt+0x3a14>
  406394:	add	x8, x8, #0x32
  406398:	mov	x9, #0xf5c3                	// #62915
  40639c:	movk	x9, #0x5c28, lsl #16
  4063a0:	movk	x9, #0xc28f, lsl #32
  4063a4:	lsr	x8, x8, #2
  4063a8:	movk	x9, #0x28f5, lsl #48
  4063ac:	umulh	x8, x8, x9
  4063b0:	lsr	x20, x8, #2
  4063b4:	cbnz	x20, 406350 <ferror@plt+0x3990>
  4063b8:	adrp	x2, 408000 <ferror@plt+0x5640>
  4063bc:	add	x2, x2, #0x5fc
  4063c0:	add	x0, sp, #0x10
  4063c4:	add	x4, sp, #0x8
  4063c8:	mov	w1, #0x20                  	// #32
  4063cc:	mov	w3, w19
  4063d0:	bl	4024a0 <snprintf@plt>
  4063d4:	add	x0, sp, #0x10
  4063d8:	bl	402610 <strdup@plt>
  4063dc:	ldp	x20, x19, [sp, #64]
  4063e0:	ldp	x29, x30, [sp, #48]
  4063e4:	add	sp, sp, #0x50
  4063e8:	ret
  4063ec:	stp	x29, x30, [sp, #-64]!
  4063f0:	stp	x24, x23, [sp, #16]
  4063f4:	stp	x22, x21, [sp, #32]
  4063f8:	stp	x20, x19, [sp, #48]
  4063fc:	mov	x29, sp
  406400:	cbz	x0, 4064bc <ferror@plt+0x3afc>
  406404:	mov	x19, x3
  406408:	mov	x9, x0
  40640c:	mov	w0, #0xffffffff            	// #-1
  406410:	cbz	x3, 4064c0 <ferror@plt+0x3b00>
  406414:	mov	x20, x2
  406418:	cbz	x2, 4064c0 <ferror@plt+0x3b00>
  40641c:	mov	x21, x1
  406420:	cbz	x1, 4064c0 <ferror@plt+0x3b00>
  406424:	ldrb	w10, [x9]
  406428:	cbz	w10, 4064c0 <ferror@plt+0x3b00>
  40642c:	mov	x23, xzr
  406430:	mov	x8, xzr
  406434:	add	x22, x9, #0x1
  406438:	b	40644c <ferror@plt+0x3a8c>
  40643c:	mov	x0, x23
  406440:	add	x22, x22, #0x1
  406444:	mov	x23, x0
  406448:	cbz	w10, 4064c0 <ferror@plt+0x3b00>
  40644c:	cmp	x23, x20
  406450:	b.cs	4064d4 <ferror@plt+0x3b14>  // b.hs, b.nlast
  406454:	and	w11, w10, #0xff
  406458:	ldrb	w10, [x22]
  40645c:	sub	x9, x22, #0x1
  406460:	cmp	x8, #0x0
  406464:	csel	x8, x9, x8, eq  // eq = none
  406468:	cmp	w11, #0x2c
  40646c:	csel	x9, x9, xzr, eq  // eq = none
  406470:	cmp	w10, #0x0
  406474:	csel	x24, x22, x9, eq  // eq = none
  406478:	cbz	x8, 40643c <ferror@plt+0x3a7c>
  40647c:	cbz	x24, 40643c <ferror@plt+0x3a7c>
  406480:	subs	x1, x24, x8
  406484:	b.ls	4064bc <ferror@plt+0x3afc>  // b.plast
  406488:	mov	x0, x8
  40648c:	blr	x19
  406490:	cmn	w0, #0x1
  406494:	b.eq	4064bc <ferror@plt+0x3afc>  // b.none
  406498:	str	w0, [x21, x23, lsl #2]
  40649c:	ldrb	w8, [x24]
  4064a0:	add	x0, x23, #0x1
  4064a4:	cbz	w8, 4064c0 <ferror@plt+0x3b00>
  4064a8:	ldrb	w10, [x22], #1
  4064ac:	mov	x8, xzr
  4064b0:	mov	x23, x0
  4064b4:	cbnz	w10, 40644c <ferror@plt+0x3a8c>
  4064b8:	b	4064c0 <ferror@plt+0x3b00>
  4064bc:	mov	w0, #0xffffffff            	// #-1
  4064c0:	ldp	x20, x19, [sp, #48]
  4064c4:	ldp	x22, x21, [sp, #32]
  4064c8:	ldp	x24, x23, [sp, #16]
  4064cc:	ldp	x29, x30, [sp], #64
  4064d0:	ret
  4064d4:	mov	w0, #0xfffffffe            	// #-2
  4064d8:	b	4064c0 <ferror@plt+0x3b00>
  4064dc:	stp	x29, x30, [sp, #-80]!
  4064e0:	str	x25, [sp, #16]
  4064e4:	stp	x24, x23, [sp, #32]
  4064e8:	stp	x22, x21, [sp, #48]
  4064ec:	stp	x20, x19, [sp, #64]
  4064f0:	mov	x29, sp
  4064f4:	cbz	x0, 40651c <ferror@plt+0x3b5c>
  4064f8:	mov	x19, x3
  4064fc:	mov	x9, x0
  406500:	mov	w0, #0xffffffff            	// #-1
  406504:	cbz	x3, 406520 <ferror@plt+0x3b60>
  406508:	ldrb	w8, [x9]
  40650c:	cbz	w8, 406520 <ferror@plt+0x3b60>
  406510:	ldr	x11, [x19]
  406514:	cmp	x11, x2
  406518:	b.ls	406538 <ferror@plt+0x3b78>  // b.plast
  40651c:	mov	w0, #0xffffffff            	// #-1
  406520:	ldp	x20, x19, [sp, #64]
  406524:	ldp	x22, x21, [sp, #48]
  406528:	ldp	x24, x23, [sp, #32]
  40652c:	ldr	x25, [sp, #16]
  406530:	ldp	x29, x30, [sp], #80
  406534:	ret
  406538:	mov	x20, x4
  40653c:	cmp	w8, #0x2b
  406540:	b.ne	40654c <ferror@plt+0x3b8c>  // b.any
  406544:	add	x9, x9, #0x1
  406548:	b	406554 <ferror@plt+0x3b94>
  40654c:	mov	x11, xzr
  406550:	str	xzr, [x19]
  406554:	mov	w0, #0xffffffff            	// #-1
  406558:	cbz	x20, 406520 <ferror@plt+0x3b60>
  40655c:	sub	x21, x2, x11
  406560:	cbz	x21, 406520 <ferror@plt+0x3b60>
  406564:	cbz	x1, 406520 <ferror@plt+0x3b60>
  406568:	ldrb	w10, [x9]
  40656c:	cbz	w10, 406520 <ferror@plt+0x3b60>
  406570:	mov	x24, xzr
  406574:	mov	x8, xzr
  406578:	add	x22, x1, x11, lsl #2
  40657c:	add	x23, x9, #0x1
  406580:	b	406594 <ferror@plt+0x3bd4>
  406584:	mov	x0, x24
  406588:	add	x23, x23, #0x1
  40658c:	mov	x24, x0
  406590:	cbz	w10, 406600 <ferror@plt+0x3c40>
  406594:	cmp	x24, x21
  406598:	b.cs	406618 <ferror@plt+0x3c58>  // b.hs, b.nlast
  40659c:	and	w11, w10, #0xff
  4065a0:	ldrb	w10, [x23]
  4065a4:	sub	x9, x23, #0x1
  4065a8:	cmp	x8, #0x0
  4065ac:	csel	x8, x9, x8, eq  // eq = none
  4065b0:	cmp	w11, #0x2c
  4065b4:	csel	x9, x9, xzr, eq  // eq = none
  4065b8:	cmp	w10, #0x0
  4065bc:	csel	x25, x23, x9, eq  // eq = none
  4065c0:	cbz	x8, 406584 <ferror@plt+0x3bc4>
  4065c4:	cbz	x25, 406584 <ferror@plt+0x3bc4>
  4065c8:	subs	x1, x25, x8
  4065cc:	b.ls	40651c <ferror@plt+0x3b5c>  // b.plast
  4065d0:	mov	x0, x8
  4065d4:	blr	x20
  4065d8:	cmn	w0, #0x1
  4065dc:	b.eq	40651c <ferror@plt+0x3b5c>  // b.none
  4065e0:	str	w0, [x22, x24, lsl #2]
  4065e4:	ldrb	w8, [x25]
  4065e8:	add	x0, x24, #0x1
  4065ec:	cbz	w8, 406600 <ferror@plt+0x3c40>
  4065f0:	ldrb	w10, [x23], #1
  4065f4:	mov	x8, xzr
  4065f8:	mov	x24, x0
  4065fc:	cbnz	w10, 406594 <ferror@plt+0x3bd4>
  406600:	cmp	w0, #0x1
  406604:	b.lt	406520 <ferror@plt+0x3b60>  // b.tstop
  406608:	ldr	x8, [x19]
  40660c:	add	x8, x8, w0, uxtw
  406610:	str	x8, [x19]
  406614:	b	406520 <ferror@plt+0x3b60>
  406618:	mov	w0, #0xfffffffe            	// #-2
  40661c:	b	406520 <ferror@plt+0x3b60>
  406620:	stp	x29, x30, [sp, #-64]!
  406624:	mov	x8, x0
  406628:	mov	w0, #0xffffffea            	// #-22
  40662c:	str	x23, [sp, #16]
  406630:	stp	x22, x21, [sp, #32]
  406634:	stp	x20, x19, [sp, #48]
  406638:	mov	x29, sp
  40663c:	cbz	x1, 4066e4 <ferror@plt+0x3d24>
  406640:	cbz	x8, 4066e4 <ferror@plt+0x3d24>
  406644:	mov	x19, x2
  406648:	cbz	x2, 4066e4 <ferror@plt+0x3d24>
  40664c:	ldrb	w9, [x8]
  406650:	cbz	w9, 4066e0 <ferror@plt+0x3d20>
  406654:	mov	x20, x1
  406658:	mov	x0, xzr
  40665c:	add	x21, x8, #0x1
  406660:	mov	w22, #0x1                   	// #1
  406664:	b	406670 <ferror@plt+0x3cb0>
  406668:	add	x21, x21, #0x1
  40666c:	cbz	w9, 4066e0 <ferror@plt+0x3d20>
  406670:	mov	x8, x21
  406674:	ldrb	w10, [x8], #-1
  406678:	and	w9, w9, #0xff
  40667c:	cmp	x0, #0x0
  406680:	csel	x0, x8, x0, eq  // eq = none
  406684:	cmp	w9, #0x2c
  406688:	csel	x8, x8, xzr, eq  // eq = none
  40668c:	cmp	w10, #0x0
  406690:	mov	w9, w10
  406694:	csel	x23, x21, x8, eq  // eq = none
  406698:	cbz	x0, 406668 <ferror@plt+0x3ca8>
  40669c:	cbz	x23, 406668 <ferror@plt+0x3ca8>
  4066a0:	subs	x1, x23, x0
  4066a4:	b.ls	4066f8 <ferror@plt+0x3d38>  // b.plast
  4066a8:	blr	x19
  4066ac:	tbnz	w0, #31, 4066e4 <ferror@plt+0x3d24>
  4066b0:	mov	w8, w0
  4066b4:	lsr	x8, x8, #3
  4066b8:	ldrb	w9, [x20, x8]
  4066bc:	and	w10, w0, #0x7
  4066c0:	lsl	w10, w22, w10
  4066c4:	orr	w9, w9, w10
  4066c8:	strb	w9, [x20, x8]
  4066cc:	ldrb	w8, [x23]
  4066d0:	cbz	w8, 4066e0 <ferror@plt+0x3d20>
  4066d4:	ldrb	w9, [x21]
  4066d8:	mov	x0, xzr
  4066dc:	b	406668 <ferror@plt+0x3ca8>
  4066e0:	mov	w0, wzr
  4066e4:	ldp	x20, x19, [sp, #48]
  4066e8:	ldp	x22, x21, [sp, #32]
  4066ec:	ldr	x23, [sp, #16]
  4066f0:	ldp	x29, x30, [sp], #64
  4066f4:	ret
  4066f8:	mov	w0, #0xffffffff            	// #-1
  4066fc:	b	4066e4 <ferror@plt+0x3d24>
  406700:	stp	x29, x30, [sp, #-48]!
  406704:	mov	x8, x0
  406708:	mov	w0, #0xffffffea            	// #-22
  40670c:	stp	x22, x21, [sp, #16]
  406710:	stp	x20, x19, [sp, #32]
  406714:	mov	x29, sp
  406718:	cbz	x1, 4067ac <ferror@plt+0x3dec>
  40671c:	cbz	x8, 4067ac <ferror@plt+0x3dec>
  406720:	mov	x19, x2
  406724:	cbz	x2, 4067ac <ferror@plt+0x3dec>
  406728:	ldrb	w9, [x8]
  40672c:	cbz	w9, 4067a8 <ferror@plt+0x3de8>
  406730:	mov	x20, x1
  406734:	mov	x0, xzr
  406738:	add	x21, x8, #0x1
  40673c:	b	406748 <ferror@plt+0x3d88>
  406740:	add	x21, x21, #0x1
  406744:	cbz	w9, 4067a8 <ferror@plt+0x3de8>
  406748:	mov	x8, x21
  40674c:	ldrb	w10, [x8], #-1
  406750:	and	w9, w9, #0xff
  406754:	cmp	x0, #0x0
  406758:	csel	x0, x8, x0, eq  // eq = none
  40675c:	cmp	w9, #0x2c
  406760:	csel	x8, x8, xzr, eq  // eq = none
  406764:	cmp	w10, #0x0
  406768:	mov	w9, w10
  40676c:	csel	x22, x21, x8, eq  // eq = none
  406770:	cbz	x0, 406740 <ferror@plt+0x3d80>
  406774:	cbz	x22, 406740 <ferror@plt+0x3d80>
  406778:	subs	x1, x22, x0
  40677c:	b.ls	4067bc <ferror@plt+0x3dfc>  // b.plast
  406780:	blr	x19
  406784:	tbnz	x0, #63, 4067ac <ferror@plt+0x3dec>
  406788:	ldr	x8, [x20]
  40678c:	orr	x8, x8, x0
  406790:	str	x8, [x20]
  406794:	ldrb	w8, [x22]
  406798:	cbz	w8, 4067a8 <ferror@plt+0x3de8>
  40679c:	ldrb	w9, [x21]
  4067a0:	mov	x0, xzr
  4067a4:	b	406740 <ferror@plt+0x3d80>
  4067a8:	mov	w0, wzr
  4067ac:	ldp	x20, x19, [sp, #32]
  4067b0:	ldp	x22, x21, [sp, #16]
  4067b4:	ldp	x29, x30, [sp], #48
  4067b8:	ret
  4067bc:	mov	w0, #0xffffffff            	// #-1
  4067c0:	ldp	x20, x19, [sp, #32]
  4067c4:	ldp	x22, x21, [sp, #16]
  4067c8:	ldp	x29, x30, [sp], #48
  4067cc:	ret
  4067d0:	stp	x29, x30, [sp, #-64]!
  4067d4:	mov	x29, sp
  4067d8:	str	x23, [sp, #16]
  4067dc:	stp	x22, x21, [sp, #32]
  4067e0:	stp	x20, x19, [sp, #48]
  4067e4:	str	xzr, [x29, #24]
  4067e8:	cbz	x0, 4068c0 <ferror@plt+0x3f00>
  4067ec:	mov	w21, w3
  4067f0:	mov	x19, x2
  4067f4:	mov	x23, x1
  4067f8:	mov	x22, x0
  4067fc:	str	w3, [x1]
  406800:	str	w3, [x2]
  406804:	bl	402910 <__errno_location@plt>
  406808:	str	wzr, [x0]
  40680c:	ldrb	w8, [x22]
  406810:	mov	x20, x0
  406814:	cmp	w8, #0x3a
  406818:	b.ne	406824 <ferror@plt+0x3e64>  // b.any
  40681c:	add	x21, x22, #0x1
  406820:	b	406880 <ferror@plt+0x3ec0>
  406824:	add	x1, x29, #0x18
  406828:	mov	w2, #0xa                   	// #10
  40682c:	mov	x0, x22
  406830:	bl	402700 <strtol@plt>
  406834:	str	w0, [x23]
  406838:	str	w0, [x19]
  40683c:	ldr	x8, [x29, #24]
  406840:	mov	w0, #0xffffffff            	// #-1
  406844:	cmp	x8, x22
  406848:	b.eq	4068c0 <ferror@plt+0x3f00>  // b.none
  40684c:	ldr	w9, [x20]
  406850:	cbnz	w9, 4068c0 <ferror@plt+0x3f00>
  406854:	cbz	x8, 4068c0 <ferror@plt+0x3f00>
  406858:	ldrb	w9, [x8]
  40685c:	cmp	w9, #0x2d
  406860:	b.eq	406874 <ferror@plt+0x3eb4>  // b.none
  406864:	cmp	w9, #0x3a
  406868:	b.ne	4068bc <ferror@plt+0x3efc>  // b.any
  40686c:	ldrb	w9, [x8, #1]
  406870:	cbz	w9, 4068d4 <ferror@plt+0x3f14>
  406874:	add	x21, x8, #0x1
  406878:	str	xzr, [x29, #24]
  40687c:	str	wzr, [x20]
  406880:	add	x1, x29, #0x18
  406884:	mov	w2, #0xa                   	// #10
  406888:	mov	x0, x21
  40688c:	bl	402700 <strtol@plt>
  406890:	str	w0, [x19]
  406894:	ldr	w8, [x20]
  406898:	mov	w0, #0xffffffff            	// #-1
  40689c:	cbnz	w8, 4068c0 <ferror@plt+0x3f00>
  4068a0:	ldr	x8, [x29, #24]
  4068a4:	cbz	x8, 4068c0 <ferror@plt+0x3f00>
  4068a8:	cmp	x8, x21
  4068ac:	mov	w0, #0xffffffff            	// #-1
  4068b0:	b.eq	4068c0 <ferror@plt+0x3f00>  // b.none
  4068b4:	ldrb	w8, [x8]
  4068b8:	cbnz	w8, 4068c0 <ferror@plt+0x3f00>
  4068bc:	mov	w0, wzr
  4068c0:	ldp	x20, x19, [sp, #48]
  4068c4:	ldp	x22, x21, [sp, #32]
  4068c8:	ldr	x23, [sp, #16]
  4068cc:	ldp	x29, x30, [sp], #64
  4068d0:	ret
  4068d4:	str	w21, [x19]
  4068d8:	b	4068bc <ferror@plt+0x3efc>
  4068dc:	stp	x29, x30, [sp, #-48]!
  4068e0:	mov	w8, wzr
  4068e4:	str	x21, [sp, #16]
  4068e8:	stp	x20, x19, [sp, #32]
  4068ec:	mov	x29, sp
  4068f0:	cbz	x1, 406a24 <ferror@plt+0x4064>
  4068f4:	cbz	x0, 406a24 <ferror@plt+0x4064>
  4068f8:	ldrb	w8, [x0]
  4068fc:	and	w8, w8, #0xff
  406900:	cmp	w8, #0x2f
  406904:	mov	x19, x0
  406908:	b.ne	406924 <ferror@plt+0x3f64>  // b.any
  40690c:	mov	x0, x19
  406910:	ldrb	w8, [x0, #1]!
  406914:	cmp	w8, #0x2f
  406918:	mov	w8, #0x2f                  	// #47
  40691c:	b.eq	4068fc <ferror@plt+0x3f3c>  // b.none
  406920:	b	406934 <ferror@plt+0x3f74>
  406924:	cbnz	w8, 406934 <ferror@plt+0x3f74>
  406928:	mov	x20, xzr
  40692c:	mov	x19, xzr
  406930:	b	406954 <ferror@plt+0x3f94>
  406934:	mov	w20, #0x1                   	// #1
  406938:	ldrb	w8, [x19, x20]
  40693c:	cbz	w8, 406954 <ferror@plt+0x3f94>
  406940:	cmp	w8, #0x2f
  406944:	b.eq	406954 <ferror@plt+0x3f94>  // b.none
  406948:	add	x20, x20, #0x1
  40694c:	ldrb	w8, [x19, x20]
  406950:	cbnz	w8, 406940 <ferror@plt+0x3f80>
  406954:	ldrb	w8, [x1]
  406958:	and	w8, w8, #0xff
  40695c:	cmp	w8, #0x2f
  406960:	mov	x21, x1
  406964:	b.ne	406980 <ferror@plt+0x3fc0>  // b.any
  406968:	mov	x1, x21
  40696c:	ldrb	w8, [x1, #1]!
  406970:	cmp	w8, #0x2f
  406974:	mov	w8, #0x2f                  	// #47
  406978:	b.eq	406958 <ferror@plt+0x3f98>  // b.none
  40697c:	b	406990 <ferror@plt+0x3fd0>
  406980:	cbnz	w8, 406990 <ferror@plt+0x3fd0>
  406984:	mov	x8, xzr
  406988:	mov	x21, xzr
  40698c:	b	4069b0 <ferror@plt+0x3ff0>
  406990:	mov	w8, #0x1                   	// #1
  406994:	ldrb	w9, [x21, x8]
  406998:	cbz	w9, 4069b0 <ferror@plt+0x3ff0>
  40699c:	cmp	w9, #0x2f
  4069a0:	b.eq	4069b0 <ferror@plt+0x3ff0>  // b.none
  4069a4:	add	x8, x8, #0x1
  4069a8:	ldrb	w9, [x21, x8]
  4069ac:	cbnz	w9, 40699c <ferror@plt+0x3fdc>
  4069b0:	add	x9, x8, x20
  4069b4:	cmp	x9, #0x1
  4069b8:	b.eq	4069c4 <ferror@plt+0x4004>  // b.none
  4069bc:	cbnz	x9, 4069e4 <ferror@plt+0x4024>
  4069c0:	b	406a18 <ferror@plt+0x4058>
  4069c4:	cbz	x19, 4069d4 <ferror@plt+0x4014>
  4069c8:	ldrb	w9, [x19]
  4069cc:	cmp	w9, #0x2f
  4069d0:	b.eq	406a18 <ferror@plt+0x4058>  // b.none
  4069d4:	cbz	x21, 406a20 <ferror@plt+0x4060>
  4069d8:	ldrb	w9, [x21]
  4069dc:	cmp	w9, #0x2f
  4069e0:	b.eq	406a18 <ferror@plt+0x4058>  // b.none
  4069e4:	cmp	x20, x8
  4069e8:	mov	w8, wzr
  4069ec:	b.ne	406a24 <ferror@plt+0x4064>  // b.any
  4069f0:	cbz	x19, 406a24 <ferror@plt+0x4064>
  4069f4:	cbz	x21, 406a24 <ferror@plt+0x4064>
  4069f8:	mov	x0, x19
  4069fc:	mov	x1, x21
  406a00:	mov	x2, x20
  406a04:	bl	402540 <strncmp@plt>
  406a08:	cbnz	w0, 406a20 <ferror@plt+0x4060>
  406a0c:	add	x0, x19, x20
  406a10:	add	x1, x21, x20
  406a14:	b	4068f8 <ferror@plt+0x3f38>
  406a18:	mov	w8, #0x1                   	// #1
  406a1c:	b	406a24 <ferror@plt+0x4064>
  406a20:	mov	w8, wzr
  406a24:	ldp	x20, x19, [sp, #32]
  406a28:	ldr	x21, [sp, #16]
  406a2c:	mov	w0, w8
  406a30:	ldp	x29, x30, [sp], #48
  406a34:	ret
  406a38:	stp	x29, x30, [sp, #-64]!
  406a3c:	orr	x8, x0, x1
  406a40:	stp	x24, x23, [sp, #16]
  406a44:	stp	x22, x21, [sp, #32]
  406a48:	stp	x20, x19, [sp, #48]
  406a4c:	mov	x29, sp
  406a50:	cbz	x8, 406a84 <ferror@plt+0x40c4>
  406a54:	mov	x19, x1
  406a58:	mov	x21, x0
  406a5c:	mov	x20, x2
  406a60:	cbz	x0, 406aa0 <ferror@plt+0x40e0>
  406a64:	cbz	x19, 406abc <ferror@plt+0x40fc>
  406a68:	mov	x0, x21
  406a6c:	bl	402350 <strlen@plt>
  406a70:	mvn	x8, x0
  406a74:	cmp	x8, x20
  406a78:	b.cs	406ac4 <ferror@plt+0x4104>  // b.hs, b.nlast
  406a7c:	mov	x22, xzr
  406a80:	b	406b00 <ferror@plt+0x4140>
  406a84:	adrp	x0, 408000 <ferror@plt+0x5640>
  406a88:	add	x0, x0, #0xff
  406a8c:	ldp	x20, x19, [sp, #48]
  406a90:	ldp	x22, x21, [sp, #32]
  406a94:	ldp	x24, x23, [sp, #16]
  406a98:	ldp	x29, x30, [sp], #64
  406a9c:	b	402610 <strdup@plt>
  406aa0:	mov	x0, x19
  406aa4:	mov	x1, x20
  406aa8:	ldp	x20, x19, [sp, #48]
  406aac:	ldp	x22, x21, [sp, #32]
  406ab0:	ldp	x24, x23, [sp, #16]
  406ab4:	ldp	x29, x30, [sp], #64
  406ab8:	b	4027a0 <strndup@plt>
  406abc:	mov	x0, x21
  406ac0:	b	406a8c <ferror@plt+0x40cc>
  406ac4:	add	x24, x0, x20
  406ac8:	mov	x23, x0
  406acc:	add	x0, x24, #0x1
  406ad0:	bl	402500 <malloc@plt>
  406ad4:	mov	x22, x0
  406ad8:	cbz	x0, 406b00 <ferror@plt+0x4140>
  406adc:	mov	x0, x22
  406ae0:	mov	x1, x21
  406ae4:	mov	x2, x23
  406ae8:	bl	402310 <memcpy@plt>
  406aec:	add	x0, x22, x23
  406af0:	mov	x1, x19
  406af4:	mov	x2, x20
  406af8:	bl	402310 <memcpy@plt>
  406afc:	strb	wzr, [x22, x24]
  406b00:	mov	x0, x22
  406b04:	ldp	x20, x19, [sp, #48]
  406b08:	ldp	x22, x21, [sp, #32]
  406b0c:	ldp	x24, x23, [sp, #16]
  406b10:	ldp	x29, x30, [sp], #64
  406b14:	ret
  406b18:	stp	x29, x30, [sp, #-64]!
  406b1c:	stp	x20, x19, [sp, #48]
  406b20:	mov	x20, x0
  406b24:	stp	x24, x23, [sp, #16]
  406b28:	stp	x22, x21, [sp, #32]
  406b2c:	mov	x29, sp
  406b30:	cbz	x1, 406b64 <ferror@plt+0x41a4>
  406b34:	mov	x0, x1
  406b38:	mov	x19, x1
  406b3c:	bl	402350 <strlen@plt>
  406b40:	mov	x21, x0
  406b44:	cbz	x20, 406b70 <ferror@plt+0x41b0>
  406b48:	mov	x0, x20
  406b4c:	bl	402350 <strlen@plt>
  406b50:	mvn	x8, x0
  406b54:	cmp	x21, x8
  406b58:	b.ls	406b8c <ferror@plt+0x41cc>  // b.plast
  406b5c:	mov	x22, xzr
  406b60:	b	406bc8 <ferror@plt+0x4208>
  406b64:	cbz	x20, 406be0 <ferror@plt+0x4220>
  406b68:	mov	x0, x20
  406b6c:	b	406be8 <ferror@plt+0x4228>
  406b70:	mov	x0, x19
  406b74:	mov	x1, x21
  406b78:	ldp	x20, x19, [sp, #48]
  406b7c:	ldp	x22, x21, [sp, #32]
  406b80:	ldp	x24, x23, [sp, #16]
  406b84:	ldp	x29, x30, [sp], #64
  406b88:	b	4027a0 <strndup@plt>
  406b8c:	add	x24, x0, x21
  406b90:	mov	x23, x0
  406b94:	add	x0, x24, #0x1
  406b98:	bl	402500 <malloc@plt>
  406b9c:	mov	x22, x0
  406ba0:	cbz	x0, 406bc8 <ferror@plt+0x4208>
  406ba4:	mov	x0, x22
  406ba8:	mov	x1, x20
  406bac:	mov	x2, x23
  406bb0:	bl	402310 <memcpy@plt>
  406bb4:	add	x0, x22, x23
  406bb8:	mov	x1, x19
  406bbc:	mov	x2, x21
  406bc0:	bl	402310 <memcpy@plt>
  406bc4:	strb	wzr, [x22, x24]
  406bc8:	mov	x0, x22
  406bcc:	ldp	x20, x19, [sp, #48]
  406bd0:	ldp	x22, x21, [sp, #32]
  406bd4:	ldp	x24, x23, [sp, #16]
  406bd8:	ldp	x29, x30, [sp], #64
  406bdc:	ret
  406be0:	adrp	x0, 408000 <ferror@plt+0x5640>
  406be4:	add	x0, x0, #0xff
  406be8:	ldp	x20, x19, [sp, #48]
  406bec:	ldp	x22, x21, [sp, #32]
  406bf0:	ldp	x24, x23, [sp, #16]
  406bf4:	ldp	x29, x30, [sp], #64
  406bf8:	b	402610 <strdup@plt>
  406bfc:	sub	sp, sp, #0x140
  406c00:	stp	x29, x30, [sp, #240]
  406c04:	add	x29, sp, #0xf0
  406c08:	sub	x9, x29, #0x70
  406c0c:	mov	x10, sp
  406c10:	mov	x11, #0xffffffffffffffd0    	// #-48
  406c14:	add	x8, x29, #0x50
  406c18:	movk	x11, #0xff80, lsl #32
  406c1c:	add	x9, x9, #0x30
  406c20:	add	x10, x10, #0x80
  406c24:	stp	x8, x9, [x29, #-32]
  406c28:	stp	x10, x11, [x29, #-16]
  406c2c:	stp	x2, x3, [x29, #-112]
  406c30:	stp	x4, x5, [x29, #-96]
  406c34:	stp	x6, x7, [x29, #-80]
  406c38:	stp	q1, q2, [sp, #16]
  406c3c:	str	q0, [sp]
  406c40:	ldp	q0, q1, [x29, #-32]
  406c44:	stp	x20, x19, [sp, #304]
  406c48:	mov	x19, x0
  406c4c:	add	x0, x29, #0x18
  406c50:	sub	x2, x29, #0x40
  406c54:	str	x28, [sp, #256]
  406c58:	stp	x24, x23, [sp, #272]
  406c5c:	stp	x22, x21, [sp, #288]
  406c60:	stp	q3, q4, [sp, #48]
  406c64:	stp	q5, q6, [sp, #80]
  406c68:	str	q7, [sp, #112]
  406c6c:	stp	q0, q1, [x29, #-64]
  406c70:	bl	402780 <vasprintf@plt>
  406c74:	tbnz	w0, #31, 406cac <ferror@plt+0x42ec>
  406c78:	ldr	x21, [x29, #24]
  406c7c:	orr	x8, x19, x21
  406c80:	cbz	x8, 406cb4 <ferror@plt+0x42f4>
  406c84:	mov	w22, w0
  406c88:	cbz	x19, 406cc8 <ferror@plt+0x4308>
  406c8c:	cbz	x21, 406cdc <ferror@plt+0x431c>
  406c90:	mov	x0, x19
  406c94:	bl	402350 <strlen@plt>
  406c98:	mvn	x8, x0
  406c9c:	cmp	x8, x22
  406ca0:	b.cs	406ce4 <ferror@plt+0x4324>  // b.hs, b.nlast
  406ca4:	mov	x20, xzr
  406ca8:	b	406d20 <ferror@plt+0x4360>
  406cac:	mov	x20, xzr
  406cb0:	b	406d28 <ferror@plt+0x4368>
  406cb4:	adrp	x0, 408000 <ferror@plt+0x5640>
  406cb8:	add	x0, x0, #0xff
  406cbc:	bl	402610 <strdup@plt>
  406cc0:	mov	x20, x0
  406cc4:	b	406d20 <ferror@plt+0x4360>
  406cc8:	mov	x0, x21
  406ccc:	mov	x1, x22
  406cd0:	bl	4027a0 <strndup@plt>
  406cd4:	mov	x20, x0
  406cd8:	b	406d20 <ferror@plt+0x4360>
  406cdc:	mov	x0, x19
  406ce0:	b	406cbc <ferror@plt+0x42fc>
  406ce4:	add	x24, x0, x22
  406ce8:	mov	x23, x0
  406cec:	add	x0, x24, #0x1
  406cf0:	bl	402500 <malloc@plt>
  406cf4:	mov	x20, x0
  406cf8:	cbz	x0, 406d20 <ferror@plt+0x4360>
  406cfc:	mov	x0, x20
  406d00:	mov	x1, x19
  406d04:	mov	x2, x23
  406d08:	bl	402310 <memcpy@plt>
  406d0c:	add	x0, x20, x23
  406d10:	mov	x1, x21
  406d14:	mov	x2, x22
  406d18:	bl	402310 <memcpy@plt>
  406d1c:	strb	wzr, [x20, x24]
  406d20:	ldr	x0, [x29, #24]
  406d24:	bl	402720 <free@plt>
  406d28:	mov	x0, x20
  406d2c:	ldp	x20, x19, [sp, #304]
  406d30:	ldp	x22, x21, [sp, #288]
  406d34:	ldp	x24, x23, [sp, #272]
  406d38:	ldr	x28, [sp, #256]
  406d3c:	ldp	x29, x30, [sp, #240]
  406d40:	add	sp, sp, #0x140
  406d44:	ret
  406d48:	sub	sp, sp, #0x60
  406d4c:	stp	x29, x30, [sp, #16]
  406d50:	stp	x26, x25, [sp, #32]
  406d54:	stp	x24, x23, [sp, #48]
  406d58:	stp	x22, x21, [sp, #64]
  406d5c:	stp	x20, x19, [sp, #80]
  406d60:	ldr	x23, [x0]
  406d64:	add	x29, sp, #0x10
  406d68:	ldrb	w8, [x23]
  406d6c:	cbz	w8, 406f2c <ferror@plt+0x456c>
  406d70:	mov	x20, x0
  406d74:	mov	x22, x1
  406d78:	mov	x0, x23
  406d7c:	mov	x1, x2
  406d80:	mov	w24, w3
  406d84:	mov	x21, x2
  406d88:	bl	4027b0 <strspn@plt>
  406d8c:	add	x19, x23, x0
  406d90:	ldrb	w25, [x19]
  406d94:	cbz	x25, 406f28 <ferror@plt+0x4568>
  406d98:	cbz	w24, 406e28 <ferror@plt+0x4468>
  406d9c:	cmp	w25, #0x3f
  406da0:	b.hi	406e44 <ferror@plt+0x4484>  // b.pmore
  406da4:	mov	w8, #0x1                   	// #1
  406da8:	mov	x9, #0x1                   	// #1
  406dac:	lsl	x8, x8, x25
  406db0:	movk	x9, #0x84, lsl #32
  406db4:	and	x8, x8, x9
  406db8:	cbz	x8, 406e44 <ferror@plt+0x4484>
  406dbc:	sturb	w25, [x29, #-4]
  406dc0:	sturb	wzr, [x29, #-3]
  406dc4:	mov	x24, x19
  406dc8:	ldrb	w9, [x24, #1]!
  406dcc:	cbz	w9, 406ec4 <ferror@plt+0x4504>
  406dd0:	add	x10, x0, x23
  406dd4:	mov	x26, xzr
  406dd8:	mov	w8, wzr
  406ddc:	add	x23, x10, #0x2
  406de0:	b	406e04 <ferror@plt+0x4444>
  406de4:	sxtb	w1, w9
  406de8:	sub	x0, x29, #0x4
  406dec:	bl	4027c0 <strchr@plt>
  406df0:	cbnz	x0, 406ed8 <ferror@plt+0x4518>
  406df4:	mov	w8, wzr
  406df8:	ldrb	w9, [x23, x26]
  406dfc:	add	x26, x26, #0x1
  406e00:	cbz	w9, 406e24 <ferror@plt+0x4464>
  406e04:	cbnz	w8, 406df4 <ferror@plt+0x4434>
  406e08:	and	w8, w9, #0xff
  406e0c:	cmp	w8, #0x5c
  406e10:	b.ne	406de4 <ferror@plt+0x4424>  // b.any
  406e14:	mov	w8, #0x1                   	// #1
  406e18:	ldrb	w9, [x23, x26]
  406e1c:	add	x26, x26, #0x1
  406e20:	cbnz	w9, 406e04 <ferror@plt+0x4444>
  406e24:	b	406edc <ferror@plt+0x451c>
  406e28:	mov	x0, x19
  406e2c:	mov	x1, x21
  406e30:	bl	4028c0 <strcspn@plt>
  406e34:	add	x8, x19, x0
  406e38:	str	x0, [x22]
  406e3c:	str	x8, [x20]
  406e40:	b	406f30 <ferror@plt+0x4570>
  406e44:	add	x9, x0, x23
  406e48:	mov	x24, xzr
  406e4c:	mov	w8, wzr
  406e50:	add	x23, x9, #0x1
  406e54:	b	406e78 <ferror@plt+0x44b8>
  406e58:	sxtb	w1, w25
  406e5c:	mov	x0, x21
  406e60:	bl	4027c0 <strchr@plt>
  406e64:	cbnz	x0, 406ed0 <ferror@plt+0x4510>
  406e68:	mov	w8, wzr
  406e6c:	ldrb	w25, [x23, x24]
  406e70:	add	x24, x24, #0x1
  406e74:	cbz	w25, 406e98 <ferror@plt+0x44d8>
  406e78:	cbnz	w8, 406e68 <ferror@plt+0x44a8>
  406e7c:	and	w8, w25, #0xff
  406e80:	cmp	w8, #0x5c
  406e84:	b.ne	406e58 <ferror@plt+0x4498>  // b.any
  406e88:	mov	w8, #0x1                   	// #1
  406e8c:	ldrb	w25, [x23, x24]
  406e90:	add	x24, x24, #0x1
  406e94:	cbnz	w25, 406e78 <ferror@plt+0x44b8>
  406e98:	sub	w8, w24, w8
  406e9c:	sxtw	x8, w8
  406ea0:	str	x8, [x22]
  406ea4:	add	x22, x19, x8
  406ea8:	ldrsb	w1, [x22]
  406eac:	cbz	w1, 406ebc <ferror@plt+0x44fc>
  406eb0:	mov	x0, x21
  406eb4:	bl	4027c0 <strchr@plt>
  406eb8:	cbz	x0, 406f28 <ferror@plt+0x4568>
  406ebc:	str	x22, [x20]
  406ec0:	b	406f30 <ferror@plt+0x4570>
  406ec4:	mov	w8, wzr
  406ec8:	mov	w26, wzr
  406ecc:	b	406edc <ferror@plt+0x451c>
  406ed0:	mov	w8, wzr
  406ed4:	b	406e98 <ferror@plt+0x44d8>
  406ed8:	mov	w8, wzr
  406edc:	sub	w8, w26, w8
  406ee0:	sxtw	x23, w8
  406ee4:	str	x23, [x22]
  406ee8:	add	x8, x23, x19
  406eec:	ldrb	w8, [x8, #1]
  406ef0:	cbz	w8, 406f28 <ferror@plt+0x4568>
  406ef4:	cmp	w8, w25
  406ef8:	b.ne	406f28 <ferror@plt+0x4568>  // b.any
  406efc:	add	x8, x23, x19
  406f00:	ldrsb	w1, [x8, #2]
  406f04:	cbz	w1, 406f14 <ferror@plt+0x4554>
  406f08:	mov	x0, x21
  406f0c:	bl	4027c0 <strchr@plt>
  406f10:	cbz	x0, 406f28 <ferror@plt+0x4568>
  406f14:	add	x8, x19, x23
  406f18:	add	x8, x8, #0x2
  406f1c:	str	x8, [x20]
  406f20:	mov	x19, x24
  406f24:	b	406f30 <ferror@plt+0x4570>
  406f28:	str	x19, [x20]
  406f2c:	mov	x19, xzr
  406f30:	mov	x0, x19
  406f34:	ldp	x20, x19, [sp, #80]
  406f38:	ldp	x22, x21, [sp, #64]
  406f3c:	ldp	x24, x23, [sp, #48]
  406f40:	ldp	x26, x25, [sp, #32]
  406f44:	ldp	x29, x30, [sp, #16]
  406f48:	add	sp, sp, #0x60
  406f4c:	ret
  406f50:	stp	x29, x30, [sp, #-32]!
  406f54:	str	x19, [sp, #16]
  406f58:	mov	x19, x0
  406f5c:	mov	x29, sp
  406f60:	mov	x0, x19
  406f64:	bl	402570 <fgetc@plt>
  406f68:	cmp	w0, #0xa
  406f6c:	b.eq	406f88 <ferror@plt+0x45c8>  // b.none
  406f70:	cmn	w0, #0x1
  406f74:	b.ne	406f60 <ferror@plt+0x45a0>  // b.any
  406f78:	mov	w0, #0x1                   	// #1
  406f7c:	ldr	x19, [sp, #16]
  406f80:	ldp	x29, x30, [sp], #32
  406f84:	ret
  406f88:	mov	w0, wzr
  406f8c:	ldr	x19, [sp, #16]
  406f90:	ldp	x29, x30, [sp], #32
  406f94:	ret
  406f98:	stp	x29, x30, [sp, #-32]!
  406f9c:	stp	x28, x19, [sp, #16]
  406fa0:	mov	x29, sp
  406fa4:	sub	sp, sp, #0x1, lsl #12
  406fa8:	adrp	x1, 408000 <ferror@plt+0x5640>
  406fac:	mov	w2, w0
  406fb0:	add	x1, x1, #0x620
  406fb4:	mov	x0, sp
  406fb8:	bl	402420 <sprintf@plt>
  406fbc:	mov	w0, #0x8                   	// #8
  406fc0:	bl	402500 <malloc@plt>
  406fc4:	mov	x19, x0
  406fc8:	cbz	x0, 406fdc <ferror@plt+0x461c>
  406fcc:	mov	x0, sp
  406fd0:	bl	402440 <opendir@plt>
  406fd4:	str	x0, [x19]
  406fd8:	cbnz	x0, 406fe8 <ferror@plt+0x4628>
  406fdc:	mov	x0, x19
  406fe0:	bl	402720 <free@plt>
  406fe4:	mov	x19, xzr
  406fe8:	mov	x0, x19
  406fec:	add	sp, sp, #0x1, lsl #12
  406ff0:	ldp	x28, x19, [sp, #16]
  406ff4:	ldp	x29, x30, [sp], #32
  406ff8:	ret
  406ffc:	stp	x29, x30, [sp, #-32]!
  407000:	str	x19, [sp, #16]
  407004:	mov	x19, x0
  407008:	mov	x29, sp
  40700c:	cbz	x0, 40701c <ferror@plt+0x465c>
  407010:	ldr	x0, [x19]
  407014:	cbz	x0, 40701c <ferror@plt+0x465c>
  407018:	bl	402630 <closedir@plt>
  40701c:	mov	x0, x19
  407020:	ldr	x19, [sp, #16]
  407024:	ldp	x29, x30, [sp], #32
  407028:	b	402720 <free@plt>
  40702c:	sub	sp, sp, #0x40
  407030:	stp	x20, x19, [sp, #48]
  407034:	mov	x20, x0
  407038:	mov	w0, #0xffffffea            	// #-22
  40703c:	stp	x29, x30, [sp, #16]
  407040:	stp	x22, x21, [sp, #32]
  407044:	add	x29, sp, #0x10
  407048:	cbz	x20, 4070ec <ferror@plt+0x472c>
  40704c:	mov	x19, x1
  407050:	cbz	x1, 4070ec <ferror@plt+0x472c>
  407054:	str	wzr, [x19]
  407058:	bl	402910 <__errno_location@plt>
  40705c:	mov	x21, x0
  407060:	str	wzr, [x0]
  407064:	b	407070 <ferror@plt+0x46b0>
  407068:	ldr	w0, [x19]
  40706c:	cbnz	w0, 4070d4 <ferror@plt+0x4714>
  407070:	ldr	x0, [x20]
  407074:	bl	402600 <readdir@plt>
  407078:	cbz	x0, 4070dc <ferror@plt+0x471c>
  40707c:	mov	x22, x0
  407080:	bl	4026f0 <__ctype_b_loc@plt>
  407084:	ldr	x8, [x0]
  407088:	ldrb	w9, [x22, #19]!
  40708c:	ldrh	w8, [x8, x9, lsl #1]
  407090:	tbz	w8, #11, 407068 <ferror@plt+0x46a8>
  407094:	add	x1, sp, #0x8
  407098:	mov	w2, #0xa                   	// #10
  40709c:	mov	x0, x22
  4070a0:	str	wzr, [x21]
  4070a4:	bl	402700 <strtol@plt>
  4070a8:	str	w0, [x19]
  4070ac:	ldr	w8, [x21]
  4070b0:	cbnz	w8, 4070cc <ferror@plt+0x470c>
  4070b4:	ldr	x8, [sp, #8]
  4070b8:	cmp	x22, x8
  4070bc:	b.eq	4070cc <ferror@plt+0x470c>  // b.none
  4070c0:	cbz	x8, 40706c <ferror@plt+0x46ac>
  4070c4:	ldrb	w8, [x8]
  4070c8:	cbz	w8, 40706c <ferror@plt+0x46ac>
  4070cc:	mov	w0, #0xffffffff            	// #-1
  4070d0:	b	4070ec <ferror@plt+0x472c>
  4070d4:	mov	w0, wzr
  4070d8:	b	4070ec <ferror@plt+0x472c>
  4070dc:	ldr	w8, [x21]
  4070e0:	cmp	w8, #0x0
  4070e4:	mov	w8, #0x1                   	// #1
  4070e8:	cneg	w0, w8, ne  // ne = any
  4070ec:	ldp	x20, x19, [sp, #48]
  4070f0:	ldp	x22, x21, [sp, #32]
  4070f4:	ldp	x29, x30, [sp, #16]
  4070f8:	add	sp, sp, #0x40
  4070fc:	ret
  407100:	adrp	x1, 408000 <ferror@plt+0x5640>
  407104:	add	x1, x1, #0x62f
  407108:	b	40710c <ferror@plt+0x474c>
  40710c:	stp	x29, x30, [sp, #-64]!
  407110:	stp	x28, x23, [sp, #16]
  407114:	stp	x22, x21, [sp, #32]
  407118:	stp	x20, x19, [sp, #48]
  40711c:	mov	x29, sp
  407120:	sub	sp, sp, #0x2, lsl #12
  407124:	sub	sp, sp, #0x20
  407128:	adrp	x2, 408000 <ferror@plt+0x5640>
  40712c:	mov	x4, x1
  407130:	mov	w3, w0
  407134:	add	x2, x2, #0x653
  407138:	add	x0, sp, #0x10
  40713c:	mov	w1, #0x2000                	// #8192
  407140:	bl	4024a0 <snprintf@plt>
  407144:	add	x0, sp, #0x10
  407148:	mov	w1, wzr
  40714c:	bl	402510 <open@plt>
  407150:	tbnz	w0, #31, 407220 <ferror@plt+0x4860>
  407154:	mov	w19, w0
  407158:	add	x0, sp, #0x10
  40715c:	mov	w2, #0x2000                	// #8192
  407160:	mov	w1, wzr
  407164:	add	x20, sp, #0x10
  407168:	mov	w21, #0x2000                	// #8192
  40716c:	bl	402580 <memset@plt>
  407170:	adrp	x8, 408000 <ferror@plt+0x5640>
  407174:	ldr	q0, [x8, #1552]
  407178:	mov	x22, xzr
  40717c:	str	q0, [sp]
  407180:	b	407194 <ferror@plt+0x47d4>
  407184:	subs	x21, x21, x0
  407188:	add	x20, x20, x0
  40718c:	add	x22, x0, x22
  407190:	b.eq	407208 <ferror@plt+0x4848>  // b.none
  407194:	mov	w0, w19
  407198:	mov	x1, x20
  40719c:	mov	x2, x21
  4071a0:	bl	402830 <read@plt>
  4071a4:	cmp	x0, #0x0
  4071a8:	b.gt	407184 <ferror@plt+0x47c4>
  4071ac:	mov	w23, #0x6                   	// #6
  4071b0:	tbz	x0, #63, 407204 <ferror@plt+0x4844>
  4071b4:	bl	402910 <__errno_location@plt>
  4071b8:	ldr	w8, [x0]
  4071bc:	cmp	w8, #0xb
  4071c0:	b.eq	4071cc <ferror@plt+0x480c>  // b.none
  4071c4:	cmp	w8, #0x4
  4071c8:	b.ne	407204 <ferror@plt+0x4844>  // b.any
  4071cc:	subs	w23, w23, #0x1
  4071d0:	b.eq	407204 <ferror@plt+0x4844>  // b.none
  4071d4:	ldr	q0, [sp]
  4071d8:	sub	x0, x29, #0x10
  4071dc:	mov	x1, xzr
  4071e0:	stur	q0, [x29, #-16]
  4071e4:	bl	402770 <nanosleep@plt>
  4071e8:	mov	w0, w19
  4071ec:	mov	x1, x20
  4071f0:	mov	x2, x21
  4071f4:	bl	402830 <read@plt>
  4071f8:	cmp	x0, #0x1
  4071fc:	b.lt	4071b0 <ferror@plt+0x47f0>  // b.tstop
  407200:	b	407184 <ferror@plt+0x47c4>
  407204:	cbz	x22, 407228 <ferror@plt+0x4868>
  407208:	cmp	x22, #0x1
  40720c:	b.lt	407228 <ferror@plt+0x4868>  // b.tstop
  407210:	cmp	x22, #0x8
  407214:	b.cs	407258 <ferror@plt+0x4898>  // b.hs, b.nlast
  407218:	mov	x8, xzr
  40721c:	b	40734c <ferror@plt+0x498c>
  407220:	mov	x20, xzr
  407224:	b	407238 <ferror@plt+0x4878>
  407228:	mov	x20, xzr
  40722c:	tbnz	w19, #31, 407238 <ferror@plt+0x4878>
  407230:	mov	w0, w19
  407234:	bl	402650 <close@plt>
  407238:	mov	x0, x20
  40723c:	add	sp, sp, #0x2, lsl #12
  407240:	add	sp, sp, #0x20
  407244:	ldp	x20, x19, [sp, #48]
  407248:	ldp	x22, x21, [sp, #32]
  40724c:	ldp	x28, x23, [sp, #16]
  407250:	ldp	x29, x30, [sp], #64
  407254:	ret
  407258:	and	x8, x22, #0xfffffffffffffff8
  40725c:	add	x9, sp, #0x10
  407260:	orr	x9, x9, #0x3
  407264:	mov	w10, #0x20                  	// #32
  407268:	mov	x11, x8
  40726c:	b	40727c <ferror@plt+0x48bc>
  407270:	subs	x11, x11, #0x8
  407274:	add	x9, x9, #0x8
  407278:	b.eq	407324 <ferror@plt+0x4964>  // b.none
  40727c:	ldur	d0, [x9, #-3]
  407280:	cmeq	v0.8b, v0.8b, #0
  407284:	umov	w12, v0.b[0]
  407288:	tbz	w12, #0, 4072d8 <ferror@plt+0x4918>
  40728c:	sturb	w10, [x9, #-3]
  407290:	umov	w12, v0.b[1]
  407294:	tbnz	w12, #0, 4072e0 <ferror@plt+0x4920>
  407298:	umov	w12, v0.b[2]
  40729c:	tbz	w12, #0, 4072ec <ferror@plt+0x492c>
  4072a0:	sturb	w10, [x9, #-1]
  4072a4:	umov	w12, v0.b[3]
  4072a8:	tbnz	w12, #0, 4072f4 <ferror@plt+0x4934>
  4072ac:	umov	w12, v0.b[4]
  4072b0:	tbz	w12, #0, 407300 <ferror@plt+0x4940>
  4072b4:	strb	w10, [x9, #1]
  4072b8:	umov	w12, v0.b[5]
  4072bc:	tbnz	w12, #0, 407308 <ferror@plt+0x4948>
  4072c0:	umov	w12, v0.b[6]
  4072c4:	tbz	w12, #0, 407314 <ferror@plt+0x4954>
  4072c8:	strb	w10, [x9, #3]
  4072cc:	umov	w12, v0.b[7]
  4072d0:	tbz	w12, #0, 407270 <ferror@plt+0x48b0>
  4072d4:	b	40731c <ferror@plt+0x495c>
  4072d8:	umov	w12, v0.b[1]
  4072dc:	tbz	w12, #0, 407298 <ferror@plt+0x48d8>
  4072e0:	sturb	w10, [x9, #-2]
  4072e4:	umov	w12, v0.b[2]
  4072e8:	tbnz	w12, #0, 4072a0 <ferror@plt+0x48e0>
  4072ec:	umov	w12, v0.b[3]
  4072f0:	tbz	w12, #0, 4072ac <ferror@plt+0x48ec>
  4072f4:	strb	w10, [x9]
  4072f8:	umov	w12, v0.b[4]
  4072fc:	tbnz	w12, #0, 4072b4 <ferror@plt+0x48f4>
  407300:	umov	w12, v0.b[5]
  407304:	tbz	w12, #0, 4072c0 <ferror@plt+0x4900>
  407308:	strb	w10, [x9, #2]
  40730c:	umov	w12, v0.b[6]
  407310:	tbnz	w12, #0, 4072c8 <ferror@plt+0x4908>
  407314:	umov	w12, v0.b[7]
  407318:	tbz	w12, #0, 407270 <ferror@plt+0x48b0>
  40731c:	strb	w10, [x9, #4]
  407320:	b	407270 <ferror@plt+0x48b0>
  407324:	cmp	x22, x8
  407328:	b.ne	40734c <ferror@plt+0x498c>  // b.any
  40732c:	add	x8, sp, #0x10
  407330:	add	x8, x22, x8
  407334:	add	x0, sp, #0x10
  407338:	sturb	wzr, [x8, #-1]
  40733c:	bl	402610 <strdup@plt>
  407340:	mov	x20, x0
  407344:	tbz	w19, #31, 407230 <ferror@plt+0x4870>
  407348:	b	407238 <ferror@plt+0x4878>
  40734c:	add	x10, sp, #0x10
  407350:	sub	x9, x22, x8
  407354:	add	x8, x10, x8
  407358:	mov	w10, #0x20                  	// #32
  40735c:	b	40736c <ferror@plt+0x49ac>
  407360:	subs	x9, x9, #0x1
  407364:	add	x8, x8, #0x1
  407368:	b.eq	40732c <ferror@plt+0x496c>  // b.none
  40736c:	ldrb	w11, [x8]
  407370:	cbnz	w11, 407360 <ferror@plt+0x49a0>
  407374:	strb	w10, [x8]
  407378:	b	407360 <ferror@plt+0x49a0>
  40737c:	adrp	x1, 408000 <ferror@plt+0x5640>
  407380:	add	x1, x1, #0x637
  407384:	b	40710c <ferror@plt+0x474c>
  407388:	stp	x29, x30, [sp, #-32]!
  40738c:	mov	w0, #0x1                   	// #1
  407390:	mov	w1, #0x18                  	// #24
  407394:	str	x19, [sp, #16]
  407398:	mov	x29, sp
  40739c:	bl	4025d0 <calloc@plt>
  4073a0:	mov	x19, x0
  4073a4:	cbz	x0, 4073cc <ferror@plt+0x4a0c>
  4073a8:	adrp	x0, 408000 <ferror@plt+0x5640>
  4073ac:	add	x0, x0, #0x372
  4073b0:	bl	402440 <opendir@plt>
  4073b4:	str	x0, [x19]
  4073b8:	cbz	x0, 4073cc <ferror@plt+0x4a0c>
  4073bc:	mov	x0, x19
  4073c0:	ldr	x19, [sp, #16]
  4073c4:	ldp	x29, x30, [sp], #32
  4073c8:	ret
  4073cc:	mov	x0, x19
  4073d0:	bl	402720 <free@plt>
  4073d4:	mov	x19, xzr
  4073d8:	mov	x0, x19
  4073dc:	ldr	x19, [sp, #16]
  4073e0:	ldp	x29, x30, [sp], #32
  4073e4:	ret
  4073e8:	stp	x29, x30, [sp, #-32]!
  4073ec:	str	x19, [sp, #16]
  4073f0:	mov	x19, x0
  4073f4:	mov	x29, sp
  4073f8:	cbz	x0, 407408 <ferror@plt+0x4a48>
  4073fc:	ldr	x0, [x19]
  407400:	cbz	x0, 407408 <ferror@plt+0x4a48>
  407404:	bl	402630 <closedir@plt>
  407408:	mov	x0, x19
  40740c:	ldr	x19, [sp, #16]
  407410:	ldp	x29, x30, [sp], #32
  407414:	b	402720 <free@plt>
  407418:	ldrb	w8, [x0, #20]
  40741c:	cmp	x1, #0x0
  407420:	cset	w9, ne  // ne = any
  407424:	str	x1, [x0, #8]
  407428:	and	w8, w8, #0xfe
  40742c:	orr	w8, w8, w9
  407430:	strb	w8, [x0, #20]
  407434:	ret
  407438:	ldrb	w8, [x0, #20]
  40743c:	str	w1, [x0, #16]
  407440:	orr	w8, w8, #0x2
  407444:	strb	w8, [x0, #20]
  407448:	ret
  40744c:	stp	x29, x30, [sp, #-96]!
  407450:	stp	x28, x27, [sp, #16]
  407454:	stp	x26, x25, [sp, #32]
  407458:	stp	x24, x23, [sp, #48]
  40745c:	stp	x22, x21, [sp, #64]
  407460:	stp	x20, x19, [sp, #80]
  407464:	mov	x29, sp
  407468:	sub	sp, sp, #0x2, lsl #12
  40746c:	sub	sp, sp, #0x110
  407470:	mov	x21, x0
  407474:	mov	w0, #0xffffffea            	// #-22
  407478:	cbz	x21, 407604 <ferror@plt+0x4c44>
  40747c:	mov	x19, x1
  407480:	cbz	x1, 407604 <ferror@plt+0x4c44>
  407484:	str	wzr, [x19]
  407488:	bl	402910 <__errno_location@plt>
  40748c:	str	wzr, [x0]
  407490:	mov	x20, x0
  407494:	ldr	x0, [x21]
  407498:	bl	402600 <readdir@plt>
  40749c:	cbz	x0, 4075f4 <ferror@plt+0x4c34>
  4074a0:	mov	x22, x0
  4074a4:	bl	4026f0 <__ctype_b_loc@plt>
  4074a8:	adrp	x24, 408000 <ferror@plt+0x5640>
  4074ac:	adrp	x25, 407000 <ferror@plt+0x4640>
  4074b0:	adrp	x26, 408000 <ferror@plt+0x5640>
  4074b4:	mov	x23, x0
  4074b8:	add	x24, x24, #0x63c
  4074bc:	add	x25, x25, #0xe8d
  4074c0:	add	x26, x26, #0x644
  4074c4:	b	407500 <ferror@plt+0x4b40>
  4074c8:	ldr	x0, [x21]
  4074cc:	bl	402800 <dirfd@plt>
  4074d0:	mov	w1, w0
  4074d4:	mov	x3, sp
  4074d8:	mov	w0, wzr
  4074dc:	mov	x2, x22
  4074e0:	mov	w4, wzr
  4074e4:	bl	4029b0 <__fxstatat@plt>
  4074e8:	cbz	w0, 4075a8 <ferror@plt+0x4be8>
  4074ec:	str	wzr, [x20]
  4074f0:	ldr	x0, [x21]
  4074f4:	bl	402600 <readdir@plt>
  4074f8:	mov	x22, x0
  4074fc:	cbz	x0, 4075f4 <ferror@plt+0x4c34>
  407500:	ldr	x8, [x23]
  407504:	ldrb	w9, [x22, #19]!
  407508:	ldrh	w8, [x8, x9, lsl #1]
  40750c:	tbz	w8, #11, 4074ec <ferror@plt+0x4b2c>
  407510:	ldrb	w8, [x21, #20]
  407514:	tbnz	w8, #1, 4074c8 <ferror@plt+0x4b08>
  407518:	tbz	w8, #0, 4075c0 <ferror@plt+0x4c00>
  40751c:	add	x0, sp, #0x108
  407520:	mov	w1, #0x2000                	// #8192
  407524:	mov	x2, x24
  407528:	mov	x3, x22
  40752c:	bl	4024a0 <snprintf@plt>
  407530:	ldr	x0, [x21]
  407534:	bl	402800 <dirfd@plt>
  407538:	add	x1, sp, #0x108
  40753c:	mov	w2, #0x80000               	// #524288
  407540:	bl	4028e0 <openat@plt>
  407544:	tbnz	w0, #31, 4074ec <ferror@plt+0x4b2c>
  407548:	mov	x1, x25
  40754c:	bl	402590 <fdopen@plt>
  407550:	cbz	x0, 4074ec <ferror@plt+0x4b2c>
  407554:	mov	x27, x0
  407558:	add	x0, sp, #0x108
  40755c:	mov	w1, #0x2000                	// #8192
  407560:	mov	x2, x27
  407564:	bl	402970 <fgets@plt>
  407568:	mov	x28, x0
  40756c:	str	x0, [sp, #256]
  407570:	mov	x0, x27
  407574:	bl	4024e0 <fclose@plt>
  407578:	cbz	x28, 4074ec <ferror@plt+0x4b2c>
  40757c:	add	x0, sp, #0x108
  407580:	mov	x2, sp
  407584:	mov	x1, x26
  407588:	bl	402890 <__isoc99_sscanf@plt>
  40758c:	cmp	w0, #0x1
  407590:	b.ne	4074ec <ferror@plt+0x4b2c>  // b.any
  407594:	ldr	x1, [x21, #8]
  407598:	mov	x0, sp
  40759c:	bl	4026c0 <strcmp@plt>
  4075a0:	cbnz	w0, 4074ec <ferror@plt+0x4b2c>
  4075a4:	b	4075c0 <ferror@plt+0x4c00>
  4075a8:	ldr	w8, [x21, #16]
  4075ac:	ldr	w9, [sp, #24]
  4075b0:	cmp	w8, w9
  4075b4:	b.ne	4074ec <ferror@plt+0x4b2c>  // b.any
  4075b8:	ldrb	w8, [x21, #20]
  4075bc:	tbnz	w8, #0, 40751c <ferror@plt+0x4b5c>
  4075c0:	add	x1, sp, #0x100
  4075c4:	mov	w2, #0xa                   	// #10
  4075c8:	mov	x0, x22
  4075cc:	str	xzr, [sp, #256]
  4075d0:	str	wzr, [x20]
  4075d4:	bl	402700 <strtol@plt>
  4075d8:	str	w0, [x19]
  4075dc:	ldr	w8, [x20]
  4075e0:	cbz	w8, 407628 <ferror@plt+0x4c68>
  4075e4:	cmp	w8, #0x0
  4075e8:	mov	w9, #0xffffffff            	// #-1
  4075ec:	csneg	w0, w9, w8, eq  // eq = none
  4075f0:	b	407604 <ferror@plt+0x4c44>
  4075f4:	ldr	w8, [x20]
  4075f8:	cmp	w8, #0x0
  4075fc:	mov	w8, #0x1                   	// #1
  407600:	cneg	w0, w8, ne  // ne = any
  407604:	add	sp, sp, #0x2, lsl #12
  407608:	add	sp, sp, #0x110
  40760c:	ldp	x20, x19, [sp, #80]
  407610:	ldp	x22, x21, [sp, #64]
  407614:	ldp	x24, x23, [sp, #48]
  407618:	ldp	x26, x25, [sp, #32]
  40761c:	ldp	x28, x27, [sp, #16]
  407620:	ldp	x29, x30, [sp], #96
  407624:	ret
  407628:	ldr	x9, [sp, #256]
  40762c:	cmp	x22, x9
  407630:	b.eq	4075e4 <ferror@plt+0x4c24>  // b.none
  407634:	cbz	x9, 407640 <ferror@plt+0x4c80>
  407638:	ldrb	w9, [x9]
  40763c:	cbnz	w9, 4075e4 <ferror@plt+0x4c24>
  407640:	mov	w0, wzr
  407644:	b	407604 <ferror@plt+0x4c44>
  407648:	stp	x29, x30, [sp, #-64]!
  40764c:	mov	x29, sp
  407650:	stp	x19, x20, [sp, #16]
  407654:	adrp	x20, 418000 <ferror@plt+0x15640>
  407658:	add	x20, x20, #0xdb0
  40765c:	stp	x21, x22, [sp, #32]
  407660:	adrp	x21, 418000 <ferror@plt+0x15640>
  407664:	add	x21, x21, #0xda8
  407668:	sub	x20, x20, x21
  40766c:	mov	w22, w0
  407670:	stp	x23, x24, [sp, #48]
  407674:	mov	x23, x1
  407678:	mov	x24, x2
  40767c:	bl	4022d0 <memcpy@plt-0x40>
  407680:	cmp	xzr, x20, asr #3
  407684:	b.eq	4076b0 <ferror@plt+0x4cf0>  // b.none
  407688:	asr	x20, x20, #3
  40768c:	mov	x19, #0x0                   	// #0
  407690:	ldr	x3, [x21, x19, lsl #3]
  407694:	mov	x2, x24
  407698:	add	x19, x19, #0x1
  40769c:	mov	x1, x23
  4076a0:	mov	w0, w22
  4076a4:	blr	x3
  4076a8:	cmp	x20, x19
  4076ac:	b.ne	407690 <ferror@plt+0x4cd0>  // b.any
  4076b0:	ldp	x19, x20, [sp, #16]
  4076b4:	ldp	x21, x22, [sp, #32]
  4076b8:	ldp	x23, x24, [sp, #48]
  4076bc:	ldp	x29, x30, [sp], #64
  4076c0:	ret
  4076c4:	nop
  4076c8:	ret
  4076cc:	nop
  4076d0:	adrp	x2, 419000 <ferror@plt+0x16640>
  4076d4:	mov	x1, #0x0                   	// #0
  4076d8:	ldr	x2, [x2, #872]
  4076dc:	b	402450 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004076e0 <.fini>:
  4076e0:	stp	x29, x30, [sp, #-16]!
  4076e4:	mov	x29, sp
  4076e8:	ldp	x29, x30, [sp], #16
  4076ec:	ret
