<module name="DEBUGSS_WRAP0_ROM_TABLE_1_0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="ROM_TABLE_1_0_ROM_ENTRY0" acronym="ROM_TABLE_1_0_ROM_ENTRY0" offset="0x0" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x1" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x1" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_ROM_ENTRY1" acronym="ROM_TABLE_1_0_ROM_ENTRY1" offset="0x4" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x2" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x1" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_ROM_ENTRY2" acronym="ROM_TABLE_1_0_ROM_ENTRY2" offset="0x8" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x3" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x1" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_ROM_ENTRY3" acronym="ROM_TABLE_1_0_ROM_ENTRY3" offset="0xC" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x4" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x1" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_ROM_ENTRY4" acronym="ROM_TABLE_1_0_ROM_ENTRY4" offset="0x10" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x5" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x1" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_ROM_ENTRY5" acronym="ROM_TABLE_1_0_ROM_ENTRY5" offset="0x14" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x4096" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x1" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_COMPUTE_CLUSTER0" acronym="ROM_TABLE_1_0_COMPUTE_CLUSTER0" offset="0x18" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x4096" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_COMPUTE_CLUSTER1" acronym="ROM_TABLE_1_0_COMPUTE_CLUSTER1" offset="0x1C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x5120" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_COMPUTE_CLUSTER2" acronym="ROM_TABLE_1_0_COMPUTE_CLUSTER2" offset="0x20" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x6144" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_DEBUG_CELL0" acronym="ROM_TABLE_1_0_DEBUG_CELL0" offset="0x24" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7168" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_DEBUG_CELL1" acronym="ROM_TABLE_1_0_DEBUG_CELL1" offset="0x28" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7184" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_DEBUG_CELL2" acronym="ROM_TABLE_1_0_DEBUG_CELL2" offset="0x2C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7200" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_DEBUG_CELL3" acronym="ROM_TABLE_1_0_DEBUG_CELL3" offset="0x30" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7216" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_DEBUG_CELL4" acronym="ROM_TABLE_1_0_DEBUG_CELL4" offset="0x34" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7232" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_DEBUG_CELL5" acronym="ROM_TABLE_1_0_DEBUG_CELL5" offset="0x38" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7248" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_DEBUG_CELL6" acronym="ROM_TABLE_1_0_DEBUG_CELL6" offset="0x3C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7264" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_DEBUG_CELL7" acronym="ROM_TABLE_1_0_DEBUG_CELL7" offset="0x40" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7280" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_DEBUG_CELL8" acronym="ROM_TABLE_1_0_DEBUG_CELL8" offset="0x44" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7296" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_DEBUG_CELL9" acronym="ROM_TABLE_1_0_DEBUG_CELL9" offset="0x48" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7312" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_DEBUG_CELL10" acronym="ROM_TABLE_1_0_DEBUG_CELL10" offset="0x4C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7328" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_DEBUG_CELL11" acronym="ROM_TABLE_1_0_DEBUG_CELL11" offset="0x50" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7344" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_EXTCSCOMP0" acronym="ROM_TABLE_1_0_EXTCSCOMP0" offset="0x50" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7424" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_EXTCSCOMP1" acronym="ROM_TABLE_1_0_EXTCSCOMP1" offset="0x54" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7440" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_EXTCSCOMP2" acronym="ROM_TABLE_1_0_EXTCSCOMP2" offset="0x58" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7456" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_EXTCSCOMP3" acronym="ROM_TABLE_1_0_EXTCSCOMP3" offset="0x5C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7472" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_EXTCSCOMP4" acronym="ROM_TABLE_1_0_EXTCSCOMP4" offset="0x60" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7488" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_EXTCSCOMP5" acronym="ROM_TABLE_1_0_EXTCSCOMP5" offset="0x64" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7504" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_EXTCSCOMP6" acronym="ROM_TABLE_1_0_EXTCSCOMP6" offset="0x68" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7520" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_EXTCSCOMP7" acronym="ROM_TABLE_1_0_EXTCSCOMP7" offset="0x6C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7536" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_EXTCSCOMP8" acronym="ROM_TABLE_1_0_EXTCSCOMP8" offset="0x70" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7552" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_EXTCSCOMP9" acronym="ROM_TABLE_1_0_EXTCSCOMP9" offset="0x74" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7568" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_EXTCSCOMP10" acronym="ROM_TABLE_1_0_EXTCSCOMP10" offset="0x78" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7584" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_1_0_EXTCSCOMP11" acronym="ROM_TABLE_1_0_EXTCSCOMP11" offset="0x7C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x7600" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
</module>