INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/4-bit Add_Subtract unit/Full Adder/Full_Adder.sim/sim_1/synth/func/xsim/TB_FA_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/4-bit Add_Subtract unit/Full Adder/Full_Adder.srcs/sim_1/new/TB_FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_FA
