/**
  * NAND gate
  * not AND
 */

CHIP NAND4 {
    IN x[4], y[4];
    OUT out[4];

    PARTS:
    And(a=x[0], b=y[0], out=and1);
    Not(in=and1, out=out[0]);

    And(a=x[1], b=y[1], out=and2);
    Not(in=and2, out=out[1]);

    And(a=x[2], b=y[2], out=and3);
    Not(in=and3, out=out[2]);

    And(a=x[3], b=y[3], out=and4);
    Not(in=and4, out=out[3]);
}


