<stg><name>calculate_statistics_Pipeline_calc_std</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %accum = alloca i32 1

]]></Node>
<StgValue><ssdm name="accum"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %mean_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean_val

]]></Node>
<StgValue><ssdm name="mean_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:4 %store_ln105 = store i31 0, i31 %i_2

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln103 = store i32 0, i32 %accum

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc22:0 %i = load i31 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="31">
<![CDATA[
for.inc22:1 %zext_ln105 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22:2 %icmp_ln105 = icmp_slt  i32 %zext_ln105, i32 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc22:4 %br_ln105 = br i1 %icmp_ln105, void %for.end24.loopexit.exitStub, void %for.inc22.split

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.split:4 %lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %i, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="8">
<![CDATA[
for.inc22.split:5 %zext_ln105_1 = zext i8 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln105_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.split:6 %data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln105_1

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.split:7 %data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln105_1

]]></Node>
<StgValue><ssdm name="data_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.split:8 %data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln105_1

]]></Node>
<StgValue><ssdm name="data_2_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.split:9 %data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln105_1

]]></Node>
<StgValue><ssdm name="data_3_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
for.inc22.split:10 %data_load = load i8 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc22.split:11 %data_1_load = load i8 %data_1_addr

]]></Node>
<StgValue><ssdm name="data_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
for.inc22.split:12 %data_2_load = load i8 %data_2_addr

]]></Node>
<StgValue><ssdm name="data_2_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="8">
<![CDATA[
for.inc22.split:13 %data_3_load = load i8 %data_3_addr

]]></Node>
<StgValue><ssdm name="data_3_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc22:3 %add_ln105 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="31">
<![CDATA[
for.inc22.split:1 %trunc_ln105 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
for.inc22.split:10 %data_load = load i8 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc22.split:11 %data_1_load = load i8 %data_1_addr

]]></Node>
<StgValue><ssdm name="data_1_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
for.inc22.split:12 %data_2_load = load i8 %data_2_addr

]]></Node>
<StgValue><ssdm name="data_2_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="8">
<![CDATA[
for.inc22.split:13 %data_3_load = load i8 %data_3_addr

]]></Node>
<StgValue><ssdm name="data_3_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc22.split:14 %tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %data_load, i2 1, i32 %data_1_load, i2 2, i32 %data_2_load, i2 3, i32 %data_3_load, i32 <undef>, i2 %trunc_ln105

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22.split:18 %store_ln105 = store i31 %add_ln105, i31 %i_2

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="49" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.split:15 %diff = fsub i32 %tmp_1, i32 %mean_val_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.split:15 %diff = fsub i32 %tmp_1, i32 %mean_val_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="51" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.split:15 %diff = fsub i32 %tmp_1, i32 %mean_val_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="52" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.split:15 %diff = fsub i32 %tmp_1, i32 %mean_val_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="53" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.split:15 %diff = fsub i32 %tmp_1, i32 %mean_val_read

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="54" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.split:16 %mul = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="55" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.split:16 %mul = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="56" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.split:16 %mul = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="57" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.split:16 %mul = fmul i32 %diff, i32 %diff

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end24.loopexit.exitStub:0 %accum_load_1 = load i32 %accum

]]></Node>
<StgValue><ssdm name="accum_load_1"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end24.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_out, i32 %accum_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
for.end24.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="58" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc22.split:0 %accum_load = load i32 %accum

]]></Node>
<StgValue><ssdm name="accum_load"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.split:17 %accum_1 = fadd i32 %accum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="60" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.split:17 %accum_1 = fadd i32 %accum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="61" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.split:17 %accum_1 = fadd i32 %accum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="62" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.split:17 %accum_1 = fadd i32 %accum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="63" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.split:17 %accum_1 = fadd i32 %accum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="accum_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="64" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc22.split:2 %specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln106"/></StgValue>
</operation>

<operation id="65" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc22.split:3 %specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="66" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22.split:19 %store_ln103 = store i32 %accum_1, i32 %accum

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="67" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.inc22.split:20 %br_ln105 = br void %for.inc22

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="111" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="112" name="data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="data_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="data_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="data_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="mean_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mean_val"/></StgValue>
</port>
<port id="117" name="accum_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="accum_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="119" from="StgValue_118" to="accum" fromId="118" toId="20">
</dataflow>
<dataflow id="120" from="StgValue_118" to="i_2" fromId="118" toId="21">
</dataflow>
<dataflow id="122" from="_ssdm_op_Read.ap_auto.float" to="mean_val_read" fromId="121" toId="22">
</dataflow>
<dataflow id="123" from="mean_val" to="mean_val_read" fromId="116" toId="22">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_auto.i32" to="n_read" fromId="124" toId="23">
</dataflow>
<dataflow id="126" from="n" to="n_read" fromId="111" toId="23">
</dataflow>
<dataflow id="128" from="StgValue_127" to="store_ln105" fromId="127" toId="24">
</dataflow>
<dataflow id="129" from="i_2" to="store_ln105" fromId="21" toId="24">
</dataflow>
<dataflow id="131" from="StgValue_130" to="store_ln103" fromId="130" toId="25">
</dataflow>
<dataflow id="132" from="accum" to="store_ln103" fromId="20" toId="25">
</dataflow>
<dataflow id="133" from="i_2" to="i" fromId="21" toId="27">
</dataflow>
<dataflow id="134" from="i" to="zext_ln105" fromId="27" toId="28">
</dataflow>
<dataflow id="135" from="zext_ln105" to="icmp_ln105" fromId="28" toId="29">
</dataflow>
<dataflow id="136" from="n_read" to="icmp_ln105" fromId="23" toId="29">
</dataflow>
<dataflow id="137" from="icmp_ln105" to="br_ln105" fromId="29" toId="30">
</dataflow>
<dataflow id="139" from="_ssdm_op_PartSelect.i8.i31.i32.i32" to="lshr_ln2" fromId="138" toId="31">
</dataflow>
<dataflow id="140" from="i" to="lshr_ln2" fromId="27" toId="31">
</dataflow>
<dataflow id="142" from="StgValue_141" to="lshr_ln2" fromId="141" toId="31">
</dataflow>
<dataflow id="144" from="StgValue_143" to="lshr_ln2" fromId="143" toId="31">
</dataflow>
<dataflow id="145" from="lshr_ln2" to="zext_ln105_1" fromId="31" toId="32">
</dataflow>
<dataflow id="146" from="data" to="data_addr" fromId="112" toId="33">
</dataflow>
<dataflow id="148" from="StgValue_147" to="data_addr" fromId="147" toId="33">
</dataflow>
<dataflow id="149" from="zext_ln105_1" to="data_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="150" from="data_1" to="data_1_addr" fromId="113" toId="34">
</dataflow>
<dataflow id="151" from="StgValue_147" to="data_1_addr" fromId="147" toId="34">
</dataflow>
<dataflow id="152" from="zext_ln105_1" to="data_1_addr" fromId="32" toId="34">
</dataflow>
<dataflow id="153" from="data_2" to="data_2_addr" fromId="114" toId="35">
</dataflow>
<dataflow id="154" from="StgValue_147" to="data_2_addr" fromId="147" toId="35">
</dataflow>
<dataflow id="155" from="zext_ln105_1" to="data_2_addr" fromId="32" toId="35">
</dataflow>
<dataflow id="156" from="data_3" to="data_3_addr" fromId="115" toId="36">
</dataflow>
<dataflow id="157" from="StgValue_147" to="data_3_addr" fromId="147" toId="36">
</dataflow>
<dataflow id="158" from="zext_ln105_1" to="data_3_addr" fromId="32" toId="36">
</dataflow>
<dataflow id="159" from="data_addr" to="data_load" fromId="33" toId="37">
</dataflow>
<dataflow id="160" from="data_1_addr" to="data_1_load" fromId="34" toId="38">
</dataflow>
<dataflow id="161" from="data_2_addr" to="data_2_load" fromId="35" toId="39">
</dataflow>
<dataflow id="162" from="data_3_addr" to="data_3_load" fromId="36" toId="40">
</dataflow>
<dataflow id="163" from="i" to="add_ln105" fromId="27" toId="41">
</dataflow>
<dataflow id="165" from="StgValue_164" to="add_ln105" fromId="164" toId="41">
</dataflow>
<dataflow id="166" from="i" to="trunc_ln105" fromId="27" toId="42">
</dataflow>
<dataflow id="167" from="data_addr" to="data_load" fromId="33" toId="43">
</dataflow>
<dataflow id="168" from="data_1_addr" to="data_1_load" fromId="34" toId="44">
</dataflow>
<dataflow id="169" from="data_2_addr" to="data_2_load" fromId="35" toId="45">
</dataflow>
<dataflow id="170" from="data_3_addr" to="data_3_load" fromId="36" toId="46">
</dataflow>
<dataflow id="172" from="_ssdm_op_SparseMux.ap_auto.4float.float.i2" to="tmp_1" fromId="171" toId="47">
</dataflow>
<dataflow id="174" from="StgValue_173" to="tmp_1" fromId="173" toId="47">
</dataflow>
<dataflow id="175" from="data_load" to="tmp_1" fromId="43" toId="47">
</dataflow>
<dataflow id="177" from="StgValue_176" to="tmp_1" fromId="176" toId="47">
</dataflow>
<dataflow id="178" from="data_1_load" to="tmp_1" fromId="44" toId="47">
</dataflow>
<dataflow id="180" from="StgValue_179" to="tmp_1" fromId="179" toId="47">
</dataflow>
<dataflow id="181" from="data_2_load" to="tmp_1" fromId="45" toId="47">
</dataflow>
<dataflow id="183" from="StgValue_182" to="tmp_1" fromId="182" toId="47">
</dataflow>
<dataflow id="184" from="data_3_load" to="tmp_1" fromId="46" toId="47">
</dataflow>
<dataflow id="186" from="StgValue_185" to="tmp_1" fromId="185" toId="47">
</dataflow>
<dataflow id="187" from="trunc_ln105" to="tmp_1" fromId="42" toId="47">
</dataflow>
<dataflow id="188" from="add_ln105" to="store_ln105" fromId="41" toId="48">
</dataflow>
<dataflow id="189" from="i_2" to="store_ln105" fromId="21" toId="48">
</dataflow>
<dataflow id="190" from="tmp_1" to="diff" fromId="47" toId="49">
</dataflow>
<dataflow id="191" from="mean_val_read" to="diff" fromId="22" toId="49">
</dataflow>
<dataflow id="192" from="tmp_1" to="diff" fromId="47" toId="50">
</dataflow>
<dataflow id="193" from="mean_val_read" to="diff" fromId="22" toId="50">
</dataflow>
<dataflow id="194" from="tmp_1" to="diff" fromId="47" toId="51">
</dataflow>
<dataflow id="195" from="mean_val_read" to="diff" fromId="22" toId="51">
</dataflow>
<dataflow id="196" from="tmp_1" to="diff" fromId="47" toId="52">
</dataflow>
<dataflow id="197" from="mean_val_read" to="diff" fromId="22" toId="52">
</dataflow>
<dataflow id="198" from="tmp_1" to="diff" fromId="47" toId="53">
</dataflow>
<dataflow id="199" from="mean_val_read" to="diff" fromId="22" toId="53">
</dataflow>
<dataflow id="200" from="diff" to="mul" fromId="53" toId="54">
</dataflow>
<dataflow id="201" from="diff" to="mul" fromId="53" toId="54">
</dataflow>
<dataflow id="202" from="diff" to="mul" fromId="53" toId="55">
</dataflow>
<dataflow id="203" from="diff" to="mul" fromId="53" toId="55">
</dataflow>
<dataflow id="204" from="diff" to="mul" fromId="53" toId="56">
</dataflow>
<dataflow id="205" from="diff" to="mul" fromId="53" toId="56">
</dataflow>
<dataflow id="206" from="diff" to="mul" fromId="53" toId="57">
</dataflow>
<dataflow id="207" from="diff" to="mul" fromId="53" toId="57">
</dataflow>
<dataflow id="208" from="accum" to="accum_load" fromId="20" toId="58">
</dataflow>
<dataflow id="209" from="accum_load" to="accum_1" fromId="58" toId="59">
</dataflow>
<dataflow id="210" from="mul" to="accum_1" fromId="57" toId="59">
</dataflow>
<dataflow id="211" from="accum_load" to="accum_1" fromId="58" toId="60">
</dataflow>
<dataflow id="212" from="mul" to="accum_1" fromId="57" toId="60">
</dataflow>
<dataflow id="213" from="accum_load" to="accum_1" fromId="58" toId="61">
</dataflow>
<dataflow id="214" from="mul" to="accum_1" fromId="57" toId="61">
</dataflow>
<dataflow id="215" from="accum_load" to="accum_1" fromId="58" toId="62">
</dataflow>
<dataflow id="216" from="mul" to="accum_1" fromId="57" toId="62">
</dataflow>
<dataflow id="217" from="accum_load" to="accum_1" fromId="58" toId="63">
</dataflow>
<dataflow id="218" from="mul" to="accum_1" fromId="57" toId="63">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecPipeline" to="specpipeline_ln106" fromId="219" toId="64">
</dataflow>
<dataflow id="222" from="StgValue_221" to="specpipeline_ln106" fromId="221" toId="64">
</dataflow>
<dataflow id="224" from="StgValue_223" to="specpipeline_ln106" fromId="223" toId="64">
</dataflow>
<dataflow id="225" from="StgValue_223" to="specpipeline_ln106" fromId="223" toId="64">
</dataflow>
<dataflow id="226" from="StgValue_223" to="specpipeline_ln106" fromId="223" toId="64">
</dataflow>
<dataflow id="228" from="empty" to="specpipeline_ln106" fromId="227" toId="64">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecLoopName" to="specloopname_ln105" fromId="229" toId="65">
</dataflow>
<dataflow id="232" from="empty_1" to="specloopname_ln105" fromId="231" toId="65">
</dataflow>
<dataflow id="233" from="accum_1" to="store_ln103" fromId="63" toId="66">
</dataflow>
<dataflow id="234" from="accum" to="store_ln103" fromId="20" toId="66">
</dataflow>
<dataflow id="235" from="accum" to="accum_load_1" fromId="20" toId="68">
</dataflow>
<dataflow id="237" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="236" toId="69">
</dataflow>
<dataflow id="238" from="accum_out" to="write_ln0" fromId="117" toId="69">
</dataflow>
<dataflow id="239" from="accum_load_1" to="write_ln0" fromId="68" toId="69">
</dataflow>
<dataflow id="240" from="icmp_ln105" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="241" from="icmp_ln105" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="242" from="icmp_ln105" to="StgValue_4" fromId="29" toId="4">
</dataflow>
<dataflow id="243" from="icmp_ln105" to="StgValue_5" fromId="29" toId="5">
</dataflow>
<dataflow id="244" from="icmp_ln105" to="StgValue_6" fromId="29" toId="6">
</dataflow>
<dataflow id="245" from="icmp_ln105" to="StgValue_7" fromId="29" toId="7">
</dataflow>
<dataflow id="246" from="icmp_ln105" to="StgValue_12" fromId="29" toId="12">
</dataflow>
</dataflows>


</stg>
