# SystemVerilog_RISC-V_Single_Cycle_CPU_Project
ë¯¸ë‹ˆí”„ë¡œì íŠ¸ : SystemVerilogë¥¼ ì´ìš©í•˜ì—¬ RV32I ëª…ë ¹ì–´ ê¸°ë°˜ Single Cycle CPU ì„¤ê³„ ë° ê²€ì¦

PPT link : ![PPT ë°”ë¡œë³´ê¸°]([https://www.canva.com/design/DAG0UOiyFqQ/s3u1rJ_PSrFhDyJslErOAA/viewutm_content=DAG0UOiyFqQ&utm_campaign=designshare&utm_medium=link2&utm_source=uniquelinks&utlId=h1cc924753e](https://www.canva.com/design/DAG0UOiyFqQ/s3u1rJ_PSrFhDyJslErOAA/view?utm_content=DAG0UOiyFqQ&utm_campaign=designshare&utm_medium=link2&utm_source=uniquelinks&utlId=h1cc924753e))


## ğŸ”¹í”„ë¡œì íŠ¸ ê°œìš”

---
í˜„ëŒ€ CPU ì„¤ê³„ì˜ ê·¼ê°„ì´ ë˜ëŠ” RISC Architectureì— ëŒ€í•œ ê¹Šì´ ìˆëŠ” ì´í•´ë¥¼ ëª©í‘œë¡œ í”„ë¡œì íŠ¸ë¥¼ ì‹œì‘í–ˆìŠµë‹ˆë‹¤. íŠ¹íˆ, License ë¹„ìš© ì—†ì´ ììœ ë¡œìš´ ì„¤ê³„ì™€ í™•ì¥ì´ ê°€ëŠ¥í•œ ì˜¤í”ˆì†ŒìŠ¤ ISAì¸ RISC-Vë¥¼ ì„ íƒí•˜ì—¬ CPUì˜ í•µì‹¬ ë™ì‘ ì›ë¦¬ë¥¼ êµ¬í˜„í•˜ë©° ì»´í“¨í„° êµ¬ì¡°ì˜ ì´ë¡ ì  ì§€ì‹ì„ ì‹¤ì œ í•˜ë“œì›¨ì–´ ì„¤ê³„ë¡œ ì—°ê²°í•˜ëŠ” ê²½í—˜ì„ ìŒ“ê³ ì í–ˆìŠµë‹ˆë‹¤. 

ë³¸ í”„ë¡œì íŠ¸ëŠ” Harvard Structureì˜ RV32Iê¸°ë°˜ì˜ Single Cycle CPUë¥¼ SysytemVerilogë¥¼ ì´ìš©í•´ì„œ  í†µí•© ì„¤ê³„í•˜ê³  ì‹œë®¬ë ˆì´ì…˜ì„ í†µí•´ ì´ 6ê°€ì§€ì˜ ëª…ë ¹ì–´ íƒ€ì…ì„ ê²€ì¦í•˜ëŠ” ê²ƒìœ¼ë¡œ ëª©í‘œë¥¼ í–ˆìŠµë‹ˆë‹¤.


## ğŸ”¹í”„ë¡œì íŠ¸ ëª©í‘œ

---

**What?** ğŸ¯

- **32-bit Single Cycle RISC-V CPU Core ì„¤ê³„ : SystemVerilogë¥¼ ì´ìš©í•˜ì—¬ CPU ì„¤ê³„**
- **Base Instruction Set êµ¬í˜„ :** RISC-Vì˜ ê¸°ë³¸ ì •ìˆ˜ ëª…ë ¹ì–´ ì„¸íŠ¸(RV32I)ì˜ í•µì‹¬ì¸ R, I, S, B, U, J-Type 6ê°€ì§€ ëª…ë ¹ì–´ í¬ë§· êµ¬í˜„
- **ì‹œë®¬ë ˆì´ì…˜ì„ í†µí•œ ê¸°ëŠ¥ ê²€ì¦** : ì‘ì„±ëœ ê° ëª…ë ¹ì–´ íƒ€ì…ì´ ì˜ë„ëŒ€ë¡œ ë™ì‘í•˜ëŠ”ì§€ ê¸°ëŠ¥ ê²€ì¦
- **ì»´í“¨í„° í•µì‹¬ êµ¬ì¡° êµ¬í˜„** : Instruction Memoryì™€ Data Memoryê°€ ë¶„ë¦¬ëœ Harvard Structure êµ¬í˜„ ë° DataPathì™€ Control Unitì„ ì„¤ê³„í•˜ë©° ë°ì´í„° íë¦„ê³¼ ì œì–´ ì‹ í˜¸ë¥¼ ì´í•´
### ğŸ”¹System Architecture

---

ğŸ”¸System Level Block Diagram

![hard](https://github.com/seonghunppark/SystemVerilog_RISC-V_Single_Cycle_CPU_Project/blob/f1bb16b9237d79be8ba893a36aacb0ad9e15a030/Total%20Block%20Diagram.png)
##
## ğŸ”¹ì£¼ìš” ì„±ê³¼ ë° ë°°ìš´ ì  (Outcome & Lessons Learned)

---

1.
