\doxysection{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def Struct Reference}
\hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def}\index{USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}}


USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}



Collaboration diagram for USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=223pt]{struct_u_s_b___o_t_g___i_n_endpoint_type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a7ae9a62fb2acdc8981930ceb8ba5f100}{DIEPCTL}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_ab40b947e437eea142bb6682282b073d6}{Reserved04}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_af66b4da67fb3732d6fd4f98dd0e9f824}{DIEPINT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a30c3ab77aa3174965375dfe1a01bdddb}{Reserved0C}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_aeda9700dcd52e252d7809cabed971bab}{DIEPTSIZ}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a8a7731263a0403b02e369ca387dce8e0}{DIEPDMA}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a2343fef0358d8713918d26eb93f1fa8b}{DTXFSTS}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a525d6997cba563967fd7ea22898ed4f6}{Reserved18}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a7ae9a62fb2acdc8981930ceb8ba5f100}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a7ae9a62fb2acdc8981930ceb8ba5f100} 
\index{USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}!DIEPCTL@{DIEPCTL}}
\index{DIEPCTL@{DIEPCTL}!USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}}
\doxysubsubsection{\texorpdfstring{DIEPCTL}{DIEPCTL}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def\+::\+DIEPCTL}

dev IN Endpoint Control Reg 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 00h \Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a8a7731263a0403b02e369ca387dce8e0}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a8a7731263a0403b02e369ca387dce8e0} 
\index{USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}!DIEPDMA@{DIEPDMA}}
\index{DIEPDMA@{DIEPDMA}!USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}}
\doxysubsubsection{\texorpdfstring{DIEPDMA}{DIEPDMA}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def\+::\+DIEPDMA}

IN Endpoint DMA Address Reg 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 14h \Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_af66b4da67fb3732d6fd4f98dd0e9f824}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_af66b4da67fb3732d6fd4f98dd0e9f824} 
\index{USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}!DIEPINT@{DIEPINT}}
\index{DIEPINT@{DIEPINT}!USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}}
\doxysubsubsection{\texorpdfstring{DIEPINT}{DIEPINT}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def\+::\+DIEPINT}

dev IN Endpoint Itr Reg 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 08h \Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_aeda9700dcd52e252d7809cabed971bab}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_aeda9700dcd52e252d7809cabed971bab} 
\index{USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}!DIEPTSIZ@{DIEPTSIZ}}
\index{DIEPTSIZ@{DIEPTSIZ}!USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}}
\doxysubsubsection{\texorpdfstring{DIEPTSIZ}{DIEPTSIZ}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def\+::\+DIEPTSIZ}

IN Endpoint Txfer Size 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 10h \Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a2343fef0358d8713918d26eb93f1fa8b}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a2343fef0358d8713918d26eb93f1fa8b} 
\index{USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}!DTXFSTS@{DTXFSTS}}
\index{DTXFSTS@{DTXFSTS}!USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}}
\doxysubsubsection{\texorpdfstring{DTXFSTS}{DTXFSTS}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def\+::\+DTXFSTS}

IN Endpoint Tx FIFO Status Reg 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 18h \Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_ab40b947e437eea142bb6682282b073d6}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_ab40b947e437eea142bb6682282b073d6} 
\index{USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}!Reserved04@{Reserved04}}
\index{Reserved04@{Reserved04}!USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved04}{Reserved04}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def\+::\+Reserved04}

Reserved 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 04h \Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a30c3ab77aa3174965375dfe1a01bdddb}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a30c3ab77aa3174965375dfe1a01bdddb} 
\index{USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}!Reserved0C@{Reserved0C}}
\index{Reserved0C@{Reserved0C}!USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved0C}{Reserved0C}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def\+::\+Reserved0C}

Reserved 900h + (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 0Ch \Hypertarget{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a525d6997cba563967fd7ea22898ed4f6}\label{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a525d6997cba563967fd7ea22898ed4f6} 
\index{USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}!Reserved18@{Reserved18}}
\index{Reserved18@{Reserved18}!USB\_OTG\_INEndpointTypeDef@{USB\_OTG\_INEndpointTypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved18}{Reserved18}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def\+::\+Reserved18}

Reserved 900h+(ep\+\_\+num\texorpdfstring{$\ast$}{*}20h)+1Ch-\/900h+ (ep\+\_\+num \texorpdfstring{$\ast$}{*} 20h) + 1Ch 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Users/soumy/\+Git\+Hub/\+STM32\+\_\+\+MCU\+\_\+\+Peripherals/\+Peripherals/\+I2\+C\+\_\+\+Test/stm32f429\+\_\+i2c\+\_\+driver/\+Inc/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
