
---------- Begin Simulation Statistics ----------
final_tick                                  196880000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 323674                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698972                       # Number of bytes of host memory used
host_op_rate                                   323557                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.32                       # Real time elapsed on the host
host_tick_rate                              615073635                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      103543                       # Number of instructions simulated
sim_ops                                        103543                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000197                       # Number of seconds simulated
sim_ticks                                   196880000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.983387                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   12559                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                13363                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3479                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             15656                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1095                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1785                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              690                       # Number of indirect misses.
system.cpu.branchPred.lookups                   20181                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          452                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2355                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      16024                       # Number of branches committed
system.cpu.commit.bw_lim_events                  3141                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            9309                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               103543                       # Number of instructions committed
system.cpu.commit.committedOps                 103543                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       149106                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.694425                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.513974                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       105369     70.67%     70.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        19508     13.08%     83.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        11952      8.02%     91.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         4984      3.34%     95.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1928      1.29%     96.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1313      0.88%     97.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          603      0.40%     97.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          308      0.21%     97.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         3141      2.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       149106                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          7                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2839                       # Number of function calls committed.
system.cpu.commit.int_insts                    102794                       # Number of committed integer instructions.
system.cpu.commit.loads                         22710                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            61390     59.29%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4701      4.54%     63.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              101      0.10%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           22709     21.93%     85.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          14628     14.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            1      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            103543                       # Class of committed instruction
system.cpu.commit.refs                          37338                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      103543                       # Number of Instructions Simulated
system.cpu.committedOps                        103543                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.901442                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.901442                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 13923                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1144                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                12011                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 120163                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    71030                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     63142                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2387                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2139                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  1350                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       20181                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     16721                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         79149                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   989                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         126295                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    7022                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.102504                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              69133                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              13654                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.641479                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             151832                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.831808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.184108                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    80232     52.84%     52.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    42036     27.69%     80.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14386      9.47%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     9491      6.25%     96.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2611      1.72%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2319      1.53%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      477      0.31%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      127      0.08%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      153      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               151832                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         5                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        5                       # number of floating regfile writes
system.cpu.idleCycles                           45049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2477                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    16937                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.550906                       # Inst execution rate
system.cpu.iew.exec_refs                        38926                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      14958                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3388                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 25020                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 26                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2852                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                15253                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              112859                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 23968                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3142                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                108463                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    193                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4273                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2387                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4567                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              510                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2310                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          625                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1223                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1254                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     65830                       # num instructions consuming a value
system.cpu.iew.wb_count                        107562                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.837172                       # average fanout of values written-back
system.cpu.iew.wb_producers                     55111                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.546330                       # insts written-back per cycle
system.cpu.iew.wb_sent                         107637                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   143694                       # number of integer regfile reads
system.cpu.int_regfile_writes                   77313                       # number of integer regfile writes
system.cpu.ipc                               0.525917                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.525917                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                23      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 66122     59.25%     59.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5122      4.59%     63.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   103      0.09%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                25117     22.51%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               15111     13.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               1      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 111605                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       7                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                  14                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            7                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  7                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1999                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017911                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      16      0.80%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1126     56.33%     57.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       4      0.20%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    807     40.37%     97.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    46      2.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 113574                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             377079                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       107555                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            122181                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     112833                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    111605                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  26                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            9315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                52                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         4330                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        151832                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.735056                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.142503                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               90409     59.55%     59.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               32123     21.16%     80.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               16427     10.82%     91.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                7861      5.18%     96.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3467      2.28%     98.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 694      0.46%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 436      0.29%     99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 229      0.15%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 186      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          151832                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.566865                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               395                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              354                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                25020                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               15253                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      38                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           196881                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    9040                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 74398                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1294                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    74221                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2538                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups                156108                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 117768                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               85138                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     61108                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    348                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2387                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4426                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    10740                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 5                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           156103                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            650                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 27                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      6753                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             27                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       258596                       # The number of ROB reads
system.cpu.rob.rob_writes                      228430                       # The number of ROB writes
system.cpu.timesIdled                            2587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6021                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        12059                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              3                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                778                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          255                       # Transaction distribution
system.membus.trans_dist::CleanEvict              579                       # Transaction distribution
system.membus.trans_dist::ReadExReq               183                       # Transaction distribution
system.membus.trans_dist::ReadExResp              183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           778                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        77824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   77824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               963                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     963    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 963                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2817000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5050750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5230                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2184                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2954                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1721                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             792                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2963                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2268                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 18096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       378624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       319296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 697920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             838                       # Total snoops (count)
system.tol2bus.snoopTraffic                     16320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6876                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000436                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020885                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6873     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6876                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           21825000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9197997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8901984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2614                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5062                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2448                       # number of overall hits
system.l2.overall_hits::.cpu.data                2614                       # number of overall hits
system.l2.overall_hits::total                    5062                       # number of overall hits
system.l2.demand_misses::.cpu.inst                515                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                446                       # number of demand (read+write) misses
system.l2.demand_misses::total                    961                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               515                       # number of overall misses
system.l2.overall_misses::.cpu.data               446                       # number of overall misses
system.l2.overall_misses::total                   961                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50376000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     42034000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         92410000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50376000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     42034000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        92410000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3060                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6023                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3060                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6023                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.173810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.145752                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159555                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.173810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.145752                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159555                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97817.475728                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94246.636771                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96160.249740                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97817.475728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94246.636771                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96160.249740                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 255                       # number of writebacks
system.l2.writebacks::total                       255                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              961                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40076000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     33114000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     73190000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40076000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     33114000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     73190000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.173810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.145752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159555                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.173810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.145752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159555                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77817.475728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74246.636771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76160.249740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77817.475728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74246.636771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76160.249740                       # average overall mshr miss latency
system.l2.replacements                            838                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1929                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1929                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2954                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2954                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2954                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2954                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               609                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   609                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 183                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     16576000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16576000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.231061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.231061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90579.234973                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90579.234973                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     12916000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12916000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.231061                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.231061                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70579.234973                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70579.234973                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50376000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50376000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.173810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.173810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97817.475728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97817.475728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40076000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40076000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.173810                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.173810                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77817.475728                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77817.475728                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2005                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2005                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          263                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             263                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     25458000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     25458000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2268                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2268                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.115961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.115961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96798.479087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96798.479087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20198000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20198000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.115961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.115961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76798.479087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76798.479087                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                13                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.133333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.133333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.133333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.133333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   123.033132                       # Cycle average of tags in use
system.l2.tags.total_refs                       12057                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       979                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.315628                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.943133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        69.890766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        52.199233                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.546022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.407807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961196                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     97451                       # Number of tag accesses
system.l2.tags.data_accesses                    97451                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          28544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              61504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           16320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          255                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                255                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         167411621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         144981715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             312393336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    167411621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        167411621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       82893133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             82893133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       82893133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        167411621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        144981715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            395286469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000145006750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           14                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           14                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2113                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                223                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         961                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        255                       # Number of write requests accepted
system.mem_ctrls.readBursts                       961                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      255                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7147000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                24322000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7802.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26552.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      797                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     222                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   961                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  255                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    562.500000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   406.085184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.579411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           14     10.94%     10.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           20     15.62%     26.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15     11.72%     38.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      6.25%     44.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      7.81%     52.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13     10.16%     62.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      8.59%     71.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      3.12%     74.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           33     25.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          128                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.214286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.137970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.216429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             4     28.57%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             1      7.14%     35.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             1      7.14%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             1      7.14%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             1      7.14%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1      7.14%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      7.14%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      7.14%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      7.14%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            14                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.785714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.748274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.188313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9     64.29%     64.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      7.14%     71.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     14.29%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            14                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  58624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   15040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   61504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                16320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       297.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    312.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     196806000                       # Total gap between requests
system.mem_ctrls.avgGap                     161847.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 167411621.292157649994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 130353514.831369370222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76391710.686712712049                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          255                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13646000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10676000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3661967250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26497.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23937.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14360655.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               314160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               159390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2070600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1111860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15366000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         52825890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         31116960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          102964860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        522.982832                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     80382000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      6500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    109998000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               628320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               326370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4469640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             114840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15366000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         59467530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         25524000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          105896700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        537.874340                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     65842750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      6500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    124537250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        13396                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            13396                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        13396                       # number of overall hits
system.cpu.icache.overall_hits::total           13396                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3324                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3324                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3324                       # number of overall misses
system.cpu.icache.overall_misses::total          3324                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    131390000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    131390000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    131390000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    131390000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        16720                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16720                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        16720                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16720                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.198804                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.198804                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.198804                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.198804                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39527.677497                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39527.677497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39527.677497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39527.677497                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2954                       # number of writebacks
system.cpu.icache.writebacks::total              2954                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          361                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          361                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          361                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          361                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2963                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2963                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2963                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2963                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    113539000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113539000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    113539000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113539000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.177213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.177213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.177213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.177213                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38318.933513                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38318.933513                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38318.933513                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38318.933513                       # average overall mshr miss latency
system.cpu.icache.replacements                   2954                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        13396                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           13396                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3324                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3324                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    131390000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    131390000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        16720                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16720                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.198804                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.198804                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39527.677497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39527.677497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          361                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          361                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2963                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2963                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    113539000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113539000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.177213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.177213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38318.933513                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38318.933513                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.978972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16358                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2962                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.522620                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.978972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             36402                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            36402                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        27634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            27634                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        27634                       # number of overall hits
system.cpu.dcache.overall_hits::total           27634                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10145                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10145                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10145                       # number of overall misses
system.cpu.dcache.overall_misses::total         10145                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    372564987                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    372564987                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    372564987                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    372564987                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        37779                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        37779                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        37779                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        37779                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.268535                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.268535                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.268535                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.268535                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36724.000690                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36724.000690                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36724.000690                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36724.000690                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          794                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          162                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                54                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.703704                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    13.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1929                       # number of writebacks
system.cpu.dcache.writebacks::total              1929                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7070                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7070                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3075                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3075                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    114762000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    114762000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    114762000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    114762000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.081394                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.081394                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.081394                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.081394                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37320.975610                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37320.975610                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37320.975610                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37320.975610                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3067                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        15423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           15423                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    272524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    272524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23151                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23151                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.333808                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.333808                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35264.492754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35264.492754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5460                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5460                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2268                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2268                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     78219000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     78219000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.097966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.097966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34488.095238                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34488.095238                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        12211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12211                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    100040987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    100040987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        14628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.165231                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.165231                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41390.561440                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41390.561440                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1610                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1610                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          807                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          807                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36543000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36543000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.055168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.055168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45282.527881                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45282.527881                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.950574                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               30709                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3075                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.986667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            426000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.950574                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993822                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993822                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             78633                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            78633                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    196880000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    196880000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
