

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_POLY_ADD_LOOP16'
================================================================
* Date:           Tue Mar  4 14:33:30 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.802 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100|  32.800 us|  32.800 us|  4100|  4100|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLY_ADD_LOOP  |     4098|     4098|         7|          4|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    350|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     80|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    279|    -|
|Register         |        -|    -|     485|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     485|    709|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_32_1_1_U265  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U266  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U267  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U268  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  80|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln116_fu_418_p2   |         +|   0|  0|  14|          13|           3|
    |grp_fu_308_p2         |         +|   0|  0|  39|          32|          32|
    |grp_fu_320_p2         |         +|   0|  0|  39|          32|          32|
    |grp_fu_334_p2         |         +|   0|  0|  39|          32|          32|
    |grp_fu_346_p2         |         +|   0|  0|  39|          32|          32|
    |grp_fu_314_p2         |      icmp|   0|  0|  39|          32|          31|
    |grp_fu_340_p2         |      icmp|   0|  0|  39|          32|          31|
    |or_ln116_1_fu_429_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln116_2_fu_442_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln116_fu_404_p2    |        or|   0|  0|  12|          12|           1|
    |grp_fu_326_p3         |    select|   0|  0|  32|           1|          32|
    |grp_fu_352_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 350|         244|         264|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |DataRAM_11_address0          |  25|          5|   12|         60|
    |DataRAM_11_address1          |  25|          5|   12|         60|
    |DataRAM_2_address0           |  25|          5|   12|         60|
    |DataRAM_2_address1           |  25|          5|   12|         60|
    |DataRAM_5_address0           |  25|          5|   12|         60|
    |DataRAM_5_address1           |  25|          5|   12|         60|
    |DataRAM_8_address0           |  25|          5|   12|         60|
    |DataRAM_8_address1           |  25|          5|   12|         60|
    |ap_NS_fsm                    |  25|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_17        |   9|          2|   13|         26|
    |j_fu_60                      |   9|          2|   13|         26|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 279|         57|  127|        545|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |DataRAM_11_addr_6_reg_499                |  12|   0|   12|          0|
    |DataRAM_11_addr_7_reg_539                |  11|   0|   12|          1|
    |DataRAM_11_addr_7_reg_539_pp0_iter1_reg  |  11|   0|   12|          1|
    |DataRAM_11_addr_8_reg_559                |  10|   0|   12|          2|
    |DataRAM_11_addr_8_reg_559_pp0_iter1_reg  |  10|   0|   12|          2|
    |DataRAM_11_addr_reg_519                  |  11|   0|   12|          1|
    |DataRAM_2_addr_6_reg_484                 |  12|   0|   12|          0|
    |DataRAM_2_addr_7_reg_524                 |  11|   0|   12|          1|
    |DataRAM_2_addr_7_reg_524_pp0_iter1_reg   |  11|   0|   12|          1|
    |DataRAM_2_addr_8_reg_544                 |  10|   0|   12|          2|
    |DataRAM_2_addr_8_reg_544_pp0_iter1_reg   |  10|   0|   12|          2|
    |DataRAM_2_addr_reg_504                   |  11|   0|   12|          1|
    |DataRAM_5_addr_6_reg_489                 |  12|   0|   12|          0|
    |DataRAM_5_addr_7_reg_529                 |  11|   0|   12|          1|
    |DataRAM_5_addr_7_reg_529_pp0_iter1_reg   |  11|   0|   12|          1|
    |DataRAM_5_addr_8_reg_549                 |  10|   0|   12|          2|
    |DataRAM_5_addr_8_reg_549_pp0_iter1_reg   |  10|   0|   12|          2|
    |DataRAM_5_addr_reg_509                   |  11|   0|   12|          1|
    |DataRAM_8_addr_6_reg_494                 |  12|   0|   12|          0|
    |DataRAM_8_addr_7_reg_534                 |  11|   0|   12|          1|
    |DataRAM_8_addr_7_reg_534_pp0_iter1_reg   |  11|   0|   12|          1|
    |DataRAM_8_addr_8_reg_554                 |  10|   0|   12|          2|
    |DataRAM_8_addr_8_reg_554_pp0_iter1_reg   |  10|   0|   12|          2|
    |DataRAM_8_addr_reg_514                   |  11|   0|   12|          1|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |empty_reg_478                            |  12|   0|   12|          0|
    |j_fu_60                                  |  13|   0|   13|          0|
    |reg_292                                  |  32|   0|   32|          0|
    |reg_296                                  |  32|   0|   32|          0|
    |reg_300                                  |  32|   0|   32|          0|
    |reg_304                                  |  32|   0|   32|          0|
    |reg_360                                  |  32|   0|   32|          0|
    |reg_368                                  |  32|   0|   32|          0|
    |tmp_reg_474                              |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 485|   0|  513|         28|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_ADD_LOOP16|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_ADD_LOOP16|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_ADD_LOOP16|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_ADD_LOOP16|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_ADD_LOOP16|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_ADD_LOOP16|  return value|
|DataRAM_2_address0   |  out|   12|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_ce0        |  out|    1|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_we0        |  out|    1|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_d0         |  out|   32|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_q0         |   in|   32|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_address1   |  out|   12|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_ce1        |  out|    1|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_we1        |  out|    1|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_d1         |  out|   32|   ap_memory|                        DataRAM_2|         array|
|DataRAM_2_q1         |   in|   32|   ap_memory|                        DataRAM_2|         array|
|DataRAM_5_address0   |  out|   12|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_ce0        |  out|    1|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_we0        |  out|    1|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_d0         |  out|   32|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_q0         |   in|   32|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_address1   |  out|   12|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_ce1        |  out|    1|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_we1        |  out|    1|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_d1         |  out|   32|   ap_memory|                        DataRAM_5|         array|
|DataRAM_5_q1         |   in|   32|   ap_memory|                        DataRAM_5|         array|
|DataRAM_8_address0   |  out|   12|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_ce0        |  out|    1|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_we0        |  out|    1|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_d0         |  out|   32|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_q0         |   in|   32|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_address1   |  out|   12|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_ce1        |  out|    1|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_we1        |  out|    1|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_d1         |  out|   32|   ap_memory|                        DataRAM_8|         array|
|DataRAM_8_q1         |   in|   32|   ap_memory|                        DataRAM_8|         array|
|DataRAM_11_address0  |  out|   12|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_ce0       |  out|    1|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_we0       |  out|    1|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_d0        |  out|   32|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_q0        |   in|   32|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_address1  |  out|   12|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_ce1       |  out|    1|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_we1       |  out|    1|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_d1        |  out|   32|   ap_memory|                       DataRAM_11|         array|
|DataRAM_11_q1        |   in|   32|   ap_memory|                       DataRAM_11|         array|
|RAMSel_cast          |   in|    2|     ap_none|                      RAMSel_cast|        scalar|
|RAMSel1_cast         |   in|    2|     ap_none|                     RAMSel1_cast|        scalar|
+---------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%RAMSel1_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel1_cast"   --->   Operation 11 'read' 'RAMSel1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast"   --->   Operation 12 'read' 'RAMSel_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc184.2"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_17 = load i13 %j"   --->   Operation 15 'load' 'j_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %j_17, i32 12" [Crypto.cpp:116]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %tmp, void %for.inc184.2.split, void %sw.epilog.loopexit12.exitStub" [Crypto.cpp:116]   --->   Operation 18 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_20_cast84 = zext i13 %j_17"   --->   Operation 19 'zext' 'j_20_cast84' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = trunc i13 %j_17"   --->   Operation 20 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%DataRAM_2_addr_6 = getelementptr i32 %DataRAM_2, i64 0, i64 %j_20_cast84" [Crypto.cpp:119]   --->   Operation 21 'getelementptr' 'DataRAM_2_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%DataRAM_5_addr_6 = getelementptr i32 %DataRAM_5, i64 0, i64 %j_20_cast84" [Crypto.cpp:119]   --->   Operation 22 'getelementptr' 'DataRAM_5_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%DataRAM_8_addr_6 = getelementptr i32 %DataRAM_8, i64 0, i64 %j_20_cast84" [Crypto.cpp:119]   --->   Operation 23 'getelementptr' 'DataRAM_8_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%DataRAM_11_addr_6 = getelementptr i32 %DataRAM_11, i64 0, i64 %j_20_cast84" [Crypto.cpp:119]   --->   Operation 24 'getelementptr' 'DataRAM_11_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%DataRAM_2_load_5 = load i12 %DataRAM_2_addr_6" [Crypto.cpp:119]   --->   Operation 25 'load' 'DataRAM_2_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%DataRAM_5_load_5 = load i12 %DataRAM_5_addr_6" [Crypto.cpp:119]   --->   Operation 26 'load' 'DataRAM_5_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%DataRAM_8_load_5 = load i12 %DataRAM_8_addr_6" [Crypto.cpp:119]   --->   Operation 27 'load' 'DataRAM_8_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%DataRAM_11_load_5 = load i12 %DataRAM_11_addr_6" [Crypto.cpp:119]   --->   Operation 28 'load' 'DataRAM_11_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln116 = or i12 %empty, i12 1" [Crypto.cpp:116]   --->   Operation 29 'or' 'or_ln116' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i12 %or_ln116" [Crypto.cpp:119]   --->   Operation 30 'zext' 'zext_ln119' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln119" [Crypto.cpp:119]   --->   Operation 31 'getelementptr' 'DataRAM_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln119" [Crypto.cpp:119]   --->   Operation 32 'getelementptr' 'DataRAM_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%DataRAM_8_addr = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln119" [Crypto.cpp:119]   --->   Operation 33 'getelementptr' 'DataRAM_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%DataRAM_11_addr = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln119" [Crypto.cpp:119]   --->   Operation 34 'getelementptr' 'DataRAM_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%DataRAM_2_load_6 = load i12 %DataRAM_2_addr" [Crypto.cpp:119]   --->   Operation 35 'load' 'DataRAM_2_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%DataRAM_5_load_6 = load i12 %DataRAM_5_addr" [Crypto.cpp:119]   --->   Operation 36 'load' 'DataRAM_5_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%DataRAM_8_load_6 = load i12 %DataRAM_8_addr" [Crypto.cpp:119]   --->   Operation 37 'load' 'DataRAM_8_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%DataRAM_11_load_6 = load i12 %DataRAM_11_addr" [Crypto.cpp:119]   --->   Operation 38 'load' 'DataRAM_11_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 39 [1/1] (1.86ns)   --->   "%switch_ln122 = switch i2 %RAMSel_cast_read, void %arrayidx17149.2.3.case.3, i2 0, void %arrayidx17149.2.3.case.0, i2 1, void %arrayidx17149.2.3.case.1, i2 2, void %arrayidx17149.2.3.case.2" [Crypto.cpp:122]   --->   Operation 39 'switch' 'switch_ln122' <Predicate = (!tmp)> <Delay = 1.86>
ST_1 : Operation 40 [1/1] (1.67ns)   --->   "%add_ln116 = add i13 %j_17, i13 4" [Crypto.cpp:116]   --->   Operation 40 'add' 'add_ln116' <Predicate = (!tmp)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln116 = store i13 %add_ln116, i13 %j" [Crypto.cpp:116]   --->   Operation 41 'store' 'store_ln116' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc184.2" [Crypto.cpp:116]   --->   Operation 42 'br' 'br_ln116' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%DataRAM_2_load_5 = load i12 %DataRAM_2_addr_6" [Crypto.cpp:119]   --->   Operation 43 'load' 'DataRAM_2_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%DataRAM_5_load_5 = load i12 %DataRAM_5_addr_6" [Crypto.cpp:119]   --->   Operation 44 'load' 'DataRAM_5_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%DataRAM_8_load_5 = load i12 %DataRAM_8_addr_6" [Crypto.cpp:119]   --->   Operation 45 'load' 'DataRAM_8_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%DataRAM_11_load_5 = load i12 %DataRAM_11_addr_6" [Crypto.cpp:119]   --->   Operation 46 'load' 'DataRAM_11_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%AddInput1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_5, i32 %DataRAM_5_load_5, i32 %DataRAM_8_load_5, i32 %DataRAM_11_load_5, i2 %RAMSel_cast_read" [Crypto.cpp:119]   --->   Operation 47 'mux' 'AddInput1' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.82ns)   --->   "%AddInput2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_5, i32 %DataRAM_5_load_5, i32 %DataRAM_8_load_5, i32 %DataRAM_11_load_5, i2 %RAMSel1_cast_read" [Crypto.cpp:120]   --->   Operation 48 'mux' 'AddInput2' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln116_1 = or i12 %empty, i12 2" [Crypto.cpp:116]   --->   Operation 49 'or' 'or_ln116_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i12 %or_ln116_1" [Crypto.cpp:119]   --->   Operation 50 'zext' 'zext_ln119_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%DataRAM_2_addr_7 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln119_1" [Crypto.cpp:119]   --->   Operation 51 'getelementptr' 'DataRAM_2_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%DataRAM_5_addr_7 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln119_1" [Crypto.cpp:119]   --->   Operation 52 'getelementptr' 'DataRAM_5_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%DataRAM_8_addr_7 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln119_1" [Crypto.cpp:119]   --->   Operation 53 'getelementptr' 'DataRAM_8_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%DataRAM_11_addr_7 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln119_1" [Crypto.cpp:119]   --->   Operation 54 'getelementptr' 'DataRAM_11_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln116_2 = or i12 %empty, i12 3" [Crypto.cpp:116]   --->   Operation 55 'or' 'or_ln116_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i12 %or_ln116_2" [Crypto.cpp:119]   --->   Operation 56 'zext' 'zext_ln119_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%DataRAM_2_addr_8 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln119_2" [Crypto.cpp:119]   --->   Operation 57 'getelementptr' 'DataRAM_2_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%DataRAM_5_addr_8 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln119_2" [Crypto.cpp:119]   --->   Operation 58 'getelementptr' 'DataRAM_5_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%DataRAM_8_addr_8 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln119_2" [Crypto.cpp:119]   --->   Operation 59 'getelementptr' 'DataRAM_8_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%DataRAM_11_addr_8 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln119_2" [Crypto.cpp:119]   --->   Operation 60 'getelementptr' 'DataRAM_11_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 61 [1/2] (3.25ns)   --->   "%DataRAM_2_load_6 = load i12 %DataRAM_2_addr" [Crypto.cpp:119]   --->   Operation 61 'load' 'DataRAM_2_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%DataRAM_5_load_6 = load i12 %DataRAM_5_addr" [Crypto.cpp:119]   --->   Operation 62 'load' 'DataRAM_5_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%DataRAM_8_load_6 = load i12 %DataRAM_8_addr" [Crypto.cpp:119]   --->   Operation 63 'load' 'DataRAM_8_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%DataRAM_11_load_6 = load i12 %DataRAM_11_addr" [Crypto.cpp:119]   --->   Operation 64 'load' 'DataRAM_11_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 65 [1/1] (1.82ns)   --->   "%AddInput1_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_6, i32 %DataRAM_5_load_6, i32 %DataRAM_8_load_6, i32 %DataRAM_11_load_6, i2 %RAMSel_cast_read" [Crypto.cpp:119]   --->   Operation 65 'mux' 'AddInput1_1' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.82ns)   --->   "%AddInput2_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_6, i32 %DataRAM_5_load_6, i32 %DataRAM_8_load_6, i32 %DataRAM_11_load_6, i2 %RAMSel1_cast_read" [Crypto.cpp:120]   --->   Operation 66 'mux' 'AddInput2_1' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%DataRAM_2_load = load i12 %DataRAM_2_addr_7" [Crypto.cpp:119]   --->   Operation 67 'load' 'DataRAM_2_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%DataRAM_5_load = load i12 %DataRAM_5_addr_7" [Crypto.cpp:119]   --->   Operation 68 'load' 'DataRAM_5_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%DataRAM_8_load = load i12 %DataRAM_8_addr_7" [Crypto.cpp:119]   --->   Operation 69 'load' 'DataRAM_8_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%DataRAM_11_load = load i12 %DataRAM_11_addr_7" [Crypto.cpp:119]   --->   Operation 70 'load' 'DataRAM_11_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%DataRAM_2_load_7 = load i12 %DataRAM_2_addr_8" [Crypto.cpp:119]   --->   Operation 71 'load' 'DataRAM_2_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%DataRAM_5_load_7 = load i12 %DataRAM_5_addr_8" [Crypto.cpp:119]   --->   Operation 72 'load' 'DataRAM_5_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%DataRAM_8_load_7 = load i12 %DataRAM_8_addr_8" [Crypto.cpp:119]   --->   Operation 73 'load' 'DataRAM_8_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%DataRAM_11_load_7 = load i12 %DataRAM_11_addr_8" [Crypto.cpp:119]   --->   Operation 74 'load' 'DataRAM_11_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 75 [1/1] (2.55ns)   --->   "%add_ln40 = add i32 %AddInput2, i32 %AddInput1" [Arithmetic.cpp:40->Crypto.cpp:121]   --->   Operation 75 'add' 'add_ln40' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (2.55ns)   --->   "%icmp_ln43 = icmp_slt  i32 %add_ln40, i32 1073872897" [Arithmetic.cpp:43->Crypto.cpp:121]   --->   Operation 76 'icmp' 'icmp_ln43' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln44 = add i32 %add_ln40, i32 3221094399" [Arithmetic.cpp:44->Crypto.cpp:121]   --->   Operation 77 'add' 'add_ln44' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.69ns)   --->   "%AddRes = select i1 %icmp_ln43, i32 %add_ln40, i32 %add_ln44" [Arithmetic.cpp:43->Crypto.cpp:121]   --->   Operation 78 'select' 'AddRes' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln40_1 = add i32 %AddInput2_1, i32 %AddInput1_1" [Arithmetic.cpp:40->Crypto.cpp:121]   --->   Operation 79 'add' 'add_ln40_1' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (2.55ns)   --->   "%icmp_ln43_1 = icmp_slt  i32 %add_ln40_1, i32 1073872897" [Arithmetic.cpp:43->Crypto.cpp:121]   --->   Operation 80 'icmp' 'icmp_ln43_1' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln44_1 = add i32 %add_ln40_1, i32 3221094399" [Arithmetic.cpp:44->Crypto.cpp:121]   --->   Operation 81 'add' 'add_ln44_1' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.69ns)   --->   "%AddRes_1 = select i1 %icmp_ln43_1, i32 %add_ln40_1, i32 %add_ln44_1" [Arithmetic.cpp:43->Crypto.cpp:121]   --->   Operation 82 'select' 'AddRes_1' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%DataRAM_2_load = load i12 %DataRAM_2_addr_7" [Crypto.cpp:119]   --->   Operation 83 'load' 'DataRAM_2_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%DataRAM_5_load = load i12 %DataRAM_5_addr_7" [Crypto.cpp:119]   --->   Operation 84 'load' 'DataRAM_5_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%DataRAM_8_load = load i12 %DataRAM_8_addr_7" [Crypto.cpp:119]   --->   Operation 85 'load' 'DataRAM_8_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%DataRAM_11_load = load i12 %DataRAM_11_addr_7" [Crypto.cpp:119]   --->   Operation 86 'load' 'DataRAM_11_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 87 [1/1] (1.82ns)   --->   "%AddInput1_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load, i32 %DataRAM_5_load, i32 %DataRAM_8_load, i32 %DataRAM_11_load, i2 %RAMSel_cast_read" [Crypto.cpp:119]   --->   Operation 87 'mux' 'AddInput1_2' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.82ns)   --->   "%AddInput2_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load, i32 %DataRAM_5_load, i32 %DataRAM_8_load, i32 %DataRAM_11_load, i2 %RAMSel1_cast_read" [Crypto.cpp:120]   --->   Operation 88 'mux' 'AddInput2_2' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/2] (3.25ns)   --->   "%DataRAM_2_load_7 = load i12 %DataRAM_2_addr_8" [Crypto.cpp:119]   --->   Operation 89 'load' 'DataRAM_2_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%DataRAM_5_load_7 = load i12 %DataRAM_5_addr_8" [Crypto.cpp:119]   --->   Operation 90 'load' 'DataRAM_5_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%DataRAM_8_load_7 = load i12 %DataRAM_8_addr_8" [Crypto.cpp:119]   --->   Operation 91 'load' 'DataRAM_8_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%DataRAM_11_load_7 = load i12 %DataRAM_11_addr_8" [Crypto.cpp:119]   --->   Operation 92 'load' 'DataRAM_11_load_7' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 93 [1/1] (1.82ns)   --->   "%AddInput1_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_7, i32 %DataRAM_5_load_7, i32 %DataRAM_8_load_7, i32 %DataRAM_11_load_7, i2 %RAMSel_cast_read" [Crypto.cpp:119]   --->   Operation 93 'mux' 'AddInput1_3' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.82ns)   --->   "%AddInput2_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_7, i32 %DataRAM_5_load_7, i32 %DataRAM_8_load_7, i32 %DataRAM_11_load_7, i2 %RAMSel1_cast_read" [Crypto.cpp:120]   --->   Operation 94 'mux' 'AddInput2_3' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [Crypto.cpp:118]   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [Crypto.cpp:116]   --->   Operation 96 'specloopname' 'specloopname_ln116' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.55ns)   --->   "%add_ln40_2 = add i32 %AddInput2_2, i32 %AddInput1_2" [Arithmetic.cpp:40->Crypto.cpp:121]   --->   Operation 97 'add' 'add_ln40_2' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (2.55ns)   --->   "%icmp_ln43_2 = icmp_slt  i32 %add_ln40_2, i32 1073872897" [Arithmetic.cpp:43->Crypto.cpp:121]   --->   Operation 98 'icmp' 'icmp_ln43_2' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (2.55ns)   --->   "%add_ln44_2 = add i32 %add_ln40_2, i32 3221094399" [Arithmetic.cpp:44->Crypto.cpp:121]   --->   Operation 99 'add' 'add_ln44_2' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.69ns)   --->   "%AddRes_2 = select i1 %icmp_ln43_2, i32 %add_ln40_2, i32 %add_ln44_2" [Arithmetic.cpp:43->Crypto.cpp:121]   --->   Operation 100 'select' 'AddRes_2' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (2.55ns)   --->   "%add_ln40_3 = add i32 %AddInput2_3, i32 %AddInput1_3" [Arithmetic.cpp:40->Crypto.cpp:121]   --->   Operation 101 'add' 'add_ln40_3' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (2.55ns)   --->   "%icmp_ln43_3 = icmp_slt  i32 %add_ln40_3, i32 1073872897" [Arithmetic.cpp:43->Crypto.cpp:121]   --->   Operation 102 'icmp' 'icmp_ln43_3' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln44_3 = add i32 %add_ln40_3, i32 3221094399" [Arithmetic.cpp:44->Crypto.cpp:121]   --->   Operation 103 'add' 'add_ln44_3' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.69ns)   --->   "%AddRes_3 = select i1 %icmp_ln43_3, i32 %add_ln40_3, i32 %add_ln44_3" [Arithmetic.cpp:43->Crypto.cpp:121]   --->   Operation 104 'select' 'AddRes_3' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes, i12 %DataRAM_8_addr_6" [Crypto.cpp:122]   --->   Operation 105 'store' 'store_ln122' <Predicate = (!tmp & RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes_1, i12 %DataRAM_8_addr" [Crypto.cpp:122]   --->   Operation 106 'store' 'store_ln122' <Predicate = (!tmp & RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes, i12 %DataRAM_5_addr_6" [Crypto.cpp:122]   --->   Operation 107 'store' 'store_ln122' <Predicate = (!tmp & RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes_1, i12 %DataRAM_5_addr" [Crypto.cpp:122]   --->   Operation 108 'store' 'store_ln122' <Predicate = (!tmp & RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes, i12 %DataRAM_2_addr_6" [Crypto.cpp:122]   --->   Operation 109 'store' 'store_ln122' <Predicate = (!tmp & RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes_1, i12 %DataRAM_2_addr" [Crypto.cpp:122]   --->   Operation 110 'store' 'store_ln122' <Predicate = (!tmp & RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes, i12 %DataRAM_11_addr_6" [Crypto.cpp:122]   --->   Operation 111 'store' 'store_ln122' <Predicate = (!tmp & RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes_1, i12 %DataRAM_11_addr" [Crypto.cpp:122]   --->   Operation 112 'store' 'store_ln122' <Predicate = (!tmp & RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes_2, i12 %DataRAM_8_addr_7" [Crypto.cpp:122]   --->   Operation 113 'store' 'store_ln122' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes_3, i12 %DataRAM_8_addr_8" [Crypto.cpp:122]   --->   Operation 114 'store' 'store_ln122' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx17149.2.3.exit" [Crypto.cpp:122]   --->   Operation 115 'br' 'br_ln122' <Predicate = (RAMSel_cast_read == 2)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes_2, i12 %DataRAM_5_addr_7" [Crypto.cpp:122]   --->   Operation 116 'store' 'store_ln122' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes_3, i12 %DataRAM_5_addr_8" [Crypto.cpp:122]   --->   Operation 117 'store' 'store_ln122' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx17149.2.3.exit" [Crypto.cpp:122]   --->   Operation 118 'br' 'br_ln122' <Predicate = (RAMSel_cast_read == 1)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes_2, i12 %DataRAM_2_addr_7" [Crypto.cpp:122]   --->   Operation 119 'store' 'store_ln122' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes_3, i12 %DataRAM_2_addr_8" [Crypto.cpp:122]   --->   Operation 120 'store' 'store_ln122' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx17149.2.3.exit" [Crypto.cpp:122]   --->   Operation 121 'br' 'br_ln122' <Predicate = (RAMSel_cast_read == 0)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes_2, i12 %DataRAM_11_addr_7" [Crypto.cpp:122]   --->   Operation 122 'store' 'store_ln122' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln122 = store i32 %AddRes_3, i12 %DataRAM_11_addr_8" [Crypto.cpp:122]   --->   Operation 123 'store' 'store_ln122' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx17149.2.3.exit" [Crypto.cpp:122]   --->   Operation 124 'br' 'br_ln122' <Predicate = (RAMSel_cast_read == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataRAM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DataRAM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DataRAM_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DataRAM_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ RAMSel_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RAMSel1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 01000000]
RAMSel1_cast_read       (read             ) [ 00110000]
RAMSel_cast_read        (read             ) [ 01111111]
store_ln0               (store            ) [ 00000000]
br_ln0                  (br               ) [ 00000000]
j_17                    (load             ) [ 00000000]
specpipeline_ln0        (specpipeline     ) [ 00000000]
tmp                     (bitselect        ) [ 01111000]
br_ln116                (br               ) [ 00000000]
j_20_cast84             (zext             ) [ 00000000]
empty                   (trunc            ) [ 00100000]
DataRAM_2_addr_6        (getelementptr    ) [ 00111000]
DataRAM_5_addr_6        (getelementptr    ) [ 00111000]
DataRAM_8_addr_6        (getelementptr    ) [ 00111000]
DataRAM_11_addr_6       (getelementptr    ) [ 00111000]
or_ln116                (or               ) [ 00000000]
zext_ln119              (zext             ) [ 00000000]
DataRAM_2_addr          (getelementptr    ) [ 00111000]
DataRAM_5_addr          (getelementptr    ) [ 00111000]
DataRAM_8_addr          (getelementptr    ) [ 00111000]
DataRAM_11_addr         (getelementptr    ) [ 00111000]
switch_ln122            (switch           ) [ 00000000]
add_ln116               (add              ) [ 00000000]
store_ln116             (store            ) [ 00000000]
br_ln116                (br               ) [ 00000000]
DataRAM_2_load_5        (load             ) [ 00000000]
DataRAM_5_load_5        (load             ) [ 00000000]
DataRAM_8_load_5        (load             ) [ 00000000]
DataRAM_11_load_5       (load             ) [ 00000000]
AddInput1               (mux              ) [ 00010000]
AddInput2               (mux              ) [ 00010000]
or_ln116_1              (or               ) [ 00000000]
zext_ln119_1            (zext             ) [ 00000000]
DataRAM_2_addr_7        (getelementptr    ) [ 01111111]
DataRAM_5_addr_7        (getelementptr    ) [ 01111111]
DataRAM_8_addr_7        (getelementptr    ) [ 01111111]
DataRAM_11_addr_7       (getelementptr    ) [ 01111111]
or_ln116_2              (or               ) [ 00000000]
zext_ln119_2            (zext             ) [ 00000000]
DataRAM_2_addr_8        (getelementptr    ) [ 01111111]
DataRAM_5_addr_8        (getelementptr    ) [ 01111111]
DataRAM_8_addr_8        (getelementptr    ) [ 01111111]
DataRAM_11_addr_8       (getelementptr    ) [ 01111111]
DataRAM_2_load_6        (load             ) [ 00000000]
DataRAM_5_load_6        (load             ) [ 00000000]
DataRAM_8_load_6        (load             ) [ 00000000]
DataRAM_11_load_6       (load             ) [ 00000000]
AddInput1_1             (mux              ) [ 00010000]
AddInput2_1             (mux              ) [ 00010000]
add_ln40                (add              ) [ 00000000]
icmp_ln43               (icmp             ) [ 00000000]
add_ln44                (add              ) [ 00000000]
AddRes                  (select           ) [ 00001000]
add_ln40_1              (add              ) [ 00000000]
icmp_ln43_1             (icmp             ) [ 00000000]
add_ln44_1              (add              ) [ 00000000]
AddRes_1                (select           ) [ 00001000]
DataRAM_2_load          (load             ) [ 00000000]
DataRAM_5_load          (load             ) [ 00000000]
DataRAM_8_load          (load             ) [ 00000000]
DataRAM_11_load         (load             ) [ 00000000]
AddInput1_2             (mux              ) [ 00001000]
AddInput2_2             (mux              ) [ 00001000]
DataRAM_2_load_7        (load             ) [ 00000000]
DataRAM_5_load_7        (load             ) [ 00000000]
DataRAM_8_load_7        (load             ) [ 00000000]
DataRAM_11_load_7       (load             ) [ 00000000]
AddInput1_3             (mux              ) [ 00001000]
AddInput2_3             (mux              ) [ 00001000]
speclooptripcount_ln118 (speclooptripcount) [ 00000000]
specloopname_ln116      (specloopname     ) [ 00000000]
add_ln40_2              (add              ) [ 00000000]
icmp_ln43_2             (icmp             ) [ 00000000]
add_ln44_2              (add              ) [ 00000000]
AddRes_2                (select           ) [ 01110111]
add_ln40_3              (add              ) [ 00000000]
icmp_ln43_3             (icmp             ) [ 00000000]
add_ln44_3              (add              ) [ 00000000]
AddRes_3                (select           ) [ 01110111]
store_ln122             (store            ) [ 00000000]
store_ln122             (store            ) [ 00000000]
store_ln122             (store            ) [ 00000000]
store_ln122             (store            ) [ 00000000]
store_ln122             (store            ) [ 00000000]
store_ln122             (store            ) [ 00000000]
store_ln122             (store            ) [ 00000000]
store_ln122             (store            ) [ 00000000]
store_ln122             (store            ) [ 00000000]
store_ln122             (store            ) [ 00000000]
br_ln122                (br               ) [ 00000000]
store_ln122             (store            ) [ 00000000]
store_ln122             (store            ) [ 00000000]
br_ln122                (br               ) [ 00000000]
store_ln122             (store            ) [ 00000000]
store_ln122             (store            ) [ 00000000]
br_ln122                (br               ) [ 00000000]
store_ln122             (store            ) [ 00000000]
store_ln122             (store            ) [ 00000000]
br_ln122                (br               ) [ 00000000]
ret_ln0                 (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataRAM_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataRAM_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataRAM_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_8"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataRAM_11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_11"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="RAMSel_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAMSel_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="RAMSel1_cast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAMSel1_cast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="RAMSel1_cast_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="2" slack="0"/>
<pin id="66" dir="0" index="1" bw="2" slack="0"/>
<pin id="67" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RAMSel1_cast_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="RAMSel_cast_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="2" slack="0"/>
<pin id="72" dir="0" index="1" bw="2" slack="0"/>
<pin id="73" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RAMSel_cast_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="DataRAM_2_addr_6_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="13" slack="0"/>
<pin id="80" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr_6/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="DataRAM_5_addr_6_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="13" slack="0"/>
<pin id="87" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr_6/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="DataRAM_8_addr_6_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="13" slack="0"/>
<pin id="94" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_8_addr_6/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="DataRAM_11_addr_6_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="13" slack="0"/>
<pin id="101" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_11_addr_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="12" slack="1"/>
<pin id="110" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
<pin id="112" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_2_load_5/1 DataRAM_2_load_6/1 DataRAM_2_load/2 DataRAM_2_load_7/2 store_ln122/4 store_ln122/4 store_ln122/7 store_ln122/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="12" slack="1"/>
<pin id="120" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
<pin id="122" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_5_load_5/1 DataRAM_5_load_6/1 DataRAM_5_load/2 DataRAM_5_load_7/2 store_ln122/4 store_ln122/4 store_ln122/7 store_ln122/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="0" index="2" bw="0" slack="0"/>
<pin id="129" dir="0" index="4" bw="12" slack="1"/>
<pin id="130" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
<pin id="132" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_8_load_5/1 DataRAM_8_load_6/1 DataRAM_8_load/2 DataRAM_8_load_7/2 store_ln122/4 store_ln122/4 store_ln122/7 store_ln122/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="12" slack="1"/>
<pin id="140" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
<pin id="142" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_11_load_5/1 DataRAM_11_load_6/1 DataRAM_11_load/2 DataRAM_11_load_7/2 store_ln122/4 store_ln122/4 store_ln122/7 store_ln122/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="DataRAM_2_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="12" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="DataRAM_5_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="12" slack="0"/>
<pin id="155" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="DataRAM_8_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="12" slack="0"/>
<pin id="162" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_8_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="DataRAM_11_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_11_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="DataRAM_2_addr_7_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="12" slack="0"/>
<pin id="180" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr_7/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="DataRAM_5_addr_7_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="12" slack="0"/>
<pin id="187" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr_7/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="DataRAM_8_addr_7_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="12" slack="0"/>
<pin id="194" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_8_addr_7/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="DataRAM_11_addr_7_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="12" slack="0"/>
<pin id="201" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_11_addr_7/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="DataRAM_2_addr_8_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="12" slack="0"/>
<pin id="208" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr_8/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="DataRAM_5_addr_8_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="12" slack="0"/>
<pin id="215" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr_8/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="DataRAM_8_addr_8_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="12" slack="0"/>
<pin id="222" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_8_addr_8/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="DataRAM_11_addr_8_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="12" slack="0"/>
<pin id="229" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_11_addr_8/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="0" index="3" bw="32" slack="0"/>
<pin id="245" dir="0" index="4" bw="32" slack="0"/>
<pin id="246" dir="0" index="5" bw="2" slack="1"/>
<pin id="247" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="AddInput1/2 AddInput1_2/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="0" index="3" bw="32" slack="0"/>
<pin id="258" dir="0" index="4" bw="32" slack="0"/>
<pin id="259" dir="0" index="5" bw="2" slack="1"/>
<pin id="260" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="AddInput2/2 AddInput2_2/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="0" index="3" bw="32" slack="0"/>
<pin id="271" dir="0" index="4" bw="32" slack="0"/>
<pin id="272" dir="0" index="5" bw="2" slack="1"/>
<pin id="273" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="AddInput1_1/2 AddInput1_3/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="0" index="3" bw="32" slack="0"/>
<pin id="284" dir="0" index="4" bw="32" slack="0"/>
<pin id="285" dir="0" index="5" bw="2" slack="1"/>
<pin id="286" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="AddInput2_1/2 AddInput2_3/3 "/>
</bind>
</comp>

<comp id="292" class="1005" name="reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AddInput1 AddInput1_2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AddInput2 AddInput2_2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AddInput1_1 AddInput1_3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AddInput2_1 AddInput2_3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 add_ln40_2/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/3 icmp_ln43_2/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/3 add_ln44_2/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="AddRes/3 AddRes_2/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/3 add_ln40_3/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_1/3 icmp_ln43_3/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/3 add_ln44_3/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="32" slack="0"/>
<pin id="356" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="AddRes_1/3 AddRes_3/4 "/>
</bind>
</comp>

<comp id="360" class="1005" name="reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AddRes AddRes_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AddRes_1 AddRes_3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln0_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="13" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="j_17_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="13" slack="0"/>
<pin id="383" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_17/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="13" slack="0"/>
<pin id="387" dir="0" index="2" bw="5" slack="0"/>
<pin id="388" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="j_20_cast84_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="13" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_20_cast84/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="empty_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="13" slack="0"/>
<pin id="402" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln116_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="0" index="1" bw="12" slack="0"/>
<pin id="407" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln116/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln119_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="12" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln116_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln116_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="13" slack="0"/>
<pin id="426" dir="0" index="1" bw="13" slack="0"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="or_ln116_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="1"/>
<pin id="431" dir="0" index="1" bw="12" slack="0"/>
<pin id="432" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln116_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln119_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln116_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="1"/>
<pin id="444" dir="0" index="1" bw="12" slack="0"/>
<pin id="445" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln116_2/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln119_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_2/2 "/>
</bind>
</comp>

<comp id="455" class="1005" name="j_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="13" slack="0"/>
<pin id="457" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="462" class="1005" name="RAMSel1_cast_read_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="1"/>
<pin id="464" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="RAMSel1_cast_read "/>
</bind>
</comp>

<comp id="468" class="1005" name="RAMSel_cast_read_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="1"/>
<pin id="470" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="RAMSel_cast_read "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="478" class="1005" name="empty_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="12" slack="1"/>
<pin id="480" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="484" class="1005" name="DataRAM_2_addr_6_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="1"/>
<pin id="486" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr_6 "/>
</bind>
</comp>

<comp id="489" class="1005" name="DataRAM_5_addr_6_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="1"/>
<pin id="491" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr_6 "/>
</bind>
</comp>

<comp id="494" class="1005" name="DataRAM_8_addr_6_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="1"/>
<pin id="496" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_8_addr_6 "/>
</bind>
</comp>

<comp id="499" class="1005" name="DataRAM_11_addr_6_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="12" slack="1"/>
<pin id="501" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_11_addr_6 "/>
</bind>
</comp>

<comp id="504" class="1005" name="DataRAM_2_addr_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="12" slack="1"/>
<pin id="506" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr "/>
</bind>
</comp>

<comp id="509" class="1005" name="DataRAM_5_addr_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="12" slack="1"/>
<pin id="511" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr "/>
</bind>
</comp>

<comp id="514" class="1005" name="DataRAM_8_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="12" slack="1"/>
<pin id="516" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_8_addr "/>
</bind>
</comp>

<comp id="519" class="1005" name="DataRAM_11_addr_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="1"/>
<pin id="521" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_11_addr "/>
</bind>
</comp>

<comp id="524" class="1005" name="DataRAM_2_addr_7_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="12" slack="1"/>
<pin id="526" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr_7 "/>
</bind>
</comp>

<comp id="529" class="1005" name="DataRAM_5_addr_7_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="12" slack="1"/>
<pin id="531" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr_7 "/>
</bind>
</comp>

<comp id="534" class="1005" name="DataRAM_8_addr_7_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="12" slack="1"/>
<pin id="536" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_8_addr_7 "/>
</bind>
</comp>

<comp id="539" class="1005" name="DataRAM_11_addr_7_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="12" slack="1"/>
<pin id="541" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_11_addr_7 "/>
</bind>
</comp>

<comp id="544" class="1005" name="DataRAM_2_addr_8_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="1"/>
<pin id="546" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr_8 "/>
</bind>
</comp>

<comp id="549" class="1005" name="DataRAM_5_addr_8_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="1"/>
<pin id="551" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr_8 "/>
</bind>
</comp>

<comp id="554" class="1005" name="DataRAM_8_addr_8_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="1"/>
<pin id="556" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_8_addr_8 "/>
</bind>
</comp>

<comp id="559" class="1005" name="DataRAM_11_addr_8_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="12" slack="1"/>
<pin id="561" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_11_addr_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="76" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="123"><net_src comp="83" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="133"><net_src comp="90" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="143"><net_src comp="97" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="144" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="173"><net_src comp="151" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="174"><net_src comp="158" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="175"><net_src comp="165" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="176" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="233"><net_src comp="183" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="234"><net_src comp="190" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="235"><net_src comp="197" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="236"><net_src comp="204" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="237"><net_src comp="211" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="238"><net_src comp="218" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="239"><net_src comp="225" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="104" pin="7"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="114" pin="7"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="124" pin="7"/><net_sink comp="240" pin=3"/></net>

<net id="252"><net_src comp="134" pin="7"/><net_sink comp="240" pin=4"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="104" pin="7"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="114" pin="7"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="124" pin="7"/><net_sink comp="253" pin=3"/></net>

<net id="265"><net_src comp="134" pin="7"/><net_sink comp="253" pin=4"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="104" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="114" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="124" pin="3"/><net_sink comp="266" pin=3"/></net>

<net id="278"><net_src comp="134" pin="3"/><net_sink comp="266" pin=4"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="104" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="114" pin="3"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="124" pin="3"/><net_sink comp="279" pin=3"/></net>

<net id="291"><net_src comp="134" pin="3"/><net_sink comp="279" pin=4"/></net>

<net id="295"><net_src comp="240" pin="6"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="253" pin="6"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="266" pin="6"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="279" pin="6"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="296" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="292" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="308" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="314" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="308" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="320" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="304" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="300" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="48" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="334" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="340" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="334" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="346" pin="2"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="326" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="134" pin=4"/></net>

<net id="371"><net_src comp="352" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="380"><net_src comp="16" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="381" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="403"><net_src comp="381" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="32" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="417"><net_src comp="410" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="422"><net_src comp="381" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="40" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="440"><net_src comp="434" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="441"><net_src comp="434" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="446"><net_src comp="46" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="442" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="454"><net_src comp="447" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="458"><net_src comp="60" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="465"><net_src comp="64" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="253" pin=5"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="279" pin=5"/></net>

<net id="471"><net_src comp="70" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="240" pin=5"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="266" pin=5"/></net>

<net id="477"><net_src comp="384" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="400" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="487"><net_src comp="76" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="492"><net_src comp="83" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="497"><net_src comp="90" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="502"><net_src comp="97" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="507"><net_src comp="144" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="512"><net_src comp="151" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="517"><net_src comp="158" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="522"><net_src comp="165" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="527"><net_src comp="176" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="532"><net_src comp="183" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="537"><net_src comp="190" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="542"><net_src comp="197" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="547"><net_src comp="204" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="552"><net_src comp="211" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="557"><net_src comp="218" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="562"><net_src comp="225" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataRAM_2 | {4 7 }
	Port: DataRAM_5 | {4 7 }
	Port: DataRAM_8 | {4 7 }
	Port: DataRAM_11 | {4 7 }
 - Input state : 
	Port: Crypto_Pipeline_POLY_ADD_LOOP16 : DataRAM_2 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_ADD_LOOP16 : DataRAM_5 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_ADD_LOOP16 : DataRAM_8 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_ADD_LOOP16 : DataRAM_11 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_ADD_LOOP16 : RAMSel_cast | {1 }
	Port: Crypto_Pipeline_POLY_ADD_LOOP16 : RAMSel1_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_17 : 1
		tmp : 2
		br_ln116 : 3
		j_20_cast84 : 2
		empty : 2
		DataRAM_2_addr_6 : 3
		DataRAM_5_addr_6 : 3
		DataRAM_8_addr_6 : 3
		DataRAM_11_addr_6 : 3
		DataRAM_2_load_5 : 4
		DataRAM_5_load_5 : 4
		DataRAM_8_load_5 : 4
		DataRAM_11_load_5 : 4
		or_ln116 : 3
		zext_ln119 : 3
		DataRAM_2_addr : 4
		DataRAM_5_addr : 4
		DataRAM_8_addr : 4
		DataRAM_11_addr : 4
		DataRAM_2_load_6 : 5
		DataRAM_5_load_6 : 5
		DataRAM_8_load_6 : 5
		DataRAM_11_load_6 : 5
		add_ln116 : 2
		store_ln116 : 3
	State 2
		AddInput1 : 1
		AddInput2 : 1
		DataRAM_2_addr_7 : 1
		DataRAM_5_addr_7 : 1
		DataRAM_8_addr_7 : 1
		DataRAM_11_addr_7 : 1
		DataRAM_2_addr_8 : 1
		DataRAM_5_addr_8 : 1
		DataRAM_8_addr_8 : 1
		DataRAM_11_addr_8 : 1
		AddInput1_1 : 1
		AddInput2_1 : 1
		DataRAM_2_load : 2
		DataRAM_5_load : 2
		DataRAM_8_load : 2
		DataRAM_11_load : 2
		DataRAM_2_load_7 : 2
		DataRAM_5_load_7 : 2
		DataRAM_8_load_7 : 2
		DataRAM_11_load_7 : 2
	State 3
		icmp_ln43 : 1
		add_ln44 : 1
		AddRes : 2
		icmp_ln43_1 : 1
		add_ln44_1 : 1
		AddRes_1 : 2
		AddInput1_2 : 1
		AddInput2_2 : 1
		AddInput1_3 : 1
		AddInput2_3 : 1
	State 4
		icmp_ln43_2 : 1
		add_ln44_2 : 1
		AddRes_2 : 2
		icmp_ln43_3 : 1
		add_ln44_3 : 1
		AddRes_3 : 2
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          grp_fu_308          |    0    |    39   |
|          |          grp_fu_320          |    0    |    39   |
|    add   |          grp_fu_334          |    0    |    39   |
|          |          grp_fu_346          |    0    |    39   |
|          |       add_ln116_fu_418       |    0    |    14   |
|----------|------------------------------|---------|---------|
|          |          grp_fu_240          |    0    |    20   |
|    mux   |          grp_fu_253          |    0    |    20   |
|          |          grp_fu_266          |    0    |    20   |
|          |          grp_fu_279          |    0    |    20   |
|----------|------------------------------|---------|---------|
|   icmp   |          grp_fu_314          |    0    |    39   |
|          |          grp_fu_340          |    0    |    39   |
|----------|------------------------------|---------|---------|
|  select  |          grp_fu_326          |    0    |    32   |
|          |          grp_fu_352          |    0    |    32   |
|----------|------------------------------|---------|---------|
|   read   | RAMSel1_cast_read_read_fu_64 |    0    |    0    |
|          |  RAMSel_cast_read_read_fu_70 |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          tmp_fu_384          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      j_20_cast84_fu_392      |    0    |    0    |
|   zext   |       zext_ln119_fu_410      |    0    |    0    |
|          |      zext_ln119_1_fu_434     |    0    |    0    |
|          |      zext_ln119_2_fu_447     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         empty_fu_400         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        or_ln116_fu_404       |    0    |    0    |
|    or    |       or_ln116_1_fu_429      |    0    |    0    |
|          |       or_ln116_2_fu_442      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   392   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|DataRAM_11_addr_6_reg_499|   12   |
|DataRAM_11_addr_7_reg_539|   12   |
|DataRAM_11_addr_8_reg_559|   12   |
| DataRAM_11_addr_reg_519 |   12   |
| DataRAM_2_addr_6_reg_484|   12   |
| DataRAM_2_addr_7_reg_524|   12   |
| DataRAM_2_addr_8_reg_544|   12   |
|  DataRAM_2_addr_reg_504 |   12   |
| DataRAM_5_addr_6_reg_489|   12   |
| DataRAM_5_addr_7_reg_529|   12   |
| DataRAM_5_addr_8_reg_549|   12   |
|  DataRAM_5_addr_reg_509 |   12   |
| DataRAM_8_addr_6_reg_494|   12   |
| DataRAM_8_addr_7_reg_534|   12   |
| DataRAM_8_addr_8_reg_554|   12   |
|  DataRAM_8_addr_reg_514 |   12   |
|RAMSel1_cast_read_reg_462|    2   |
| RAMSel_cast_read_reg_468|    2   |
|      empty_reg_478      |   12   |
|        j_reg_455        |   13   |
|         reg_292         |   32   |
|         reg_296         |   32   |
|         reg_300         |   32   |
|         reg_304         |   32   |
|         reg_360         |   32   |
|         reg_368         |   32   |
|       tmp_reg_474       |    1   |
+-------------------------+--------+
|          Total          |   414  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_104 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_114 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_114 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_124 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_124 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_134 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_134 |  p2  |   4  |   0  |    0   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  || 14.6128 ||   160   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   392  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   160  |
|  Register |    -   |   414  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   414  |   552  |
+-----------+--------+--------+--------+
