

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
abd51a06c3d500642b17a49cad7865d9  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_PP5FAh"
Parsing file _cuobjdump_complete_output_PP5FAh
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401580, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Szdabo"
Running: cat _ptx_Szdabo | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_x9MILu
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_x9MILu --output-file  /dev/null 2> _ptx_Szdaboinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Szdabo _ptx2_x9MILu _ptx_Szdaboinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401590, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x404430, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_uaA7GB"
Running: cat _ptx_uaA7GB | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ikBBCI
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ikBBCI --output-file  /dev/null 2> _ptx_uaA7GBinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_uaA7GB _ptx2_ikBBCI _ptx_uaA7GBinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x404420, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402c30, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402d20, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402e10, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404c00, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_w791KP"
Running: cat _ptx_w791KP | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_O9DfUW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_O9DfUW --output-file  /dev/null 2> _ptx_w791KPinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_w791KP _ptx2_O9DfUW _ptx_w791KPinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404c10, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405bb0, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_q079h4"
Running: cat _ptx_q079h4 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_JTeGHb
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_JTeGHb --output-file  /dev/null 2> _ptx_q079h4info"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_q079h4 _ptx2_JTeGHb _ptx_q079h4info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405ba0, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406550, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_LvYNnj"
Running: cat _ptx_LvYNnj | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7g9X3q
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7g9X3q --output-file  /dev/null 2> _ptx_LvYNnjinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_LvYNnj _ptx2_7g9X3q _ptx_LvYNnjinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x4064d0, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406440, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x402e10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,1,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(3,0,0) tid=(31,18,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 135328 (ipc=270.7) sim_rate=135328 (inst/sec) elapsed = 0:0:00:01 / Thu Jul 26 11:40:03 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(4,0,0) tid=(31,20,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(13,0,0) tid=(25,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1327,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1328,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1333,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1339,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1345,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1351,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1357,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1363,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1369,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1381,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1387,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1393,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1399,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1405,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1741,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2416,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2417
gpu_sim_insn = 354304
gpu_ipc =     146.5883
gpu_tot_sim_cycle = 2417
gpu_tot_sim_insn = 354304
gpu_tot_ipc =     146.5883
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 336
gpu_stall_icnt2sh    = 203
gpu_total_sim_rate=354304

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8105
	L1I_total_cache_misses = 1449
	L1I_total_cache_miss_rate = 0.1788
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 144, Miss = 41, Miss_rate = 0.285, Pending_hits = 39, Reservation_fails = 244
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 144
	L1D_total_cache_misses = 41
	L1D_total_cache_miss_rate = 0.2847
	L1D_total_cache_pending_hits = 39
	L1D_total_cache_reservation_fails = 244
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 1152
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.4167
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 244
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 672
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6656
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1449
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 379904
gpgpu_n_tot_w_icount = 11872
gpgpu_n_stall_shd_mem = 3275
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14
gpgpu_n_mem_write_global = 40
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 960
gpgpu_n_store_insn = 320
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6390	W0_Idle:24167	W0_Scoreboard:1509	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1120	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2880 {40:16,72:16,136:8,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1904 {136:14,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 320 {8:40,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 9 
maxdqlatency = 0 
maxmflatency = 274 
averagemflatency = 252 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 2416 
mrq_lat_table:15 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	53 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	70 	41 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11 	18 	0 	0 	0 	0 	0 	15 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      2169         0      1790         0         0         0         0         0         0         0         0         0 
dram[1]:         0       915         0         0         0         0      1791         0         0         0         0         0         0         0         0         0 
dram[2]:         0      1253         0         0         0      1779         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0      1797         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      1813         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      2162         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 17/10 = 1.700000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0         2         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         0         2         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 17
min_bank_accesses = 0!
chip skew: 5/2 = 2.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3765         0    none      none         881    none         269    none      none      none      none      none      none      none      none      none  
dram[1]:     none           0    none      none      none      none         274    none      none      none      none      none      none      none      none      none  
dram[2]:     none           0    none      none      none         877    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none         955    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none         924    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         868    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        269         0         0         0       273         0       269         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0       274         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       270         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0       273         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       270         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       270         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190 n_nop=3176 n_act=4 n_pre=0 n_req=5 n_rd=10 n_write=0 bw_util=0.00627
n_activity=175 dram_eff=0.1143
bk0: 2a 3174i bk1: 2a 3173i bk2: 0a 3190i bk3: 0a 3192i bk4: 4a 3171i bk5: 0a 3190i bk6: 2a 3173i bk7: 0a 3188i bk8: 0a 3189i bk9: 0a 3189i bk10: 0a 3189i bk11: 0a 3189i bk12: 0a 3190i bk13: 0a 3190i bk14: 0a 3190i bk15: 0a 3191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190 n_nop=3182 n_act=2 n_pre=0 n_req=3 n_rd=6 n_write=0 bw_util=0.003762
n_activity=95 dram_eff=0.1263
bk0: 0a 3190i bk1: 4a 3170i bk2: 0a 3189i bk3: 0a 3190i bk4: 0a 3191i bk5: 0a 3191i bk6: 2a 3174i bk7: 0a 3189i bk8: 0a 3189i bk9: 0a 3189i bk10: 0a 3190i bk11: 0a 3190i bk12: 0a 3190i bk13: 0a 3190i bk14: 0a 3190i bk15: 0a 3190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190 n_nop=3182 n_act=2 n_pre=0 n_req=3 n_rd=6 n_write=0 bw_util=0.003762
n_activity=80 dram_eff=0.15
bk0: 0a 3190i bk1: 2a 3174i bk2: 0a 3189i bk3: 0a 3191i bk4: 0a 3191i bk5: 4a 3168i bk6: 0a 3189i bk7: 0a 3189i bk8: 0a 3189i bk9: 0a 3190i bk10: 0a 3190i bk11: 0a 3190i bk12: 0a 3190i bk13: 0a 3190i bk14: 0a 3190i bk15: 0a 3190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00344828
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190 n_nop=3185 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.002508
n_activity=40 dram_eff=0.2
bk0: 0a 3190i bk1: 0a 3191i bk2: 0a 3191i bk3: 0a 3191i bk4: 0a 3191i bk5: 4a 3169i bk6: 0a 3189i bk7: 0a 3189i bk8: 0a 3189i bk9: 0a 3189i bk10: 0a 3189i bk11: 0a 3190i bk12: 0a 3190i bk13: 0a 3190i bk14: 0a 3190i bk15: 0a 3190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190 n_nop=3185 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.002508
n_activity=55 dram_eff=0.1455
bk0: 0a 3190i bk1: 0a 3191i bk2: 0a 3191i bk3: 0a 3191i bk4: 0a 3191i bk5: 4a 3170i bk6: 0a 3189i bk7: 0a 3189i bk8: 0a 3189i bk9: 0a 3189i bk10: 0a 3189i bk11: 0a 3190i bk12: 0a 3190i bk13: 0a 3190i bk14: 0a 3190i bk15: 0a 3190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3190 n_nop=3185 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=0.002508
n_activity=40 dram_eff=0.2
bk0: 0a 3190i bk1: 0a 3191i bk2: 0a 3191i bk3: 0a 3191i bk4: 0a 3191i bk5: 4a 3168i bk6: 0a 3189i bk7: 0a 3189i bk8: 0a 3189i bk9: 0a 3189i bk10: 0a 3189i bk11: 0a 3190i bk12: 0a 3190i bk13: 0a 3190i bk14: 0a 3190i bk15: 0a 3190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250784

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26, Miss = 4, Miss_rate = 0.154, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[1]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[2]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 25, Miss = 3, Miss_rate = 0.120, Pending_hits = 3, Reservation_fails = 106
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 2, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 11, Miss = 2, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10, Miss = 2, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 115
L2_total_cache_misses = 17
L2_total_cache_miss_rate = 0.1478
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 430
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=385
icnt_total_pkts_simt_to_mem=195
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.4652
	minimum = 6
	maximum = 34
Network latency average = 10.4391
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 9.18621
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00352442
	minimum = 0 (at node 19)
	maximum = 0.0244104 (at node 1)
Accepted packet rate average = 0.00352442
	minimum = 0 (at node 19)
	maximum = 0.0244104 (at node 1)
Injected flit rate average = 0.00888766
	minimum = 0 (at node 19)
	maximum = 0.0575093 (at node 1)
Accepted flit rate average= 0.00888766
	minimum = 0 (at node 19)
	maximum = 0.0550269 (at node 1)
Injected packet length average = 2.52174
Accepted packet length average = 2.52174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.4652 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 10.4391 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 9.18621 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00352442 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0244104 (1 samples)
Accepted packet rate average = 0.00352442 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0244104 (1 samples)
Injected flit rate average = 0.00888766 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0575093 (1 samples)
Accepted flit rate average = 0.00888766 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0550269 (1 samples)
Injected packet size average = 2.52174 (1 samples)
Accepted packet size average = 2.52174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 354304 (inst/sec)
gpgpu_simulation_rate = 2417 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402e10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,2417)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,2417)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,8,0) tid=(31,14,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,7,0) tid=(31,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,13,0) tid=(25,18,0)
GPGPU-Sim uArch: cycles simulated: 2917  inst.: 644962 (ipc=581.3) sim_rate=322481 (inst/sec) elapsed = 0:0:00:02 / Thu Jul 26 11:40:04 2018
GPGPU-Sim uArch: cycles simulated: 3917  inst.: 687141 (ipc=221.9) sim_rate=229047 (inst/sec) elapsed = 0:0:00:03 / Thu Jul 26 11:40:05 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,5,0) tid=(10,10,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2943,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2944,2417)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2947,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 5417  inst.: 732605 (ipc=126.1) sim_rate=183151 (inst/sec) elapsed = 0:0:00:04 / Thu Jul 26 11:40:06 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3138,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3139,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3154,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3164,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3172,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3211,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3229,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3232,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3234,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3237,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3237,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3240,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3289,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5142,2417), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 5143
gpu_sim_insn = 400564
gpu_ipc =      77.8853
gpu_tot_sim_cycle = 7560
gpu_tot_sim_insn = 754868
gpu_tot_ipc =      99.8503
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 336
gpu_stall_icnt2sh    = 374
gpu_total_sim_rate=188717

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 44993
	L1I_total_cache_misses = 1693
	L1I_total_cache_miss_rate = 0.0376
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 992, Miss = 225, Miss_rate = 0.227, Pending_hits = 144, Reservation_fails = 725
	L1D_cache_core[1]: Access = 1136, Miss = 185, Miss_rate = 0.163, Pending_hits = 266, Reservation_fails = 591
	L1D_cache_core[2]: Access = 992, Miss = 225, Miss_rate = 0.227, Pending_hits = 144, Reservation_fails = 495
	L1D_cache_core[3]: Access = 992, Miss = 180, Miss_rate = 0.181, Pending_hits = 192, Reservation_fails = 564
	L1D_cache_core[4]: Access = 992, Miss = 193, Miss_rate = 0.195, Pending_hits = 180, Reservation_fails = 555
	L1D_cache_core[5]: Access = 992, Miss = 179, Miss_rate = 0.180, Pending_hits = 194, Reservation_fails = 515
	L1D_cache_core[6]: Access = 992, Miss = 247, Miss_rate = 0.249, Pending_hits = 125, Reservation_fails = 592
	L1D_cache_core[7]: Access = 1612, Miss = 341, Miss_rate = 0.212, Pending_hits = 260, Reservation_fails = 413
	L1D_cache_core[8]: Access = 992, Miss = 163, Miss_rate = 0.164, Pending_hits = 208, Reservation_fails = 570
	L1D_cache_core[9]: Access = 992, Miss = 221, Miss_rate = 0.223, Pending_hits = 152, Reservation_fails = 624
	L1D_cache_core[10]: Access = 992, Miss = 188, Miss_rate = 0.190, Pending_hits = 189, Reservation_fails = 482
	L1D_cache_core[11]: Access = 992, Miss = 227, Miss_rate = 0.229, Pending_hits = 147, Reservation_fails = 634
	L1D_cache_core[12]: Access = 992, Miss = 206, Miss_rate = 0.208, Pending_hits = 165, Reservation_fails = 530
	L1D_cache_core[13]: Access = 992, Miss = 181, Miss_rate = 0.182, Pending_hits = 187, Reservation_fails = 574
	L1D_cache_core[14]: Access = 992, Miss = 181, Miss_rate = 0.182, Pending_hits = 193, Reservation_fails = 534
	L1D_total_cache_accesses = 15644
	L1D_total_cache_misses = 3142
	L1D_total_cache_miss_rate = 0.2008
	L1D_total_cache_pending_hits = 2746
	L1D_total_cache_reservation_fails = 8398
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 4176
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1149
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4310
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3696
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4088
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 43300
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1693
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 2579968
gpgpu_n_tot_w_icount = 80624
gpgpu_n_stall_shd_mem = 11429
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x404430 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
gpgpu_n_mem_read_global = 275
gpgpu_n_mem_write_global = 5040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 11460
gpgpu_n_store_insn = 5320
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 68816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8414
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20492	W0_Idle:32041	W0_Scoreboard:10341	W1:58000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1120	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2200 {8:275,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 202880 {40:5016,72:16,136:8,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37400 {136:275,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40320 {8:5040,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 350 
averagemflatency = 194 
max_icnt2mem_latency = 107 
max_icnt2sh_latency = 7559 
mrq_lat_table:163 	11 	8 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5141 	189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1622 	488 	496 	2784 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	200 	81 	9 	0 	0 	0 	0 	15 	1591 	3434 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      2169         0      1790       806         0         0         0         0         0         0         0         0 
dram[1]:         0       915         0         0         0         0      1791       619         0         0         0         0         0         0         0         0 
dram[2]:         0      1253         0         0         0      1779       868       812         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0      1797       794       793         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      1813       791       829         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      2162       806       885         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan  2.000000      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  2.000000      -nan      -nan      -nan      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan      -nan  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  2.000000 14.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 190/20 = 9.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0         2         0        15        14         0         0         0         0         0         0         0         0 
dram[1]:         0         2         0         0         0         0        15        14         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         2        14        14         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2        15        16         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2        14        16         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2        14        14         0         0         0         0         0         0         0         0 
total reads: 190
min_bank_accesses = 0!
chip skew: 33/30 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3765         0    none      none         881    none         407      9639    none      none      none      none      none      none      none      none  
dram[1]:     none           0    none      none      none      none         278      9012    none      none      none      none      none      none      none      none  
dram[2]:     none           0    none      none      none         877       271      9418    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none         955      8828      8450    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none         924      9277      4941    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         868      9538       284    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        269         0         0         0       273         0       318       350         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0       332       345         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       270       344       341         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0       273       338       343         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       270       340       327         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       270       322       343         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978 n_nop=9907 n_act=5 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.01323
n_activity=537 dram_eff=0.2458
bk0: 2a 9962i bk1: 2a 9961i bk2: 0a 9978i bk3: 0a 9980i bk4: 4a 9959i bk5: 0a 9978i bk6: 30a 9903i bk7: 28a 9893i bk8: 0a 9976i bk9: 0a 9977i bk10: 0a 9977i bk11: 0a 9977i bk12: 0a 9978i bk13: 0a 9978i bk14: 0a 9978i bk15: 0a 9979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000501102
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978 n_nop=9913 n_act=3 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.01243
n_activity=469 dram_eff=0.2644
bk0: 0a 9978i bk1: 4a 9958i bk2: 0a 9977i bk3: 0a 9978i bk4: 0a 9979i bk5: 0a 9979i bk6: 30a 9901i bk7: 28a 9905i bk8: 0a 9977i bk9: 0a 9977i bk10: 0a 9978i bk11: 0a 9978i bk12: 0a 9978i bk13: 0a 9978i bk14: 0a 9978i bk15: 0a 9978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000501102
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978 n_nop=9912 n_act=4 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.01243
n_activity=422 dram_eff=0.2938
bk0: 0a 9978i bk1: 2a 9962i bk2: 0a 9977i bk3: 0a 9980i bk4: 0a 9980i bk5: 4a 9957i bk6: 28a 9896i bk7: 28a 9865i bk8: 0a 9976i bk9: 0a 9977i bk10: 0a 9977i bk11: 0a 9978i bk12: 0a 9978i bk13: 0a 9978i bk14: 0a 9978i bk15: 0a 9978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00571257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978 n_nop=9909 n_act=3 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.01323
n_activity=406 dram_eff=0.3251
bk0: 0a 9978i bk1: 0a 9979i bk2: 0a 9979i bk3: 0a 9979i bk4: 0a 9979i bk5: 4a 9958i bk6: 30a 9894i bk7: 32a 9884i bk8: 0a 9976i bk9: 0a 9977i bk10: 0a 9977i bk11: 0a 9978i bk12: 0a 9978i bk13: 0a 9978i bk14: 0a 9978i bk15: 0a 9978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00280617
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978 n_nop=9911 n_act=3 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.01283
n_activity=408 dram_eff=0.3137
bk0: 0a 9978i bk1: 0a 9979i bk2: 0a 9979i bk3: 0a 9979i bk4: 0a 9979i bk5: 4a 9958i bk6: 28a 9899i bk7: 32a 9863i bk8: 0a 9977i bk9: 0a 9977i bk10: 0a 9977i bk11: 0a 9978i bk12: 0a 9978i bk13: 0a 9978i bk14: 0a 9978i bk15: 0a 9978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250551
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9978 n_nop=9915 n_act=3 n_pre=0 n_req=30 n_rd=60 n_write=0 bw_util=0.01203
n_activity=386 dram_eff=0.3109
bk0: 0a 9978i bk1: 0a 9979i bk2: 0a 9979i bk3: 0a 9979i bk4: 0a 9979i bk5: 4a 9956i bk6: 28a 9902i bk7: 28a 9865i bk8: 0a 9976i bk9: 0a 9976i bk10: 0a 9977i bk11: 0a 9978i bk12: 0a 9978i bk13: 0a 9978i bk14: 0a 9978i bk15: 0a 9978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0088194

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54, Miss = 18, Miss_rate = 0.333, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[1]: Access = 678, Miss = 15, Miss_rate = 0.022, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[2]: Access = 15, Miss = 15, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 695, Miss = 16, Miss_rate = 0.023, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 689, Miss = 17, Miss_rate = 0.025, Pending_hits = 3, Reservation_fails = 106
L2_cache_bank[6]: Access = 665, Miss = 15, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 675, Miss = 18, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 663, Miss = 14, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 555, Miss = 18, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 663, Miss = 14, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5390
L2_total_cache_misses = 190
L2_total_cache_miss_rate = 0.0353
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 430
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 185
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5040
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=6760
icnt_total_pkts_simt_to_mem=10470
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.6896
	minimum = 6
	maximum = 56
Network latency average = 13.5133
	minimum = 6
	maximum = 35
Slowest packet = 474
Flit latency average = 14.5108
	minimum = 6
	maximum = 31
Slowest flit = 3224
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0759753
	minimum = 0.00272215 (at node 17)
	maximum = 0.132024 (at node 18)
Accepted packet rate average = 0.0759753
	minimum = 0.00272215 (at node 17)
	maximum = 0.132024 (at node 18)
Injected flit rate average = 0.119904
	minimum = 0.0136107 (at node 17)
	maximum = 0.207855 (at node 7)
Accepted flit rate average= 0.119904
	minimum = 0.00272215 (at node 17)
	maximum = 0.256465 (at node 18)
Injected packet length average = 1.5782
Accepted packet length average = 1.5782
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5774 (2 samples)
	minimum = 6 (2 samples)
	maximum = 45 (2 samples)
Network latency average = 11.9762 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Flit latency average = 11.8485 (2 samples)
	minimum = 6 (2 samples)
	maximum = 32.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0397498 (2 samples)
	minimum = 0.00136107 (2 samples)
	maximum = 0.0782173 (2 samples)
Accepted packet rate average = 0.0397498 (2 samples)
	minimum = 0.00136107 (2 samples)
	maximum = 0.0782173 (2 samples)
Injected flit rate average = 0.0643959 (2 samples)
	minimum = 0.00680537 (2 samples)
	maximum = 0.132682 (2 samples)
Accepted flit rate average = 0.0643959 (2 samples)
	minimum = 0.00136107 (2 samples)
	maximum = 0.155746 (2 samples)
Injected packet size average = 1.62003 (2 samples)
Accepted packet size average = 1.62003 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 188717 (inst/sec)
gpgpu_simulation_rate = 1890 (cycle/sec)
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,7560)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1336,7560), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 8.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 1337
gpu_sim_insn = 5360
gpu_ipc =       4.0090
gpu_tot_sim_cycle = 8897
gpu_tot_sim_insn = 760228
gpu_tot_ipc =      85.4477
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 336
gpu_stall_icnt2sh    = 374
gpu_total_sim_rate=190057

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45149
	L1I_total_cache_misses = 1741
	L1I_total_cache_miss_rate = 0.0386
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 992, Miss = 225, Miss_rate = 0.227, Pending_hits = 144, Reservation_fails = 725
	L1D_cache_core[1]: Access = 1136, Miss = 185, Miss_rate = 0.163, Pending_hits = 266, Reservation_fails = 591
	L1D_cache_core[2]: Access = 992, Miss = 225, Miss_rate = 0.227, Pending_hits = 144, Reservation_fails = 495
	L1D_cache_core[3]: Access = 992, Miss = 180, Miss_rate = 0.181, Pending_hits = 192, Reservation_fails = 564
	L1D_cache_core[4]: Access = 992, Miss = 193, Miss_rate = 0.195, Pending_hits = 180, Reservation_fails = 555
	L1D_cache_core[5]: Access = 992, Miss = 179, Miss_rate = 0.180, Pending_hits = 194, Reservation_fails = 515
	L1D_cache_core[6]: Access = 992, Miss = 247, Miss_rate = 0.249, Pending_hits = 125, Reservation_fails = 592
	L1D_cache_core[7]: Access = 1612, Miss = 341, Miss_rate = 0.212, Pending_hits = 260, Reservation_fails = 413
	L1D_cache_core[8]: Access = 995, Miss = 164, Miss_rate = 0.165, Pending_hits = 208, Reservation_fails = 570
	L1D_cache_core[9]: Access = 992, Miss = 221, Miss_rate = 0.223, Pending_hits = 152, Reservation_fails = 624
	L1D_cache_core[10]: Access = 992, Miss = 188, Miss_rate = 0.190, Pending_hits = 189, Reservation_fails = 482
	L1D_cache_core[11]: Access = 992, Miss = 227, Miss_rate = 0.229, Pending_hits = 147, Reservation_fails = 634
	L1D_cache_core[12]: Access = 992, Miss = 206, Miss_rate = 0.208, Pending_hits = 165, Reservation_fails = 530
	L1D_cache_core[13]: Access = 992, Miss = 181, Miss_rate = 0.182, Pending_hits = 187, Reservation_fails = 574
	L1D_cache_core[14]: Access = 992, Miss = 181, Miss_rate = 0.182, Pending_hits = 193, Reservation_fails = 534
	L1D_total_cache_accesses = 15647
	L1D_total_cache_misses = 3143
	L1D_total_cache_miss_rate = 0.2009
	L1D_total_cache_pending_hits = 2746
	L1D_total_cache_reservation_fails = 8398
	L1D_cache_data_port_util = 0.133
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 4195
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1144
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4310
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3715
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4088
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 43408
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1741
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 2585920
gpgpu_n_tot_w_icount = 80810
gpgpu_n_stall_shd_mem = 11429
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 276
gpgpu_n_mem_write_global = 5041
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 11480
gpgpu_n_store_insn = 5330
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 69358
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8414
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20494	W0_Idle:34193	W0_Scoreboard:10703	W1:58000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21664
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2208 {8:276,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 202952 {40:5016,72:17,136:8,}
traffic_breakdown_coretomem[INST_ACC_R] = 504 {8:63,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37536 {136:276,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40328 {8:5041,}
traffic_breakdown_memtocore[INST_ACC_R] = 8568 {136:63,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 350 
averagemflatency = 193 
max_icnt2mem_latency = 107 
max_icnt2sh_latency = 8896 
mrq_lat_table:167 	11 	8 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5142 	190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1627 	488 	496 	2784 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	201 	81 	9 	0 	0 	0 	0 	15 	1591 	3434 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       232       232         0         0      2169         0      1790       806         0         0         0         0         0         0         0         0 
dram[1]:       557       915         0         0         0         0      1791       619         0         0         0         0         0         0         0         0 
dram[2]:         0      1253         0         0         0      1779       868       812         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0      1797       794       793         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      1813       791       829         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      2162       806       885         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  1.000000      -nan      -nan  2.000000      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan      -nan  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  2.000000 14.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  2.000000 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 194/22 = 8.818182
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         1         0         0         2         0        15        14         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0         0         0        15        14         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         2        14        14         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2        15        16         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2        14        16         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2        14        15         0         0         0         0         0         0         0         0 
total reads: 194
min_bank_accesses = 0!
chip skew: 34/31 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1882         0    none      none         881    none         407      9639    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none         278      9012    none      none      none      none      none      none      none      none  
dram[2]:     none           0    none      none      none         877       271      9418    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none         955      8828      8450    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none         924      9277      4941    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         868      9538       292    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        269         0         0         0       273         0       318       350         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0       332       345         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       270       344       341         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0       273       338       343         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       270       340       327         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       270       322       343         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11742 n_nop=11667 n_act=6 n_pre=1 n_req=34 n_rd=68 n_write=0 bw_util=0.01158
n_activity=589 dram_eff=0.2309
bk0: 4a 11698i bk1: 2a 11724i bk2: 0a 11741i bk3: 0a 11743i bk4: 4a 11723i bk5: 0a 11742i bk6: 30a 11667i bk7: 28a 11657i bk8: 0a 11740i bk9: 0a 11741i bk10: 0a 11741i bk11: 0a 11741i bk12: 0a 11742i bk13: 0a 11742i bk14: 0a 11743i bk15: 0a 11744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000425822
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11742 n_nop=11672 n_act=4 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.01124
n_activity=524 dram_eff=0.2519
bk0: 4a 11722i bk1: 4a 11721i bk2: 0a 11740i bk3: 0a 11741i bk4: 0a 11743i bk5: 0a 11743i bk6: 30a 11665i bk7: 28a 11669i bk8: 0a 11741i bk9: 0a 11741i bk10: 0a 11742i bk11: 0a 11742i bk12: 0a 11742i bk13: 0a 11742i bk14: 0a 11743i bk15: 0a 11743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000425822
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11742 n_nop=11676 n_act=4 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.01056
n_activity=422 dram_eff=0.2938
bk0: 0a 11742i bk1: 2a 11726i bk2: 0a 11741i bk3: 0a 11744i bk4: 0a 11744i bk5: 4a 11721i bk6: 28a 11660i bk7: 28a 11629i bk8: 0a 11740i bk9: 0a 11741i bk10: 0a 11741i bk11: 0a 11742i bk12: 0a 11742i bk13: 0a 11742i bk14: 0a 11742i bk15: 0a 11742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00485437
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11742 n_nop=11673 n_act=3 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.01124
n_activity=406 dram_eff=0.3251
bk0: 0a 11742i bk1: 0a 11743i bk2: 0a 11743i bk3: 0a 11743i bk4: 0a 11743i bk5: 4a 11722i bk6: 30a 11658i bk7: 32a 11648i bk8: 0a 11740i bk9: 0a 11741i bk10: 0a 11741i bk11: 0a 11742i bk12: 0a 11742i bk13: 0a 11742i bk14: 0a 11742i bk15: 0a 11742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0023846
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11742 n_nop=11675 n_act=3 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.0109
n_activity=408 dram_eff=0.3137
bk0: 0a 11742i bk1: 0a 11743i bk2: 0a 11743i bk3: 0a 11743i bk4: 0a 11743i bk5: 4a 11722i bk6: 28a 11663i bk7: 32a 11627i bk8: 0a 11741i bk9: 0a 11741i bk10: 0a 11741i bk11: 0a 11742i bk12: 0a 11742i bk13: 0a 11742i bk14: 0a 11742i bk15: 0a 11742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00212911
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11742 n_nop=11677 n_act=3 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.01056
n_activity=401 dram_eff=0.3092
bk0: 0a 11742i bk1: 0a 11743i bk2: 0a 11743i bk3: 0a 11743i bk4: 0a 11743i bk5: 4a 11720i bk6: 28a 11666i bk7: 30a 11625i bk8: 0a 11740i bk9: 0a 11740i bk10: 0a 11741i bk11: 0a 11742i bk12: 0a 11742i bk13: 0a 11742i bk14: 0a 11742i bk15: 0a 11742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00749446

========= L2 cache stats =========
L2_cache_bank[0]: Access = 55, Miss = 19, Miss_rate = 0.345, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[1]: Access = 678, Miss = 15, Miss_rate = 0.022, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[2]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 695, Miss = 16, Miss_rate = 0.023, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[4]: Access = 14, Miss = 14, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 689, Miss = 17, Miss_rate = 0.025, Pending_hits = 3, Reservation_fails = 106
L2_cache_bank[6]: Access = 665, Miss = 15, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 675, Miss = 18, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 663, Miss = 14, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 555, Miss = 18, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 663, Miss = 14, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5395
L2_total_cache_misses = 194
L2_total_cache_miss_rate = 0.0360
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 430
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 186
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=6781
icnt_total_pkts_simt_to_mem=10477
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.8
	minimum = 6
	maximum = 10
Network latency average = 7.8
	minimum = 6
	maximum = 10
Slowest packet = 10781
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 17230
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000277016
	minimum = 0 (at node 0)
	maximum = 0.00373972 (at node 8)
Accepted packet rate average = 0.000277016
	minimum = 0 (at node 0)
	maximum = 0.00373972 (at node 8)
Injected flit rate average = 0.000775645
	minimum = 0 (at node 0)
	maximum = 0.00747943 (at node 17)
Accepted flit rate average= 0.000775645
	minimum = 0 (at node 0)
	maximum = 0.0157068 (at node 8)
Injected packet length average = 2.8
Accepted packet length average = 2.8
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6516 (3 samples)
	minimum = 6 (3 samples)
	maximum = 33.3333 (3 samples)
Network latency average = 10.5841 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26.3333 (3 samples)
Flit latency average = 9.89899 (3 samples)
	minimum = 6 (3 samples)
	maximum = 23.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0265922 (3 samples)
	minimum = 0.000907382 (3 samples)
	maximum = 0.0533914 (3 samples)
Accepted packet rate average = 0.0265922 (3 samples)
	minimum = 0.000907382 (3 samples)
	maximum = 0.0533914 (3 samples)
Injected flit rate average = 0.0431891 (3 samples)
	minimum = 0.00453691 (3 samples)
	maximum = 0.090948 (3 samples)
Accepted flit rate average = 0.0431891 (3 samples)
	minimum = 0.000907382 (3 samples)
	maximum = 0.109066 (3 samples)
Injected packet size average = 1.62413 (3 samples)
Accepted packet size average = 1.62413 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 190057 (inst/sec)
gpgpu_simulation_rate = 2224 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success
dev in malloc success

GPGPU-Sim PTX: cudaLaunch for 0x0x406440 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z12ReLUBackwardIfEviPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8897)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1555,8897), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z12ReLUBackwardIfEviPKT_S2_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' finished on shader 9.
kernel_name = _Z12ReLUBackwardIfEviPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1556
gpu_sim_insn = 15120
gpu_ipc =       9.7172
gpu_tot_sim_cycle = 10453
gpu_tot_sim_insn = 775348
gpu_tot_ipc =      74.1747
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 336
gpu_stall_icnt2sh    = 374
gpu_total_sim_rate=193837

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45469
	L1I_total_cache_misses = 1789
	L1I_total_cache_miss_rate = 0.0393
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 992, Miss = 225, Miss_rate = 0.227, Pending_hits = 144, Reservation_fails = 725
	L1D_cache_core[1]: Access = 1136, Miss = 185, Miss_rate = 0.163, Pending_hits = 266, Reservation_fails = 591
	L1D_cache_core[2]: Access = 992, Miss = 225, Miss_rate = 0.227, Pending_hits = 144, Reservation_fails = 495
	L1D_cache_core[3]: Access = 992, Miss = 180, Miss_rate = 0.181, Pending_hits = 192, Reservation_fails = 564
	L1D_cache_core[4]: Access = 992, Miss = 193, Miss_rate = 0.195, Pending_hits = 180, Reservation_fails = 555
	L1D_cache_core[5]: Access = 992, Miss = 179, Miss_rate = 0.180, Pending_hits = 194, Reservation_fails = 515
	L1D_cache_core[6]: Access = 992, Miss = 247, Miss_rate = 0.249, Pending_hits = 125, Reservation_fails = 592
	L1D_cache_core[7]: Access = 1612, Miss = 341, Miss_rate = 0.212, Pending_hits = 260, Reservation_fails = 413
	L1D_cache_core[8]: Access = 995, Miss = 164, Miss_rate = 0.165, Pending_hits = 208, Reservation_fails = 570
	L1D_cache_core[9]: Access = 1040, Miss = 269, Miss_rate = 0.259, Pending_hits = 152, Reservation_fails = 624
	L1D_cache_core[10]: Access = 992, Miss = 188, Miss_rate = 0.190, Pending_hits = 189, Reservation_fails = 482
	L1D_cache_core[11]: Access = 992, Miss = 227, Miss_rate = 0.229, Pending_hits = 147, Reservation_fails = 634
	L1D_cache_core[12]: Access = 992, Miss = 206, Miss_rate = 0.208, Pending_hits = 165, Reservation_fails = 530
	L1D_cache_core[13]: Access = 992, Miss = 181, Miss_rate = 0.182, Pending_hits = 187, Reservation_fails = 574
	L1D_cache_core[14]: Access = 992, Miss = 181, Miss_rate = 0.182, Pending_hits = 193, Reservation_fails = 534
	L1D_total_cache_accesses = 15695
	L1D_total_cache_misses = 3191
	L1D_total_cache_miss_rate = 0.2033
	L1D_total_cache_pending_hits = 2746
	L1D_total_cache_reservation_fails = 8398
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 4259
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1127
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4310
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3779
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4088
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 43680
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 2602816
gpgpu_n_tot_w_icount = 81338
gpgpu_n_stall_shd_mem = 11429
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 308
gpgpu_n_mem_write_global = 5057
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 12480
gpgpu_n_store_insn = 5830
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 71370
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8414
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20499	W0_Idle:36158	W0_Scoreboard:11345	W1:58000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:23	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22169
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2464 {8:308,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 205128 {40:5016,72:17,136:24,}
traffic_breakdown_coretomem[INST_ACC_R] = 528 {8:66,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41888 {136:308,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40456 {8:5057,}
traffic_breakdown_memtocore[INST_ACC_R] = 8976 {136:66,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 350 
averagemflatency = 194 
max_icnt2mem_latency = 107 
max_icnt2sh_latency = 10452 
mrq_lat_table:216 	21 	14 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5152 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1674 	492 	496 	2784 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	214 	97 	12 	0 	0 	0 	0 	15 	1591 	3434 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       232       232         0         0      2169         0      1790       806         0         0         0         0         0         0         0         0 
dram[1]:       557       915         0         0         0         0      1791       619         0         0         0         0         0         0         0         0 
dram[2]:       507      1253         0         0         0      1779       868       812         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0      1797       794       793         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0      1813       791       829         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0      2162       806       885         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  1.000000      -nan      -nan  2.000000      -nan 21.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.000000  2.000000      -nan      -nan      -nan      -nan 19.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan  2.000000 18.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000 19.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan  2.000000 18.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan  2.000000 20.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 261/23 = 11.347826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         1         0         0         2         0        19        18         0         0         0         0         0         0         0         0 
dram[1]:         3         2         0         0         0         0        19        18         0         0         0         0         0         0         0         0 
dram[2]:         2         1         0         0         0         2        18        18         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2        19        20         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         2        18        20         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         2        18        19         0         0         0         0         0         0         0         0 
total reads: 245
min_bank_accesses = 0!
chip skew: 42/39 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         2         2         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         2         0         0         0         0         0         0         0         0 
total reads: 16
min_bank_accesses = 0!
chip skew: 4/2 = 2.00
average mf latency per bank:
dram[0]:       1882         0    none      none         881    none         342      6799    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none         276      6360    none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none         877       269      6644    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none         955      7026      6193    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none         924      7274      3642    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none         868      6728       259    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        269         0         0         0       273         0       318       350         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0       332       345         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       270       344       341         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0       273       338       343         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0       270       340       327         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0       270       322       343         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8000b880, atomic=0 1 entries : 0x7f9266f62470 :  mf: uid= 76852, sid09:w15, part=0, addr=0x8000b880, load , size=128, unknown  status = IN_PARTITION_DRAM (10450), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13795 n_nop=13696 n_act=6 n_pre=1 n_req=46 n_rd=84 n_write=8 bw_util=0.01334
n_activity=749 dram_eff=0.2457
bk0: 4a 13751i bk1: 2a 13777i bk2: 0a 13794i bk3: 0a 13796i bk4: 4a 13776i bk5: 0a 13795i bk6: 38a 13665i bk7: 36a 13665i bk8: 0a 13793i bk9: 0a 13794i bk10: 0a 13794i bk11: 0a 13794i bk12: 0a 13795i bk13: 0a 13795i bk14: 0a 13796i bk15: 0a 13797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00246466
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13795 n_nop=13703 n_act=4 n_pre=0 n_req=44 n_rd=84 n_write=4 bw_util=0.01276
n_activity=678 dram_eff=0.2596
bk0: 6a 13771i bk1: 4a 13774i bk2: 0a 13793i bk3: 0a 13794i bk4: 0a 13796i bk5: 0a 13796i bk6: 38a 13700i bk7: 36a 13677i bk8: 0a 13794i bk9: 0a 13794i bk10: 0a 13795i bk11: 0a 13795i bk12: 0a 13795i bk13: 0a 13795i bk14: 0a 13796i bk15: 0a 13796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00086988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13795 n_nop=13704 n_act=5 n_pre=0 n_req=43 n_rd=82 n_write=4 bw_util=0.01247
n_activity=611 dram_eff=0.2815
bk0: 4a 13775i bk1: 2a 13778i bk2: 0a 13794i bk3: 0a 13797i bk4: 0a 13797i bk5: 4a 13774i bk6: 36a 13697i bk7: 36a 13633i bk8: 0a 13793i bk9: 0a 13794i bk10: 0a 13794i bk11: 0a 13795i bk12: 0a 13795i bk13: 0a 13795i bk14: 0a 13795i bk15: 0a 13795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00492932
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13795 n_nop=13706 n_act=3 n_pre=0 n_req=43 n_rd=82 n_write=4 bw_util=0.01247
n_activity=539 dram_eff=0.3191
bk0: 0a 13795i bk1: 0a 13796i bk2: 0a 13796i bk3: 0a 13796i bk4: 0a 13796i bk5: 4a 13775i bk6: 38a 13695i bk7: 40a 13651i bk8: 0a 13793i bk9: 0a 13794i bk10: 0a 13794i bk11: 0a 13795i bk12: 0a 13795i bk13: 0a 13795i bk14: 0a 13795i bk15: 0a 13795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00282711
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13795 n_nop=13708 n_act=3 n_pre=0 n_req=42 n_rd=80 n_write=4 bw_util=0.01218
n_activity=541 dram_eff=0.3105
bk0: 0a 13795i bk1: 0a 13796i bk2: 0a 13796i bk3: 0a 13796i bk4: 0a 13796i bk5: 4a 13775i bk6: 36a 13699i bk7: 40a 13631i bk8: 0a 13794i bk9: 0a 13794i bk10: 0a 13794i bk11: 0a 13795i bk12: 0a 13795i bk13: 0a 13795i bk14: 0a 13795i bk15: 0a 13795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00260964
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x8000b780, atomic=0 1 entries : 0x7f9266f514c0 :  mf: uid= 76851, sid09:w13, part=5, addr=0x8000b780, load , size=128, unknown  status = IN_PARTITION_DRAM (10444), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13795 n_nop=13706 n_act=3 n_pre=0 n_req=43 n_rd=78 n_write=8 bw_util=0.01247
n_activity=568 dram_eff=0.3028
bk0: 0a 13795i bk1: 0a 13796i bk2: 0a 13796i bk3: 0a 13796i bk4: 0a 13796i bk5: 4a 13773i bk6: 36a 13670i bk7: 38a 13621i bk8: 0a 13793i bk9: 0a 13793i bk10: 0a 13794i bk11: 0a 13795i bk12: 0a 13795i bk13: 0a 13795i bk14: 0a 13795i bk15: 0a 13795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0086988

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59, Miss = 23, Miss_rate = 0.390, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[1]: Access = 682, Miss = 19, Miss_rate = 0.028, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[2]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 699, Miss = 20, Miss_rate = 0.029, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[4]: Access = 20, Miss = 20, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 693, Miss = 21, Miss_rate = 0.030, Pending_hits = 3, Reservation_fails = 106
L2_cache_bank[6]: Access = 669, Miss = 19, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 679, Miss = 22, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 667, Miss = 18, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 559, Miss = 22, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 667, Miss = 18, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 30, Miss = 21, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5446
L2_total_cache_misses = 245
L2_total_cache_miss_rate = 0.0450
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 430
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=6972
icnt_total_pkts_simt_to_mem=10592
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8235
	minimum = 6
	maximum = 40
Network latency average = 10.7745
	minimum = 6
	maximum = 40
Slowest packet = 10819
Flit latency average = 10.2712
	minimum = 6
	maximum = 36
Slowest flit = 17327
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00242788
	minimum = 0 (at node 0)
	maximum = 0.0327763 (at node 9)
Accepted packet rate average = 0.00242788
	minimum = 0 (at node 0)
	maximum = 0.0327763 (at node 9)
Injected flit rate average = 0.00728363
	minimum = 0 (at node 0)
	maximum = 0.0739075 (at node 9)
Accepted flit rate average= 0.00728363
	minimum = 0 (at node 0)
	maximum = 0.122751 (at node 9)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.9446 (4 samples)
	minimum = 6 (4 samples)
	maximum = 35 (4 samples)
Network latency average = 10.6317 (4 samples)
	minimum = 6 (4 samples)
	maximum = 29.75 (4 samples)
Flit latency average = 9.99205 (4 samples)
	minimum = 6 (4 samples)
	maximum = 26.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0205511 (4 samples)
	minimum = 0.000680537 (4 samples)
	maximum = 0.0482377 (4 samples)
Accepted packet rate average = 0.0205511 (4 samples)
	minimum = 0.000680537 (4 samples)
	maximum = 0.0482377 (4 samples)
Injected flit rate average = 0.0342128 (4 samples)
	minimum = 0.00340268 (4 samples)
	maximum = 0.0866879 (4 samples)
Accepted flit rate average = 0.0342128 (4 samples)
	minimum = 0.000680537 (4 samples)
	maximum = 0.112487 (4 samples)
Injected packet size average = 1.66476 (4 samples)
Accepted packet size average = 1.66476 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 193837 (inst/sec)
gpgpu_simulation_rate = 2613 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402e10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (25,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,10453)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,10453)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,10453)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,10453)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,10453)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,10453)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,10453)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,10453)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,10453)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,10453)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,10453)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,10453)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,10453)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,10453)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,10453)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(5,0,0) tid=(31,22,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(2,0,0) tid=(31,7,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,0,0) tid=(31,3,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(8,0,0) tid=(31,10,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(7,0,0) tid=(31,20,0)
GPGPU-Sim uArch: cycles simulated: 10953  inst.: 1180116 (ipc=809.5) sim_rate=196686 (inst/sec) elapsed = 0:0:00:06 / Thu Jul 26 11:40:08 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(12,0,0) tid=(31,18,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(7,0,0) tid=(31,28,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(1,0,0) tid=(31,12,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,0,0) tid=(31,31,0)
GPGPU-Sim uArch: cycles simulated: 11953  inst.: 1574612 (ipc=532.8) sim_rate=224944 (inst/sec) elapsed = 0:0:00:07 / Thu Jul 26 11:40:09 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1624,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1625,10453)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1646,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1647,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1648,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1649,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1654,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1655,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1655,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1656,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1675,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1676,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1734,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1735,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1762,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1763,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1766,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1767,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1774,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1775,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1776,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1777,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1791,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1792,10453)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(18,0,0) tid=(31,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1804,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1805,10453)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1810,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1811,10453)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1816,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1817,10453)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,1,0) tid=(27,10,0)
GPGPU-Sim uArch: cycles simulated: 12453  inst.: 1812620 (ipc=518.6) sim_rate=226577 (inst/sec) elapsed = 0:0:00:08 / Thu Jul 26 11:40:10 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,1,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2056,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2057,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2058,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2059,10453)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2061,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2062,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2063,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2064,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2083,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2084,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2147,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2148,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2170,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2171,10453)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(7,1,0) tid=(3,17,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2182,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2183,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2185,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2186,10453)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(9,1,0) tid=(3,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,1,0) tid=(3,15,0)
GPGPU-Sim uArch: cycles simulated: 12953  inst.: 2160212 (ipc=553.9) sim_rate=240023 (inst/sec) elapsed = 0:0:00:09 / Thu Jul 26 11:40:11 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(11,1,0) tid=(15,6,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(8,1,0) tid=(3,1,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(8,1,0) tid=(19,7,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(3,1,0) tid=(31,25,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3224,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3225,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3464,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3465,10453)
GPGPU-Sim uArch: cycles simulated: 13953  inst.: 2586804 (ipc=517.6) sim_rate=258680 (inst/sec) elapsed = 0:0:00:10 / Thu Jul 26 11:40:12 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3503,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3504,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3518,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3519,10453)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3550,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3551,10453)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(18,1,0) tid=(31,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3571,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3572,10453)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3683,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3683,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3684,10453)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3684,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3780,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3781,10453)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(15,1,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3797,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3798,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3823,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3824,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3842,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3843,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3853,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3854,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3870,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3871,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3871,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3872,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3920,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3921,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3935,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3936,10453)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(19,1,0) tid=(31,29,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3952,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3953,10453)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3996,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3997,10453)
GPGPU-Sim uArch: cycles simulated: 14453  inst.: 2840968 (ipc=516.4) sim_rate=258269 (inst/sec) elapsed = 0:0:00:11 / Thu Jul 26 11:40:13 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,2,0) tid=(19,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4076,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4077,10453)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4093,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4094,10453)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(8,2,0) tid=(3,12,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4193,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4194,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4197,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4198,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4237,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4238,10453)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(6,2,0) tid=(11,5,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(9,2,0) tid=(11,16,0)
GPGPU-Sim uArch: cycles simulated: 14953  inst.: 3189892 (ipc=536.6) sim_rate=265824 (inst/sec) elapsed = 0:0:00:12 / Thu Jul 26 11:40:14 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(12,2,0) tid=(27,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4694,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4695,10453)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(2,2,0) tid=(31,24,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4888,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4889,10453)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(5,2,0) tid=(31,11,0)
GPGPU-Sim uArch: cycles simulated: 15453  inst.: 3471924 (ipc=539.3) sim_rate=267071 (inst/sec) elapsed = 0:0:00:13 / Thu Jul 26 11:40:15 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(10,2,0) tid=(31,30,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5494,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5495,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5537,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5538,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5539,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5540,10453)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(12,2,0) tid=(31,21,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5607,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5608,10453)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5667,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5668,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5691,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5692,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5702,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5703,10453)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5715,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5716,10453)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5716,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5717,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5737,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5738,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5769,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5770,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5775,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5776,10453)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(14,2,0) tid=(15,24,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5799,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5800,10453)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,3,0) tid=(23,16,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5951,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5952,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5956,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5957,10453)
GPGPU-Sim uArch: cycles simulated: 16453  inst.: 3912212 (ipc=522.8) sim_rate=279443 (inst/sec) elapsed = 0:0:00:14 / Thu Jul 26 11:40:16 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6015,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6016,10453)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(21,2,0) tid=(27,28,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6071,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6072,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6097,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6098,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6123,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6124,10453)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6136,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6137,10453)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6139,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6140,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6151,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6152,10453)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(4,3,0) tid=(31,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6227,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6228,10453)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(6,3,0) tid=(19,18,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6373,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6374,10453)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(2,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 16953  inst.: 4248880 (ipc=534.4) sim_rate=283258 (inst/sec) elapsed = 0:0:00:15 / Thu Jul 26 11:40:17 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(1,3,0) tid=(23,19,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(2,3,0) tid=(31,30,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6873,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6874,10453)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(7,3,0) tid=(31,29,0)
GPGPU-Sim uArch: cycles simulated: 17453  inst.: 4564628 (ipc=541.3) sim_rate=285289 (inst/sec) elapsed = 0:0:00:16 / Thu Jul 26 11:40:18 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(12,3,0) tid=(31,25,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7424,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7425,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7442,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7443,10453)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(12,3,0) tid=(31,24,0)
GPGPU-Sim uArch: cycles simulated: 17953  inst.: 4709588 (ipc=524.6) sim_rate=277034 (inst/sec) elapsed = 0:0:00:17 / Thu Jul 26 11:40:19 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7528,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7529,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7546,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7547,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7560,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7561,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7586,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7587,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7623,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7624,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7633,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7634,10453)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7701,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7702,10453)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7702,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7703,10453)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(18,3,0) tid=(27,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7720,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7721,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7726,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7727,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7747,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7748,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7844,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7845,10453)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(17,3,0) tid=(19,31,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7906,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7907,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7930,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7931,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7948,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7949,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7970,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7971,10453)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(23,3,0) tid=(15,20,0)
GPGPU-Sim uArch: cycles simulated: 18453  inst.: 5006008 (ipc=528.8) sim_rate=263474 (inst/sec) elapsed = 0:0:00:19 / Thu Jul 26 11:40:21 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8011,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8012,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8033,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8034,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8044,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8045,10453)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8105,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8106,10453)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8113,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8114,10453)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(2,4,0) tid=(7,14,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,4,0) tid=(23,17,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(12,4,0) tid=(11,12,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8429,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8430,10453)
GPGPU-Sim uArch: cycles simulated: 18953  inst.: 5345536 (ipc=537.7) sim_rate=267276 (inst/sec) elapsed = 0:0:00:20 / Thu Jul 26 11:40:22 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(6,4,0) tid=(23,23,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(8,4,0) tid=(19,23,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(12,4,0) tid=(31,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8868,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8869,10453)
GPGPU-Sim uArch: cycles simulated: 19453  inst.: 5641428 (ipc=540.7) sim_rate=268639 (inst/sec) elapsed = 0:0:00:21 / Thu Jul 26 11:40:23 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(9,4,0) tid=(31,29,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9386,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9387,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9406,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9407,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9426,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9427,10453)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(14,4,0) tid=(31,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9506,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9507,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9510,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9511,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9528,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9528,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9529,10453)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9529,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9530,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9531,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9544,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9545,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9574,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9575,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9586,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9587,10453)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,5,0) tid=(27,18,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9660,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9661,10453)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9670,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9671,10453)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,5,0) tid=(31,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9810,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9811,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9830,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9831,10453)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(0,5,0) tid=(31,17,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9914,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9915,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9921,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9922,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9942,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9943,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9946,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9947,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9953,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9954,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9958,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9959,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9974,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9975,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9980,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9981,10453)
GPGPU-Sim uArch: cycles simulated: 20453  inst.: 6104400 (ipc=532.9) sim_rate=265408 (inst/sec) elapsed = 0:0:00:23 / Thu Jul 26 11:40:25 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(12,5,0) tid=(3,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(3,5,0) tid=(23,2,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(1,5,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10381,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10382,10453)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(2,5,0) tid=(31,28,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(2,5,0) tid=(19,30,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10797,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10798,10453)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(8,5,0) tid=(31,30,0)
GPGPU-Sim uArch: cycles simulated: 21453  inst.: 6706228 (ipc=539.2) sim_rate=279426 (inst/sec) elapsed = 0:0:00:24 / Thu Jul 26 11:40:26 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(7,5,0) tid=(31,18,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11196,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11197,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11290,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11291,10453)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(15,5,0) tid=(31,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11387,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11388,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11403,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11404,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11407,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11408,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11428,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11429,10453)
GPGPU-Sim uArch: cycles simulated: 21953  inst.: 6860304 (ipc=529.1) sim_rate=274412 (inst/sec) elapsed = 0:0:00:25 / Thu Jul 26 11:40:27 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11572,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11573,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11574,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11575,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11578,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11579,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11581,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11582,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11584,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11585,10453)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(20,5,0) tid=(23,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11624,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11625,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11630,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11631,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11697,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11698,10453)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(1,6,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11801,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11802,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11818,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11819,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11819,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11820,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11842,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11843,10453)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(5,6,0) tid=(15,18,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11873,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11874,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11987,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11988,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11995,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11996,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11999,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12000,10453)
GPGPU-Sim uArch: cycles simulated: 22453  inst.: 7191228 (ipc=534.7) sim_rate=276585 (inst/sec) elapsed = 0:0:00:26 / Thu Jul 26 11:40:28 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12005,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12006,10453)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(15,5,0) tid=(19,23,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(6,6,0) tid=(19,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12222,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12223,10453)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(3,6,0) tid=(27,10,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(13,6,0) tid=(31,11,0)
GPGPU-Sim uArch: cycles simulated: 22953  inst.: 7529364 (ipc=540.3) sim_rate=278865 (inst/sec) elapsed = 0:0:00:27 / Thu Jul 26 11:40:29 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12538,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12539,10453)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(6,6,0) tid=(31,26,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(4,6,0) tid=(31,31,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(6,6,0) tid=(31,26,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13248,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13249,10453)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(11,6,0) tid=(31,29,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13348,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13349,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13380,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13381,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13431,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13432,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13461,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13462,10453)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13463,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13464,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13471,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13472,10453)
GPGPU-Sim uArch: cycles simulated: 23953  inst.: 7913216 (ipc=528.7) sim_rate=282614 (inst/sec) elapsed = 0:0:00:28 / Thu Jul 26 11:40:30 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13506,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13507,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13512,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13513,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13516,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13517,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13533,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13534,10453)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(16,6,0) tid=(23,24,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13694,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13695,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13695,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13696,10453)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(1,7,0) tid=(31,25,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13728,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13729,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13772,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13773,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13797,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13798,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13839,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13840,10453)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(15,6,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13872,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13873,10453)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13877,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13878,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13879,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13880,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13920,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13921,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13923,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13924,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13930,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13931,10453)
GPGPU-Sim uArch: cycles simulated: 24453  inst.: 8247196 (ipc=533.7) sim_rate=284386 (inst/sec) elapsed = 0:0:00:29 / Thu Jul 26 11:40:31 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(12,7,0) tid=(15,17,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14070,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14071,10453)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(8,7,0) tid=(19,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(2,7,0) tid=(23,14,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(10,7,0) tid=(27,29,0)
GPGPU-Sim uArch: cycles simulated: 24953  inst.: 8593556 (ipc=539.2) sim_rate=286451 (inst/sec) elapsed = 0:0:00:30 / Thu Jul 26 11:40:32 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(2,7,0) tid=(31,31,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14623,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14624,10453)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(13,7,0) tid=(31,17,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(11,7,0) tid=(31,26,0)
GPGPU-Sim uArch: cycles simulated: 25453  inst.: 8850292 (ipc=538.3) sim_rate=285493 (inst/sec) elapsed = 0:0:00:31 / Thu Jul 26 11:40:33 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15181,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15182,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15280,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15281,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15306,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15307,10453)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(16,7,0) tid=(31,28,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15356,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15357,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15364,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15365,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15400,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15401,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15423,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15424,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15446,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15447,10453)
GPGPU-Sim uArch: cycles simulated: 25953  inst.: 8986160 (ipc=529.7) sim_rate=280817 (inst/sec) elapsed = 0:0:00:32 / Thu Jul 26 11:40:34 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15529,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15530,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15532,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15533,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15539,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15540,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15541,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15542,10453)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(22,7,0) tid=(19,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15570,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15571,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15586,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15587,10453)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(17,7,0) tid=(23,29,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15690,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15691,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15722,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15723,10453)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15771,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15772,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15788,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15789,10453)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(5,8,0) tid=(23,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15820,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15821,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15840,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15841,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15859,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15860,10453)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(14,7,0) tid=(31,30,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15946,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15947,10453)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15950,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15951,10453)
GPGPU-Sim uArch: cycles simulated: 26453  inst.: 9350084 (ipc=535.9) sim_rate=283335 (inst/sec) elapsed = 0:0:00:33 / Thu Jul 26 11:40:35 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(7,8,0) tid=(27,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16133,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16134,10453)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(8,8,0) tid=(3,15,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(7,8,0) tid=(31,22,0)
GPGPU-Sim uArch: cycles simulated: 26953  inst.: 9651380 (ipc=537.9) sim_rate=283864 (inst/sec) elapsed = 0:0:00:34 / Thu Jul 26 11:40:36 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16529,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16530,10453)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(8,8,0) tid=(31,2,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(11,8,0) tid=(31,23,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(14,8,0) tid=(31,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17311,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17312,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17320,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17321,10453)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(14,8,0) tid=(31,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17340,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17341,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17379,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17380,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17404,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17405,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17406,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17407,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17412,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17413,10453)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17471,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17472,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17488,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17489,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17496,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17497,10453)
GPGPU-Sim uArch: cycles simulated: 27953  inst.: 10019572 (ipc=528.2) sim_rate=286273 (inst/sec) elapsed = 0:0:00:35 / Thu Jul 26 11:40:37 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17511,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17511,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17512,10453)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17512,10453)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(14,8,0) tid=(11,11,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17576,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17577,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17618,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17619,10453)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(2,9,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17734,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17735,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17746,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17747,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17795,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17796,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17808,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17809,10453)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(15,8,0) tid=(27,31,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17823,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17824,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17826,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17827,10453)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17883,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17884,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17889,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17890,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17903,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17904,10453)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(14,8,0) tid=(7,25,0)
GPGPU-Sim uArch: cycles simulated: 28453  inst.: 10391416 (ipc=534.2) sim_rate=288650 (inst/sec) elapsed = 0:0:00:36 / Thu Jul 26 11:40:38 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(5,9,0) tid=(23,13,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(5,9,0) tid=(7,29,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18288,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18289,10453)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(7,9,0) tid=(23,13,0)
GPGPU-Sim uArch: cycles simulated: 28953  inst.: 10708340 (ipc=536.9) sim_rate=289414 (inst/sec) elapsed = 0:0:00:37 / Thu Jul 26 11:40:39 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(5,9,0) tid=(31,30,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18644,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18645,10453)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(6,9,0) tid=(31,22,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(14,9,0) tid=(31,13,0)
GPGPU-Sim uArch: cycles simulated: 29453  inst.: 10948596 (ipc=535.4) sim_rate=288120 (inst/sec) elapsed = 0:0:00:38 / Thu Jul 26 11:40:40 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19160,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19161,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19174,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19175,10453)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(15,9,0) tid=(31,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19320,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19321,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19392,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19393,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19396,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19396,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19397,10453)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19397,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19421,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19422,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19448,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19449,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19453,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19454,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19485,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19486,10453)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19500,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19500,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19501,10453)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19501,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19528,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(18,9,0) tid=(27,16,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19529,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19595,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19596,10453)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(18,9,0) tid=(19,17,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19727,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19728,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19734,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19735,10453)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(22,9,0) tid=(27,26,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19807,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19808,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19810,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19810,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19811,10453)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19811,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19835,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19836,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19841,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19842,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19850,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19851,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19909,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19910,10453)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(6,10,0) tid=(31,16,0)
GPGPU-Sim uArch: cycles simulated: 30453  inst.: 11459428 (ipc=534.2) sim_rate=293831 (inst/sec) elapsed = 0:0:00:39 / Thu Jul 26 11:40:41 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(10,10,0) tid=(27,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20098,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20099,10453)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(12,10,0) tid=(27,5,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(4,10,0) tid=(31,17,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20473,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20474,10453)
GPGPU-Sim uArch: cycles simulated: 30953  inst.: 11773940 (ipc=536.5) sim_rate=294348 (inst/sec) elapsed = 0:0:00:40 / Thu Jul 26 11:40:42 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(8,10,0) tid=(31,2,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(2,10,0) tid=(31,21,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(4,10,0) tid=(31,22,0)
GPGPU-Sim uArch: cycles simulated: 31453  inst.: 12017300 (ipc=535.3) sim_rate=293104 (inst/sec) elapsed = 0:0:00:41 / Thu Jul 26 11:40:43 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21172,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21173,10453)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21267,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21268,10453)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(14,10,0) tid=(31,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21302,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21303,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21306,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21307,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21354,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21355,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21391,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21392,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21415,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21416,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21416,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21417,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21428,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21429,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21446,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21447,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21455,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21455,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21456,10453)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21456,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21474,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21475,10453)
GPGPU-Sim uArch: cycles simulated: 31953  inst.: 12159248 (ipc=529.5) sim_rate=289505 (inst/sec) elapsed = 0:0:00:42 / Thu Jul 26 11:40:44 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(24,10,0) tid=(7,18,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21631,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21632,10453)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(20,10,0) tid=(23,26,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21692,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21693,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21710,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21711,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21713,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21714,10453)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(6,11,0) tid=(11,18,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21770,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21771,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21806,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21807,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21826,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21827,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21827,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21828,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21842,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21842,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21843,10453)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21843,10453)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(5,11,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 32453  inst.: 12524904 (ipc=534.1) sim_rate=291276 (inst/sec) elapsed = 0:0:00:43 / Thu Jul 26 11:40:45 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22038,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22039,10453)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(11,11,0) tid=(3,2,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(10,11,0) tid=(31,12,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(9,11,0) tid=(23,27,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(13,11,0) tid=(31,14,0)
GPGPU-Sim uArch: cycles simulated: 32953  inst.: 12861140 (ipc=537.1) sim_rate=292298 (inst/sec) elapsed = 0:0:00:44 / Thu Jul 26 11:40:46 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22515,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22516,10453)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(12,11,0) tid=(31,1,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(10,11,0) tid=(31,26,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23163,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23164,10453)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23221,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23222,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23262,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23263,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23268,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23269,10453)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(16,11,0) tid=(31,16,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23346,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23347,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23371,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23372,10453)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23380,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23381,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23422,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23423,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23429,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23430,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23456,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23457,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23466,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23467,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23473,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23474,10453)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23496,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23497,10453)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(19,11,0) tid=(23,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23499,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23500,10453)
GPGPU-Sim uArch: cycles simulated: 33953  inst.: 13216680 (ipc=529.4) sim_rate=293704 (inst/sec) elapsed = 0:0:00:45 / Thu Jul 26 11:40:47 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(15,11,0) tid=(15,21,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23639,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23640,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23673,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23674,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23682,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23683,10453)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(23,11,0) tid=(31,24,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23771,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23772,10453)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23773,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23774,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23781,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23782,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23833,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23834,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23840,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23841,10453)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23871,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23872,10453)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,12,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 34453  inst.: 13590140 (ipc=533.9) sim_rate=295437 (inst/sec) elapsed = 0:0:00:46 / Thu Jul 26 11:40:48 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(8,12,0) tid=(27,14,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24068,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24069,10453)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1,12,0) tid=(3,6,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(15,11,0) tid=(19,29,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(3,12,0) tid=(31,22,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24494,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24495,10453)
GPGPU-Sim uArch: cycles simulated: 34953  inst.: 13911892 (ipc=536.2) sim_rate=295997 (inst/sec) elapsed = 0:0:00:47 / Thu Jul 26 11:40:49 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(12,12,0) tid=(31,20,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(0,12,0) tid=(31,19,0)
GPGPU-Sim uArch: cycles simulated: 35453  inst.: 14121780 (ipc=533.9) sim_rate=294203 (inst/sec) elapsed = 0:0:00:48 / Thu Jul 26 11:40:50 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25141,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25142,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25211,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25212,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25213,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25214,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25247,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25248,10453)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(16,12,0) tid=(31,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25307,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25308,10453)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25312,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25313,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25318,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25319,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25418,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25419,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25419,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25420,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25421,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25422,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25430,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25431,10453)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25440,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25441,10453)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1,13,0) tid=(11,20,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25509,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25510,10453)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(2,13,0) tid=(3,20,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25605,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25606,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25624,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25625,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25626,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25627,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25656,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25657,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25715,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25716,10453)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25732,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25733,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25741,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25742,10453)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(24,12,0) tid=(3,26,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25831,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25832,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25834,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25834,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25835,10453)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25835,10453)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(11,13,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25979,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25980,10453)
GPGPU-Sim uArch: cycles simulated: 36453  inst.: 14652240 (ipc=533.7) sim_rate=293044 (inst/sec) elapsed = 0:0:00:50 / Thu Jul 26 11:40:52 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(6,13,0) tid=(11,13,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(7,13,0) tid=(19,15,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(11,13,0) tid=(15,9,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(13,13,0) tid=(31,18,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26465,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26466,10453)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(14,13,0) tid=(31,3,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(7,13,0) tid=(31,27,0)
GPGPU-Sim uArch: cycles simulated: 37453  inst.: 15174580 (ipc=533.3) sim_rate=297540 (inst/sec) elapsed = 0:0:00:51 / Thu Jul 26 11:40:53 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27136,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27137,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27235,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27236,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27268,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27269,10453)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(15,13,0) tid=(31,8,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27312,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27313,10453)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27316,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27317,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27323,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27324,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27350,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27351,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27474,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27475,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27475,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27476,10453)
GPGPU-Sim uArch: cycles simulated: 37953  inst.: 15314780 (ipc=528.7) sim_rate=294515 (inst/sec) elapsed = 0:0:00:52 / Thu Jul 26 11:40:54 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27500,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27501,10453)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(19,13,0) tid=(27,10,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27512,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27513,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27518,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27519,10453)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27541,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27542,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27571,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27572,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27641,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27642,10453)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(23,13,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27682,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27683,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27715,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27716,10453)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27736,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27737,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27739,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27740,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27771,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27772,10453)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(6,14,0) tid=(27,30,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27885,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27886,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27889,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27890,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27906,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27907,10453)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(10,14,0) tid=(7,24,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27954,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27955,10453)
GPGPU-Sim uArch: cycles simulated: 38453  inst.: 15678720 (ipc=532.3) sim_rate=295824 (inst/sec) elapsed = 0:0:00:53 / Thu Jul 26 11:40:55 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(8,14,0) tid=(23,7,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(0,14,0) tid=(15,11,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(9,14,0) tid=(31,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28472,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28473,10453)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(14,14,0) tid=(31,23,0)
GPGPU-Sim uArch: cycles simulated: 38953  inst.: 15988788 (ipc=533.8) sim_rate=296088 (inst/sec) elapsed = 0:0:00:54 / Thu Jul 26 11:40:56 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(10,14,0) tid=(31,1,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(6,14,0) tid=(31,21,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29246,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29247,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29269,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29270,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29338,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29339,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29339,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29340,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29345,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29346,10453)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(18,14,0) tid=(31,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29352,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29353,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29362,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29363,10453)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29410,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29411,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29433,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29434,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29447,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29448,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29493,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29494,10453)
GPGPU-Sim uArch: cycles simulated: 39953  inst.: 16351944 (ipc=528.0) sim_rate=297308 (inst/sec) elapsed = 0:0:00:55 / Thu Jul 26 11:40:57 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29506,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29507,10453)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29512,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29513,10453)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(2,15,0) tid=(31,10,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(22,14,0) tid=(11,26,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29685,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29686,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29686,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29687,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29747,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29748,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29754,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29755,10453)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29767,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29768,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29768,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29769,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29780,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29781,10453)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(24,14,0) tid=(23,26,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29833,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29834,10453)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29848,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29849,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29864,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29865,10453)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(5,15,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 40453  inst.: 16712968 (ipc=531.3) sim_rate=298445 (inst/sec) elapsed = 0:0:00:56 / Thu Jul 26 11:40:58 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30053,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30054,10453)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(13,15,0) tid=(3,11,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(5,15,0) tid=(7,26,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(3,15,0) tid=(27,25,0)
GPGPU-Sim uArch: cycles simulated: 40953  inst.: 17037204 (ipc=533.2) sim_rate=298898 (inst/sec) elapsed = 0:0:00:57 / Thu Jul 26 11:40:59 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(10,15,0) tid=(31,21,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30569,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(30570,10453)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(4,15,0) tid=(31,23,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(11,15,0) tid=(31,30,0)
GPGPU-Sim uArch: cycles simulated: 41453  inst.: 17259476 (ipc=531.7) sim_rate=297577 (inst/sec) elapsed = 0:0:00:58 / Thu Jul 26 11:41:00 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31178,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(31179,10453)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31274,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31275,10453)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31284,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(31285,10453)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31342,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(31343,10453)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(17,15,0) tid=(31,26,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31356,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31357,10453)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (31360,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(31361,10453)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31460,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(31461,10453)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31472,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31473,10453)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31475,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31476,10453)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31480,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(31481,10453)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31484,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31486,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31511,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(17,15,0) tid=(19,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31644,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31685,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31702,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31754,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(22,15,0) tid=(27,21,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31760,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (31784,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31864,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31868,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31887,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31903,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 42453  inst.: 17561868 (ipc=524.6) sim_rate=297658 (inst/sec) elapsed = 0:0:00:59 / Thu Jul 26 11:41:01 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32098,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32493,10453), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 32494
gpu_sim_insn = 16793600
gpu_ipc =     516.8216
gpu_tot_sim_cycle = 42947
gpu_tot_sim_insn = 17568948
gpu_tot_ipc =     409.0844
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3067
gpu_stall_icnt2sh    = 67143
gpu_total_sim_rate=297778

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 330141
	L1I_total_cache_misses = 1789
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3936, Miss = 1272, Miss_rate = 0.323, Pending_hits = 373, Reservation_fails = 6429
	L1D_cache_core[1]: Access = 4400, Miss = 1323, Miss_rate = 0.301, Pending_hits = 510, Reservation_fails = 5431
	L1D_cache_core[2]: Access = 4256, Miss = 1357, Miss_rate = 0.319, Pending_hits = 339, Reservation_fails = 5213
	L1D_cache_core[3]: Access = 4096, Miss = 1254, Miss_rate = 0.306, Pending_hits = 398, Reservation_fails = 5901
	L1D_cache_core[4]: Access = 4256, Miss = 1326, Miss_rate = 0.312, Pending_hits = 421, Reservation_fails = 5609
	L1D_cache_core[5]: Access = 4096, Miss = 1269, Miss_rate = 0.310, Pending_hits = 413, Reservation_fails = 5498
	L1D_cache_core[6]: Access = 4096, Miss = 1336, Miss_rate = 0.326, Pending_hits = 334, Reservation_fails = 5524
	L1D_cache_core[7]: Access = 4716, Miss = 1414, Miss_rate = 0.300, Pending_hits = 474, Reservation_fails = 4239
	L1D_cache_core[8]: Access = 3939, Miss = 1192, Miss_rate = 0.303, Pending_hits = 406, Reservation_fails = 5672
	L1D_cache_core[9]: Access = 3984, Miss = 1294, Miss_rate = 0.325, Pending_hits = 339, Reservation_fails = 4640
	L1D_cache_core[10]: Access = 4256, Miss = 1313, Miss_rate = 0.309, Pending_hits = 423, Reservation_fails = 4995
	L1D_cache_core[11]: Access = 3936, Miss = 1261, Miss_rate = 0.320, Pending_hits = 364, Reservation_fails = 6821
	L1D_cache_core[12]: Access = 4096, Miss = 1287, Miss_rate = 0.314, Pending_hits = 373, Reservation_fails = 5181
	L1D_cache_core[13]: Access = 4096, Miss = 1265, Miss_rate = 0.309, Pending_hits = 394, Reservation_fails = 4972
	L1D_cache_core[14]: Access = 4256, Miss = 1323, Miss_rate = 0.311, Pending_hits = 411, Reservation_fails = 5410
	L1D_total_cache_accesses = 62415
	L1D_total_cache_misses = 19486
	L1D_total_cache_miss_rate = 0.3122
	L1D_total_cache_pending_hits = 5972
	L1D_total_cache_reservation_fails = 81535
	L1D_cache_data_port_util = 0.067
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 62627
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0077
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22339
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62147
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 328352
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 1285, 
gpgpu_n_tot_thrd_icount = 20379456
gpgpu_n_tot_w_icount = 636858
gpgpu_n_stall_shd_mem = 98518
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15950
gpgpu_n_mem_write_global = 20225
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 780480
gpgpu_n_store_insn = 261830
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1914570
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 95503
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:144722	W0_Idle:134550	W0_Scoreboard:187086	W1:58000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:17943	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:559769
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 127600 {8:15950,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1612616 {40:9112,72:4113,136:7000,}
traffic_breakdown_coretomem[INST_ACC_R] = 528 {8:66,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2169200 {136:15950,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 161800 {8:20225,}
traffic_breakdown_memtocore[INST_ACC_R] = 8976 {136:66,}
maxmrqlatency = 152 
maxdqlatency = 0 
maxmflatency = 499 
averagemflatency = 223 
max_icnt2mem_latency = 261 
max_icnt2sh_latency = 42946 
mrq_lat_table:5829 	799 	460 	552 	1082 	1038 	438 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24110 	12080 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15775 	10449 	5325 	4563 	143 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2899 	8191 	4756 	119 	0 	0 	0 	15 	1591 	3434 	2745 	7698 	4742 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     11791     11951     11841     11911     11859     12246     12091     11881     11905     11873     12984     12203     12116     11840     12040     12057 
dram[1]:     11816     11971     11938     12056     11849     13003     12008     11978     11984     10297     12797     12084     11744     12084     12004     12048 
dram[2]:     11833     12115     12046     12091     11800     13041     11915     12062     11819     10162     12822     12013     11724     13031     11989     12026 
dram[3]:     11846     12284     11787     12105     12159     12968     11910     12055     11856      9805     11969     12128     11959     11789     11927     12060 
dram[4]:     11839     11855     11825     11976     12157     12869     12002     11893     11885     10026     12033     11962     11887     11796     12097     11992 
dram[5]:     12125     11813     11906     11806     12066     13031     11908     11957     11958     11531     12162     11968     11822     11884     12097     11944 
average row accesses per activate:
dram[0]:  5.666667  6.312500 32.000000 32.000000  9.000000 22.000000  9.181818  6.625000  4.551724  3.823529  5.818182  6.095238  4.923077  5.120000  5.818182  4.923077 
dram[1]:  5.421052  7.846154 32.000000 32.000000 22.666666 22.000000  6.187500  7.066667  4.888889  3.823529  4.740741  6.400000  6.095238  5.818182  5.565217  4.571429 
dram[2]:  6.800000  5.315790 32.000000 32.000000 22.666666  9.714286  8.166667  8.153846  3.567568  4.482759  4.740741  5.333333  5.565217  5.333333  4.923077  5.333333 
dram[3]:  5.882353  6.000000 32.000000 32.000000 22.666666 13.600000  7.769231  6.000000  4.551724  5.000000  4.740741  5.818182  4.740741  4.740741  4.571429  5.333333 
dram[4]:  7.692307  5.647059 32.000000 32.000000 22.000000  8.625000  6.250000  6.000000  4.062500  4.333333  4.740741  4.571429  5.565217  5.333333  5.333333  5.333333 
dram[5]:  7.692307  6.000000 32.000000 32.000000 22.000000 10.000000  6.625000  8.153846  3.611111  4.193548  4.923077  4.923077  5.565217  5.565217  5.333333  4.000000 
average row locality = 10203/1713 = 5.956217
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        84        83        64        64        66        64        91        92       100        98        96        96        96        96        96        96 
dram[1]:        85        84        64        64        64        64        91        92       100        98        96        96        96        96        96        96 
dram[2]:        84        83        64        64        64        66        90        92       100        98        96        96        96        96        96        96 
dram[3]:        82        80        64        64        64        66        91        94       100        98        96        96        96        96        96        96 
dram[4]:        82        80        64        64        64        66        90        94        98        98        96        96        96        96        96        96 
dram[5]:        82        80        64        64        64        66        92        93        98        98        96        96        96        96        96        96 
total reads: 8277
bank skew: 100/64 = 1.56
chip skew: 1382/1376 = 1.00
number of total write accesses:
dram[0]:        18        18         0         0         6         2        10        14        32        32        32        32        32        32        32        32 
dram[1]:        18        18         0         0         4         2         8        14        32        32        32        32        32        32        32        32 
dram[2]:        18        18         0         0         4         2         8        14        32        32        32        32        32        32        32        32 
dram[3]:        18        16         0         0         4         2        10        14        32        32        32        32        32        32        32        32 
dram[4]:        18        16         0         0         2         3        10        14        32        32        32        32        32        32        32        32 
dram[5]:        18        16         0         0         2         4        14        13        32        32        32        32        32        32        32        32 
total reads: 1926
min_bank_accesses = 0!
chip skew: 324/319 = 1.02
average mf latency per bank:
dram[0]:        783       671       870       829       756       840       662      1910       733       709       645       660       653       643       674       649
dram[1]:        691       649       931       817       783       914       683      1801       674       662       649       724       664       634       625       644
dram[2]:        715       672       826       816       757       940       674      1840       696       770       671       665       741       624       637       646
dram[3]:        771       671       816       872       773       854      1955      1823       667       718       676       632       694       633       668       655
dram[4]:        706       688       774      1012       837       826      1936      1306       642       674       762       596       671       665       638       675
dram[5]:        696       723       790       807       875       827      1860       625       676       727       676       592       665       665       616       623
maximum mf latency per bank:
dram[0]:        432       391       397       386       397       362       387       408       386       453       457       409       400       427       421       411
dram[1]:        411       406       406       353       387       392       385       434       380       411       391       426       463       390       388       411
dram[2]:        463       378       347       370       388       422       370       447       385       439       419       463       450       380       476       423
dram[3]:        417       403       343       350       374       389       371       386       379       391       396       403       438       396       426       449
dram[4]:        414       416       332       404       364       380       363       397       382       389       465       396       499       430       487       411
dram[5]:        380       401       366       369       386       358       378       384       437       433       421       363       435       428       463       373

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56686 n_nop=52726 n_act=282 n_pre=266 n_req=1706 n_rd=2764 n_write=648 bw_util=0.1204
n_activity=18894 dram_eff=0.3612
bk0: 168a 55366i bk1: 166a 55583i bk2: 128a 56297i bk3: 128a 56291i bk4: 132a 56108i bk5: 128a 56198i bk6: 182a 55854i bk7: 184a 55562i bk8: 200a 54976i bk9: 196a 54716i bk10: 192a 55193i bk11: 192a 54990i bk12: 192a 55030i bk13: 192a 55015i bk14: 192a 55174i bk15: 192a 54988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.445736
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56686 n_nop=52748 n_act=275 n_pre=259 n_req=1702 n_rd=2764 n_write=640 bw_util=0.1201
n_activity=18714 dram_eff=0.3638
bk0: 170a 55430i bk1: 168a 55513i bk2: 128a 56292i bk3: 128a 56242i bk4: 128a 56252i bk5: 128a 56207i bk6: 182a 55777i bk7: 184a 55572i bk8: 200a 54911i bk9: 196a 54686i bk10: 192a 55083i bk11: 192a 55154i bk12: 192a 55185i bk13: 192a 54986i bk14: 192a 55060i bk15: 192a 54861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.453445
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56686 n_nop=52726 n_act=287 n_pre=271 n_req=1701 n_rd=2762 n_write=640 bw_util=0.12
n_activity=18762 dram_eff=0.3626
bk0: 168a 55546i bk1: 166a 55434i bk2: 128a 56284i bk3: 128a 56240i bk4: 128a 56241i bk5: 132a 56089i bk6: 180a 55848i bk7: 184a 55677i bk8: 200a 54792i bk9: 196a 54782i bk10: 192a 54973i bk11: 192a 55018i bk12: 192a 55070i bk13: 192a 55115i bk14: 192a 54994i bk15: 192a 55109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.453657
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56686 n_nop=52732 n_act=286 n_pre=270 n_req=1699 n_rd=2758 n_write=640 bw_util=0.1199
n_activity=18460 dram_eff=0.3681
bk0: 164a 55556i bk1: 160a 55631i bk2: 128a 56278i bk3: 128a 56209i bk4: 128a 56203i bk5: 132a 56186i bk6: 182a 55774i bk7: 188a 55492i bk8: 200a 55006i bk9: 196a 54993i bk10: 192a 55024i bk11: 192a 54978i bk12: 192a 54983i bk13: 192a 55049i bk14: 192a 54757i bk15: 192a 55068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.449
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56686 n_nop=52730 n_act=291 n_pre=275 n_req=1695 n_rd=2752 n_write=638 bw_util=0.1196
n_activity=18688 dram_eff=0.3628
bk0: 164a 55577i bk1: 160a 55627i bk2: 128a 56273i bk3: 128a 56289i bk4: 128a 56311i bk5: 132a 56003i bk6: 180a 55717i bk7: 188a 55444i bk8: 196a 54940i bk9: 196a 54937i bk10: 192a 55032i bk11: 192a 54805i bk12: 192a 55034i bk13: 192a 54949i bk14: 192a 55104i bk15: 192a 54943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.46867
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56686 n_nop=52716 n_act=293 n_pre=277 n_req=1700 n_rd=2754 n_write=646 bw_util=0.12
n_activity=18423 dram_eff=0.3691
bk0: 164a 55638i bk1: 160a 55518i bk2: 128a 56270i bk3: 128a 56268i bk4: 128a 56317i bk5: 132a 56019i bk6: 184a 55677i bk7: 186a 55588i bk8: 196a 54863i bk9: 196a 54910i bk10: 192a 54972i bk11: 192a 54870i bk12: 192a 55074i bk13: 192a 55078i bk14: 192a 55085i bk15: 192a 54763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.428483

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2653, Miss = 693, Miss_rate = 0.261, Pending_hits = 346, Reservation_fails = 100
L2_cache_bank[1]: Access = 3245, Miss = 689, Miss_rate = 0.212, Pending_hits = 324, Reservation_fails = 116
L2_cache_bank[2]: Access = 2601, Miss = 692, Miss_rate = 0.266, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[3]: Access = 3257, Miss = 690, Miss_rate = 0.212, Pending_hits = 335, Reservation_fails = 108
L2_cache_bank[4]: Access = 2610, Miss = 690, Miss_rate = 0.264, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[5]: Access = 3252, Miss = 691, Miss_rate = 0.212, Pending_hits = 338, Reservation_fails = 312
L2_cache_bank[6]: Access = 3253, Miss = 689, Miss_rate = 0.212, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[7]: Access = 3238, Miss = 690, Miss_rate = 0.213, Pending_hits = 323, Reservation_fails = 89
L2_cache_bank[8]: Access = 3226, Miss = 686, Miss_rate = 0.213, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[9]: Access = 3113, Miss = 690, Miss_rate = 0.222, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[10]: Access = 3223, Miss = 688, Miss_rate = 0.213, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[11]: Access = 2585, Miss = 689, Miss_rate = 0.267, Pending_hits = 326, Reservation_fails = 0
L2_total_cache_accesses = 36256
L2_total_cache_misses = 8277
L2_total_cache_miss_rate = 0.2283
L2_total_cache_pending_hits = 3981
L2_total_cache_reservation_fails = 725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20209
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.132
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=100350
icnt_total_pkts_simt_to_mem=81594
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.3511
	minimum = 6
	maximum = 199
Network latency average = 15.4479
	minimum = 6
	maximum = 136
Slowest packet = 16157
Flit latency average = 13.4623
	minimum = 6
	maximum = 133
Slowest flit = 34553
Fragmentation average = 0.00897436
	minimum = 0
	maximum = 110
Injected packet rate average = 0.0702352
	minimum = 0.0599495 (at node 9)
	maximum = 0.0798301 (at node 15)
Accepted packet rate average = 0.0702352
	minimum = 0.0599495 (at node 9)
	maximum = 0.0798301 (at node 15)
Injected flit rate average = 0.187362
	minimum = 0.138733 (at node 9)
	maximum = 0.243676 (at node 15)
Accepted flit rate average= 0.187362
	minimum = 0.181387 (at node 24)
	maximum = 0.200529 (at node 1)
Injected packet length average = 2.66764
Accepted packet length average = 2.66764
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4259 (5 samples)
	minimum = 6 (5 samples)
	maximum = 67.8 (5 samples)
Network latency average = 11.595 (5 samples)
	minimum = 6 (5 samples)
	maximum = 51 (5 samples)
Flit latency average = 10.6861 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48 (5 samples)
Fragmentation average = 0.00179487 (5 samples)
	minimum = 0 (5 samples)
	maximum = 22 (5 samples)
Injected packet rate average = 0.030488 (5 samples)
	minimum = 0.0125343 (5 samples)
	maximum = 0.0545561 (5 samples)
Accepted packet rate average = 0.030488 (5 samples)
	minimum = 0.0125343 (5 samples)
	maximum = 0.0545561 (5 samples)
Injected flit rate average = 0.0648426 (5 samples)
	minimum = 0.0304688 (5 samples)
	maximum = 0.118085 (5 samples)
Accepted flit rate average = 0.0648426 (5 samples)
	minimum = 0.0368219 (5 samples)
	maximum = 0.130096 (5 samples)
Injected packet size average = 2.12683 (5 samples)
Accepted packet size average = 2.12683 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 59 sec (59 sec)
gpgpu_simulation_rate = 297778 (inst/sec)
gpgpu_simulation_rate = 727 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402e10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,25,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,42947)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,42947)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,42947)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,42947)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,42947)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,42947)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,42947)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,42947)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,42947)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,42947)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,42947)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,42947)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,42947)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,42947)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,42947)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(0,13,0) tid=(31,19,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(0,8,0) tid=(29,8,0)
GPGPU-Sim uArch: cycles simulated: 43447  inst.: 17819195 (ipc=500.5) sim_rate=296986 (inst/sec) elapsed = 0:0:01:00 / Thu Jul 26 11:41:02 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(0,12,0) tid=(29,19,0)
GPGPU-Sim uArch: cycles simulated: 44447  inst.: 17901467 (ipc=221.7) sim_rate=293466 (inst/sec) elapsed = 0:0:01:01 / Thu Jul 26 11:41:03 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(0,4,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 45947  inst.: 17936073 (ipc=122.4) sim_rate=289291 (inst/sec) elapsed = 0:0:01:02 / Thu Jul 26 11:41:04 2018
GPGPU-Sim uArch: cycles simulated: 46947  inst.: 17958460 (ipc=97.4) sim_rate=285054 (inst/sec) elapsed = 0:0:01:03 / Thu Jul 26 11:41:05 2018
GPGPU-Sim uArch: cycles simulated: 47947  inst.: 17981103 (ipc=82.4) sim_rate=280954 (inst/sec) elapsed = 0:0:01:04 / Thu Jul 26 11:41:06 2018
GPGPU-Sim uArch: cycles simulated: 48947  inst.: 18003568 (ipc=72.4) sim_rate=276977 (inst/sec) elapsed = 0:0:01:05 / Thu Jul 26 11:41:07 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(0,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 50447  inst.: 18037547 (ipc=62.5) sim_rate=273296 (inst/sec) elapsed = 0:0:01:06 / Thu Jul 26 11:41:08 2018
GPGPU-Sim uArch: cycles simulated: 51447  inst.: 18059733 (ipc=57.7) sim_rate=269548 (inst/sec) elapsed = 0:0:01:07 / Thu Jul 26 11:41:09 2018
GPGPU-Sim uArch: cycles simulated: 52947  inst.: 18093760 (ipc=52.5) sim_rate=266084 (inst/sec) elapsed = 0:0:01:08 / Thu Jul 26 11:41:10 2018
GPGPU-Sim uArch: cycles simulated: 53947  inst.: 18116119 (ipc=49.7) sim_rate=262552 (inst/sec) elapsed = 0:0:01:09 / Thu Jul 26 11:41:11 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(0,7,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 54947  inst.: 18138794 (ipc=47.5) sim_rate=259125 (inst/sec) elapsed = 0:0:01:10 / Thu Jul 26 11:41:12 2018
GPGPU-Sim uArch: cycles simulated: 55947  inst.: 18161022 (ipc=45.5) sim_rate=255789 (inst/sec) elapsed = 0:0:01:11 / Thu Jul 26 11:41:13 2018
GPGPU-Sim uArch: cycles simulated: 57447  inst.: 18194854 (ipc=43.2) sim_rate=252706 (inst/sec) elapsed = 0:0:01:12 / Thu Jul 26 11:41:14 2018
GPGPU-Sim uArch: cycles simulated: 58447  inst.: 18217284 (ipc=41.8) sim_rate=249551 (inst/sec) elapsed = 0:0:01:13 / Thu Jul 26 11:41:15 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(0,7,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 59447  inst.: 18239860 (ipc=40.7) sim_rate=246484 (inst/sec) elapsed = 0:0:01:14 / Thu Jul 26 11:41:16 2018
GPGPU-Sim uArch: cycles simulated: 60447  inst.: 18262277 (ipc=39.6) sim_rate=243497 (inst/sec) elapsed = 0:0:01:15 / Thu Jul 26 11:41:17 2018
GPGPU-Sim uArch: cycles simulated: 61947  inst.: 18295920 (ipc=38.3) sim_rate=240735 (inst/sec) elapsed = 0:0:01:16 / Thu Jul 26 11:41:18 2018
GPGPU-Sim uArch: cycles simulated: 62947  inst.: 18318529 (ipc=37.5) sim_rate=237902 (inst/sec) elapsed = 0:0:01:17 / Thu Jul 26 11:41:19 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,7,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 63947  inst.: 18340894 (ipc=36.8) sim_rate=235139 (inst/sec) elapsed = 0:0:01:18 / Thu Jul 26 11:41:20 2018
GPGPU-Sim uArch: cycles simulated: 65447  inst.: 18374606 (ipc=35.8) sim_rate=232589 (inst/sec) elapsed = 0:0:01:19 / Thu Jul 26 11:41:21 2018
GPGPU-Sim uArch: cycles simulated: 66447  inst.: 18397130 (ipc=35.2) sim_rate=229964 (inst/sec) elapsed = 0:0:01:20 / Thu Jul 26 11:41:22 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,0,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 67947  inst.: 18430883 (ipc=34.5) sim_rate=227541 (inst/sec) elapsed = 0:0:01:21 / Thu Jul 26 11:41:23 2018
GPGPU-Sim uArch: cycles simulated: 68947  inst.: 18453434 (ipc=34.0) sim_rate=225041 (inst/sec) elapsed = 0:0:01:22 / Thu Jul 26 11:41:24 2018
GPGPU-Sim uArch: cycles simulated: 70447  inst.: 18487093 (ipc=33.4) sim_rate=222736 (inst/sec) elapsed = 0:0:01:23 / Thu Jul 26 11:41:25 2018
GPGPU-Sim uArch: cycles simulated: 71447  inst.: 18509497 (ipc=33.0) sim_rate=220351 (inst/sec) elapsed = 0:0:01:24 / Thu Jul 26 11:41:26 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(0,10,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 72947  inst.: 18543244 (ipc=32.5) sim_rate=218155 (inst/sec) elapsed = 0:0:01:25 / Thu Jul 26 11:41:27 2018
GPGPU-Sim uArch: cycles simulated: 73947  inst.: 18565654 (ipc=32.2) sim_rate=215879 (inst/sec) elapsed = 0:0:01:26 / Thu Jul 26 11:41:28 2018
GPGPU-Sim uArch: cycles simulated: 75447  inst.: 18600277 (ipc=31.7) sim_rate=213796 (inst/sec) elapsed = 0:0:01:27 / Thu Jul 26 11:41:29 2018
GPGPU-Sim uArch: cycles simulated: 76447  inst.: 18622851 (ipc=31.5) sim_rate=211623 (inst/sec) elapsed = 0:0:01:28 / Thu Jul 26 11:41:30 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(0,4,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 77947  inst.: 18657061 (ipc=31.1) sim_rate=209629 (inst/sec) elapsed = 0:0:01:29 / Thu Jul 26 11:41:31 2018
GPGPU-Sim uArch: cycles simulated: 78947  inst.: 18680141 (ipc=30.9) sim_rate=207557 (inst/sec) elapsed = 0:0:01:30 / Thu Jul 26 11:41:32 2018
GPGPU-Sim uArch: cycles simulated: 80447  inst.: 18714131 (ipc=30.5) sim_rate=205649 (inst/sec) elapsed = 0:0:01:31 / Thu Jul 26 11:41:33 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(0,14,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 81447  inst.: 18736594 (ipc=30.3) sim_rate=203658 (inst/sec) elapsed = 0:0:01:32 / Thu Jul 26 11:41:34 2018
GPGPU-Sim uArch: cycles simulated: 82447  inst.: 18759461 (ipc=30.1) sim_rate=201714 (inst/sec) elapsed = 0:0:01:33 / Thu Jul 26 11:41:35 2018
GPGPU-Sim uArch: cycles simulated: 83947  inst.: 18793647 (ipc=29.9) sim_rate=199932 (inst/sec) elapsed = 0:0:01:34 / Thu Jul 26 11:41:36 2018
GPGPU-Sim uArch: cycles simulated: 84947  inst.: 18816307 (ipc=29.7) sim_rate=198066 (inst/sec) elapsed = 0:0:01:35 / Thu Jul 26 11:41:37 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(0,11,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 86447  inst.: 18850009 (ipc=29.4) sim_rate=196354 (inst/sec) elapsed = 0:0:01:36 / Thu Jul 26 11:41:38 2018
GPGPU-Sim uArch: cycles simulated: 87447  inst.: 18873063 (ipc=29.3) sim_rate=194567 (inst/sec) elapsed = 0:0:01:37 / Thu Jul 26 11:41:39 2018
GPGPU-Sim uArch: cycles simulated: 88447  inst.: 18895899 (ipc=29.2) sim_rate=192815 (inst/sec) elapsed = 0:0:01:38 / Thu Jul 26 11:41:40 2018
GPGPU-Sim uArch: cycles simulated: 89447  inst.: 18918455 (ipc=29.0) sim_rate=191095 (inst/sec) elapsed = 0:0:01:39 / Thu Jul 26 11:41:41 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(0,14,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 90947  inst.: 18952201 (ipc=28.8) sim_rate=189522 (inst/sec) elapsed = 0:0:01:40 / Thu Jul 26 11:41:42 2018
GPGPU-Sim uArch: cycles simulated: 91947  inst.: 18974741 (ipc=28.7) sim_rate=187868 (inst/sec) elapsed = 0:0:01:41 / Thu Jul 26 11:41:43 2018
GPGPU-Sim uArch: cycles simulated: 93447  inst.: 19008540 (ipc=28.5) sim_rate=186358 (inst/sec) elapsed = 0:0:01:42 / Thu Jul 26 11:41:44 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(0,5,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 94447  inst.: 19031607 (ipc=28.4) sim_rate=184772 (inst/sec) elapsed = 0:0:01:43 / Thu Jul 26 11:41:45 2018
GPGPU-Sim uArch: cycles simulated: 95947  inst.: 19065588 (ipc=28.2) sim_rate=183322 (inst/sec) elapsed = 0:0:01:44 / Thu Jul 26 11:41:46 2018
GPGPU-Sim uArch: cycles simulated: 96947  inst.: 19088013 (ipc=28.1) sim_rate=181790 (inst/sec) elapsed = 0:0:01:45 / Thu Jul 26 11:41:47 2018
GPGPU-Sim uArch: cycles simulated: 97947  inst.: 19110516 (ipc=28.0) sim_rate=180287 (inst/sec) elapsed = 0:0:01:46 / Thu Jul 26 11:41:48 2018
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,14,0) tid=(0,24,0)
GPGPU-Sim uArch: cycles simulated: 99447  inst.: 19144207 (ipc=27.9) sim_rate=178917 (inst/sec) elapsed = 0:0:01:47 / Thu Jul 26 11:41:49 2018
GPGPU-Sim uArch: cycles simulated: 100447  inst.: 19166896 (ipc=27.8) sim_rate=177471 (inst/sec) elapsed = 0:0:01:48 / Thu Jul 26 11:41:50 2018
GPGPU-Sim uArch: cycles simulated: 101947  inst.: 19200923 (ipc=27.7) sim_rate=176155 (inst/sec) elapsed = 0:0:01:49 / Thu Jul 26 11:41:51 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,14,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 103447  inst.: 19234949 (ipc=27.5) sim_rate=174863 (inst/sec) elapsed = 0:0:01:50 / Thu Jul 26 11:41:52 2018
GPGPU-Sim uArch: cycles simulated: 104447  inst.: 19257993 (ipc=27.5) sim_rate=173495 (inst/sec) elapsed = 0:0:01:51 / Thu Jul 26 11:41:53 2018
GPGPU-Sim uArch: cycles simulated: 105447  inst.: 19280457 (ipc=27.4) sim_rate=172146 (inst/sec) elapsed = 0:0:01:52 / Thu Jul 26 11:41:54 2018
GPGPU-Sim uArch: cycles simulated: 106947  inst.: 19314661 (ipc=27.3) sim_rate=170926 (inst/sec) elapsed = 0:0:01:53 / Thu Jul 26 11:41:55 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,13,0) tid=(0,18,0)
GPGPU-Sim uArch: cycles simulated: 107947  inst.: 19337039 (ipc=27.2) sim_rate=169623 (inst/sec) elapsed = 0:0:01:54 / Thu Jul 26 11:41:56 2018
GPGPU-Sim uArch: cycles simulated: 109447  inst.: 19370888 (ipc=27.1) sim_rate=168442 (inst/sec) elapsed = 0:0:01:55 / Thu Jul 26 11:41:57 2018
GPGPU-Sim uArch: cycles simulated: 110947  inst.: 19405137 (ipc=27.0) sim_rate=167285 (inst/sec) elapsed = 0:0:01:56 / Thu Jul 26 11:41:58 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,3,0) tid=(0,21,0)
GPGPU-Sim uArch: cycles simulated: 111947  inst.: 19428051 (ipc=26.9) sim_rate=166051 (inst/sec) elapsed = 0:0:01:57 / Thu Jul 26 11:41:59 2018
GPGPU-Sim uArch: cycles simulated: 113447  inst.: 19461907 (ipc=26.9) sim_rate=164931 (inst/sec) elapsed = 0:0:01:58 / Thu Jul 26 11:42:00 2018
GPGPU-Sim uArch: cycles simulated: 114447  inst.: 19484487 (ipc=26.8) sim_rate=163735 (inst/sec) elapsed = 0:0:01:59 / Thu Jul 26 11:42:01 2018
GPGPU-Sim uArch: cycles simulated: 115947  inst.: 19518574 (ipc=26.7) sim_rate=162654 (inst/sec) elapsed = 0:0:02:00 / Thu Jul 26 11:42:02 2018
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(0,11,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 117447  inst.: 19552837 (ipc=26.6) sim_rate=161593 (inst/sec) elapsed = 0:0:02:01 / Thu Jul 26 11:42:03 2018
GPGPU-Sim uArch: cycles simulated: 118947  inst.: 19587154 (ipc=26.6) sim_rate=160550 (inst/sec) elapsed = 0:0:02:02 / Thu Jul 26 11:42:04 2018
GPGPU-Sim uArch: cycles simulated: 119947  inst.: 19609868 (ipc=26.5) sim_rate=159429 (inst/sec) elapsed = 0:0:02:03 / Thu Jul 26 11:42:05 2018
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(0,2,0) tid=(0,30,0)
GPGPU-Sim uArch: cycles simulated: 121447  inst.: 19643182 (ipc=26.4) sim_rate=158412 (inst/sec) elapsed = 0:0:02:04 / Thu Jul 26 11:42:06 2018
GPGPU-Sim uArch: cycles simulated: 122447  inst.: 19665204 (ipc=26.4) sim_rate=157321 (inst/sec) elapsed = 0:0:02:05 / Thu Jul 26 11:42:07 2018
GPGPU-Sim uArch: cycles simulated: 123947  inst.: 19697864 (ipc=26.3) sim_rate=156332 (inst/sec) elapsed = 0:0:02:06 / Thu Jul 26 11:42:08 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(0,8,0) tid=(0,30,0)
GPGPU-Sim uArch: cycles simulated: 125447  inst.: 19729395 (ipc=26.2) sim_rate=155349 (inst/sec) elapsed = 0:0:02:07 / Thu Jul 26 11:42:09 2018
GPGPU-Sim uArch: cycles simulated: 126947  inst.: 19760800 (ipc=26.1) sim_rate=154381 (inst/sec) elapsed = 0:0:02:08 / Thu Jul 26 11:42:10 2018
GPGPU-Sim uArch: cycles simulated: 127947  inst.: 19782252 (ipc=26.0) sim_rate=153350 (inst/sec) elapsed = 0:0:02:09 / Thu Jul 26 11:42:11 2018
GPGPU-Sim uArch: cycles simulated: 129447  inst.: 19812664 (ipc=25.9) sim_rate=152405 (inst/sec) elapsed = 0:0:02:10 / Thu Jul 26 11:42:12 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(0,13,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 131447  inst.: 19848623 (ipc=25.8) sim_rate=151516 (inst/sec) elapsed = 0:0:02:11 / Thu Jul 26 11:42:13 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (89940,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(89941,42947)
GPGPU-Sim uArch: cycles simulated: 132947  inst.: 19879213 (ipc=25.7) sim_rate=150600 (inst/sec) elapsed = 0:0:02:12 / Thu Jul 26 11:42:14 2018
GPGPU-Sim uArch: cycles simulated: 134447  inst.: 19922805 (ipc=25.7) sim_rate=149795 (inst/sec) elapsed = 0:0:02:13 / Thu Jul 26 11:42:15 2018
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,9,0) tid=(0,23,0)
GPGPU-Sim uArch: cycles simulated: 136447  inst.: 19955599 (ipc=25.5) sim_rate=148922 (inst/sec) elapsed = 0:0:02:14 / Thu Jul 26 11:42:16 2018
GPGPU-Sim uArch: cycles simulated: 138447  inst.: 19983325 (ipc=25.3) sim_rate=148024 (inst/sec) elapsed = 0:0:02:15 / Thu Jul 26 11:42:17 2018
GPGPU-Sim uArch: cycles simulated: 140947  inst.: 20013511 (ipc=24.9) sim_rate=147158 (inst/sec) elapsed = 0:0:02:16 / Thu Jul 26 11:42:18 2018
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,0,0) tid=(0,27,0)
GPGPU-Sim uArch: cycles simulated: 142947  inst.: 20037394 (ipc=24.7) sim_rate=146258 (inst/sec) elapsed = 0:0:02:17 / Thu Jul 26 11:42:19 2018
GPGPU-Sim uArch: cycles simulated: 145447  inst.: 20061888 (ipc=24.3) sim_rate=145376 (inst/sec) elapsed = 0:0:02:18 / Thu Jul 26 11:42:20 2018
GPGPU-Sim uArch: cycles simulated: 147947  inst.: 20083922 (ipc=24.0) sim_rate=144488 (inst/sec) elapsed = 0:0:02:19 / Thu Jul 26 11:42:21 2018
GPGPU-Sim uArch: cycles simulated: 150947  inst.: 20104967 (ipc=23.5) sim_rate=143606 (inst/sec) elapsed = 0:0:02:20 / Thu Jul 26 11:42:22 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (110856,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(110857,42947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (110948,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(110949,42947)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(0,17,0) tid=(31,24,0)
GPGPU-Sim uArch: cycles simulated: 153947  inst.: 20128387 (ipc=23.1) sim_rate=142754 (inst/sec) elapsed = 0:0:02:21 / Thu Jul 26 11:42:23 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (111115,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(111116,42947)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (111166,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(111167,42947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (111273,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(111274,42947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (111289,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(111290,42947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (111372,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(111373,42947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (111465,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(111466,42947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (111470,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(111471,42947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (111495,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,22,0) tid=(18,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (111610,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (111637,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (111647,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (111856,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 155447  inst.: 20316895 (ipc=24.4) sim_rate=143076 (inst/sec) elapsed = 0:0:02:22 / Thu Jul 26 11:42:24 2018
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(0,17,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 156947  inst.: 20344093 (ipc=24.3) sim_rate=142266 (inst/sec) elapsed = 0:0:02:23 / Thu Jul 26 11:42:25 2018
GPGPU-Sim uArch: cycles simulated: 157947  inst.: 20359471 (ipc=24.3) sim_rate=141385 (inst/sec) elapsed = 0:0:02:24 / Thu Jul 26 11:42:26 2018
GPGPU-Sim uArch: cycles simulated: 158947  inst.: 20374975 (ipc=24.2) sim_rate=140517 (inst/sec) elapsed = 0:0:02:25 / Thu Jul 26 11:42:27 2018
GPGPU-Sim uArch: cycles simulated: 159947  inst.: 20390471 (ipc=24.1) sim_rate=139660 (inst/sec) elapsed = 0:0:02:26 / Thu Jul 26 11:42:28 2018
GPGPU-Sim uArch: cycles simulated: 160447  inst.: 20398220 (ipc=24.1) sim_rate=138763 (inst/sec) elapsed = 0:0:02:27 / Thu Jul 26 11:42:29 2018
GPGPU-Sim uArch: cycles simulated: 161447  inst.: 20413764 (ipc=24.0) sim_rate=137930 (inst/sec) elapsed = 0:0:02:28 / Thu Jul 26 11:42:30 2018
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(0,15,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 162947  inst.: 20436861 (ipc=23.9) sim_rate=137160 (inst/sec) elapsed = 0:0:02:29 / Thu Jul 26 11:42:31 2018
GPGPU-Sim uArch: cycles simulated: 164447  inst.: 20460072 (ipc=23.8) sim_rate=136400 (inst/sec) elapsed = 0:0:02:30 / Thu Jul 26 11:42:32 2018
GPGPU-Sim uArch: cycles simulated: 166447  inst.: 20491119 (ipc=23.7) sim_rate=135702 (inst/sec) elapsed = 0:0:02:31 / Thu Jul 26 11:42:33 2018
GPGPU-Sim uArch: cycles simulated: 168447  inst.: 20522098 (ipc=23.5) sim_rate=135013 (inst/sec) elapsed = 0:0:02:32 / Thu Jul 26 11:42:34 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(0,16,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 170447  inst.: 20553063 (ipc=23.4) sim_rate=134333 (inst/sec) elapsed = 0:0:02:33 / Thu Jul 26 11:42:35 2018
GPGPU-Sim uArch: cycles simulated: 172447  inst.: 20584034 (ipc=23.3) sim_rate=133662 (inst/sec) elapsed = 0:0:02:34 / Thu Jul 26 11:42:36 2018
GPGPU-Sim uArch: cycles simulated: 174947  inst.: 20622633 (ipc=23.1) sim_rate=133049 (inst/sec) elapsed = 0:0:02:35 / Thu Jul 26 11:42:37 2018
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(0,18,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 176947  inst.: 20653670 (ipc=23.0) sim_rate=132395 (inst/sec) elapsed = 0:0:02:36 / Thu Jul 26 11:42:38 2018
GPGPU-Sim uArch: cycles simulated: 178947  inst.: 20684664 (ipc=22.9) sim_rate=131749 (inst/sec) elapsed = 0:0:02:37 / Thu Jul 26 11:42:39 2018
GPGPU-Sim uArch: cycles simulated: 179947  inst.: 20700163 (ipc=22.9) sim_rate=131013 (inst/sec) elapsed = 0:0:02:38 / Thu Jul 26 11:42:40 2018
GPGPU-Sim uArch: cycles simulated: 181447  inst.: 20723345 (ipc=22.8) sim_rate=130335 (inst/sec) elapsed = 0:0:02:39 / Thu Jul 26 11:42:41 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(0,19,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 183447  inst.: 20754336 (ipc=22.7) sim_rate=129714 (inst/sec) elapsed = 0:0:02:40 / Thu Jul 26 11:42:42 2018
GPGPU-Sim uArch: cycles simulated: 185447  inst.: 20785386 (ipc=22.6) sim_rate=129101 (inst/sec) elapsed = 0:0:02:41 / Thu Jul 26 11:42:43 2018
GPGPU-Sim uArch: cycles simulated: 187447  inst.: 20816805 (ipc=22.5) sim_rate=128498 (inst/sec) elapsed = 0:0:02:42 / Thu Jul 26 11:42:44 2018
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(0,21,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 188947  inst.: 20840442 (ipc=22.4) sim_rate=127855 (inst/sec) elapsed = 0:0:02:43 / Thu Jul 26 11:42:45 2018
GPGPU-Sim uArch: cycles simulated: 191447  inst.: 20879558 (ipc=22.3) sim_rate=127314 (inst/sec) elapsed = 0:0:02:44 / Thu Jul 26 11:42:46 2018
GPGPU-Sim uArch: cycles simulated: 193447  inst.: 20910684 (ipc=22.2) sim_rate=126731 (inst/sec) elapsed = 0:0:02:45 / Thu Jul 26 11:42:47 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(0,18,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 194947  inst.: 20934248 (ipc=22.1) sim_rate=126109 (inst/sec) elapsed = 0:0:02:46 / Thu Jul 26 11:42:48 2018
GPGPU-Sim uArch: cycles simulated: 196447  inst.: 20957515 (ipc=22.1) sim_rate=125494 (inst/sec) elapsed = 0:0:02:47 / Thu Jul 26 11:42:49 2018
GPGPU-Sim uArch: cycles simulated: 198447  inst.: 20988642 (ipc=22.0) sim_rate=124932 (inst/sec) elapsed = 0:0:02:48 / Thu Jul 26 11:42:50 2018
GPGPU-Sim uArch: cycles simulated: 200447  inst.: 21019950 (ipc=21.9) sim_rate=124378 (inst/sec) elapsed = 0:0:02:49 / Thu Jul 26 11:42:51 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(0,21,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 202447  inst.: 21050897 (ipc=21.8) sim_rate=123828 (inst/sec) elapsed = 0:0:02:50 / Thu Jul 26 11:42:52 2018
GPGPU-Sim uArch: cycles simulated: 204447  inst.: 21081955 (ipc=21.8) sim_rate=123286 (inst/sec) elapsed = 0:0:02:51 / Thu Jul 26 11:42:53 2018
GPGPU-Sim uArch: cycles simulated: 205947  inst.: 21105684 (ipc=21.7) sim_rate=122707 (inst/sec) elapsed = 0:0:02:52 / Thu Jul 26 11:42:54 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(0,22,0) tid=(0,20,0)
GPGPU-Sim uArch: cycles simulated: 207947  inst.: 21137060 (ipc=21.6) sim_rate=122179 (inst/sec) elapsed = 0:0:02:53 / Thu Jul 26 11:42:55 2018
GPGPU-Sim uArch: cycles simulated: 209947  inst.: 21168005 (ipc=21.6) sim_rate=121655 (inst/sec) elapsed = 0:0:02:54 / Thu Jul 26 11:42:56 2018
GPGPU-Sim uArch: cycles simulated: 211947  inst.: 21197982 (ipc=21.5) sim_rate=121131 (inst/sec) elapsed = 0:0:02:55 / Thu Jul 26 11:42:57 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(0,16,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 213947  inst.: 21227442 (ipc=21.4) sim_rate=120610 (inst/sec) elapsed = 0:0:02:56 / Thu Jul 26 11:42:58 2018
GPGPU-Sim uArch: cycles simulated: 215947  inst.: 21256220 (ipc=21.3) sim_rate=120091 (inst/sec) elapsed = 0:0:02:57 / Thu Jul 26 11:42:59 2018
GPGPU-Sim uArch: cycles simulated: 218447  inst.: 21291590 (ipc=21.2) sim_rate=119615 (inst/sec) elapsed = 0:0:02:58 / Thu Jul 26 11:43:00 2018
GPGPU-Sim uArch: cycles simulated: 220447  inst.: 21319472 (ipc=21.1) sim_rate=119103 (inst/sec) elapsed = 0:0:02:59 / Thu Jul 26 11:43:01 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(0,17,0) tid=(0,18,0)
GPGPU-Sim uArch: cycles simulated: 222447  inst.: 21347708 (ipc=21.1) sim_rate=118598 (inst/sec) elapsed = 0:0:03:00 / Thu Jul 26 11:43:02 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (180361,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 224947  inst.: 21382242 (ipc=21.0) sim_rate=118133 (inst/sec) elapsed = 0:0:03:01 / Thu Jul 26 11:43:03 2018
GPGPU-Sim uArch: cycles simulated: 226947  inst.: 21409858 (ipc=20.9) sim_rate=117636 (inst/sec) elapsed = 0:0:03:02 / Thu Jul 26 11:43:04 2018
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(0,18,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 229447  inst.: 21444929 (ipc=20.8) sim_rate=117185 (inst/sec) elapsed = 0:0:03:03 / Thu Jul 26 11:43:05 2018
GPGPU-Sim uArch: cycles simulated: 231947  inst.: 21478990 (ipc=20.7) sim_rate=116733 (inst/sec) elapsed = 0:0:03:04 / Thu Jul 26 11:43:06 2018
GPGPU-Sim uArch: cycles simulated: 234447  inst.: 21511786 (ipc=20.6) sim_rate=116279 (inst/sec) elapsed = 0:0:03:05 / Thu Jul 26 11:43:07 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(0,19,0) tid=(0,26,0)
GPGPU-Sim uArch: cycles simulated: 237447  inst.: 21549178 (ipc=20.5) sim_rate=115855 (inst/sec) elapsed = 0:0:03:06 / Thu Jul 26 11:43:08 2018
GPGPU-Sim uArch: cycles simulated: 239947  inst.: 21579631 (ipc=20.4) sim_rate=115399 (inst/sec) elapsed = 0:0:03:07 / Thu Jul 26 11:43:09 2018
GPGPU-Sim uArch: cycles simulated: 242447  inst.: 21606075 (ipc=20.2) sim_rate=114925 (inst/sec) elapsed = 0:0:03:08 / Thu Jul 26 11:43:10 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (201353,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(0,22,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 244947  inst.: 21631228 (ipc=20.1) sim_rate=114450 (inst/sec) elapsed = 0:0:03:09 / Thu Jul 26 11:43:11 2018
GPGPU-Sim uArch: cycles simulated: 248947  inst.: 21662060 (ipc=19.9) sim_rate=114010 (inst/sec) elapsed = 0:0:03:10 / Thu Jul 26 11:43:12 2018
GPGPU-Sim uArch: cycles simulated: 253447  inst.: 21688433 (ipc=19.6) sim_rate=113552 (inst/sec) elapsed = 0:0:03:11 / Thu Jul 26 11:43:13 2018
GPGPU-Sim uArch: cycles simulated: 258947  inst.: 21711771 (ipc=19.2) sim_rate=113082 (inst/sec) elapsed = 0:0:03:12 / Thu Jul 26 11:43:14 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (221461,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (221601,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (221649,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (221749,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (221832,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (221977,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (222085,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (222415,42947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 4.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 222416
gpu_sim_insn = 4156000
gpu_ipc =      18.6857
gpu_tot_sim_cycle = 265363
gpu_tot_sim_insn = 21724948
gpu_tot_ipc =      81.8688
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3502
gpu_stall_icnt2sh    = 69310
gpu_total_sim_rate=113150

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2348541
	L1I_total_cache_misses = 1789
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 100000, Miss = 34016, Miss_rate = 0.340, Pending_hits = 782, Reservation_fails = 64796
	L1D_cache_core[1]: Access = 52432, Miss = 17632, Miss_rate = 0.336, Pending_hits = 780, Reservation_fails = 35324
	L1D_cache_core[2]: Access = 52288, Miss = 17611, Miss_rate = 0.337, Pending_hits = 653, Reservation_fails = 35001
	L1D_cache_core[3]: Access = 100160, Miss = 33824, Miss_rate = 0.338, Pending_hits = 972, Reservation_fails = 64236
	L1D_cache_core[4]: Access = 100320, Miss = 34158, Miss_rate = 0.340, Pending_hits = 736, Reservation_fails = 64550
	L1D_cache_core[5]: Access = 52128, Miss = 17635, Miss_rate = 0.338, Pending_hits = 632, Reservation_fails = 35137
	L1D_cache_core[6]: Access = 100160, Miss = 34085, Miss_rate = 0.340, Pending_hits = 728, Reservation_fails = 64029
	L1D_cache_core[7]: Access = 100780, Miss = 34264, Miss_rate = 0.340, Pending_hits = 838, Reservation_fails = 33765
	L1D_cache_core[8]: Access = 100003, Miss = 34023, Miss_rate = 0.340, Pending_hits = 781, Reservation_fails = 6772
	L1D_cache_core[9]: Access = 100048, Miss = 33899, Miss_rate = 0.339, Pending_hits = 875, Reservation_fails = 63131
	L1D_cache_core[10]: Access = 100320, Miss = 34063, Miss_rate = 0.340, Pending_hits = 830, Reservation_fails = 63576
	L1D_cache_core[11]: Access = 51968, Miss = 17607, Miss_rate = 0.339, Pending_hits = 590, Reservation_fails = 36482
	L1D_cache_core[12]: Access = 52128, Miss = 17619, Miss_rate = 0.338, Pending_hits = 613, Reservation_fails = 34571
	L1D_cache_core[13]: Access = 100160, Miss = 34012, Miss_rate = 0.340, Pending_hits = 820, Reservation_fails = 63565
	L1D_cache_core[14]: Access = 100320, Miss = 34107, Miss_rate = 0.340, Pending_hits = 764, Reservation_fails = 63855
	L1D_total_cache_accesses = 1263215
	L1D_total_cache_misses = 428555
	L1D_total_cache_miss_rate = 0.3393
	L1D_total_cache_pending_hits = 11394
	L1D_total_cache_reservation_fails = 728790
	L1D_cache_data_port_util = 0.252
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 67427
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 808462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 134554
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66947
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 398510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 594236
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2346752
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 
gpgpu_n_tot_thrd_icount = 136782656
gpgpu_n_tot_w_icount = 4274458
gpgpu_n_stall_shd_mem = 745773
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30045
gpgpu_n_mem_write_global = 420225
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1581280
gpgpu_n_store_insn = 661830
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1968970
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 742758
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1045482	W0_Idle:581735	W0_Scoreboard:631027	W1:3678800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:17943	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:576569
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240360 {8:30045,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17612616 {40:409112,72:4113,136:7000,}
traffic_breakdown_coretomem[INST_ACC_R] = 528 {8:66,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4086120 {136:30045,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3361800 {8:420225,}
traffic_breakdown_memtocore[INST_ACC_R] = 8976 {136:66,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 582 
averagemflatency = 209 
max_icnt2mem_latency = 261 
max_icnt2sh_latency = 265362 
mrq_lat_table:22155 	957 	561 	771 	2536 	1290 	567 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	425359 	24920 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	106416 	22555 	14283 	306834 	262 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15451 	9626 	4864 	119 	0 	0 	0 	15 	1591 	3434 	2745 	7698 	58570 	161805 	183868 	499 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	517 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     11791     14874     11917     12034     18300     18731     28727     24823     15178     24440     14078     86746     12116     18322     16663     25217 
dram[1]:     11816     11971     13629     12056     14500     15653     26135     29967     11984     23872     35491     13634     11744     15117     13025     25894 
dram[2]:     11833     12115     17747     17462     17902     13597     22808     35672     12719     24498     60225     17999     11724     13031     15928     22324 
dram[3]:     12338     12284     11787     12105     19322     13850     25832     31752     12946     23897     76658     14544     14066     11789     13668     28093 
dram[4]:     14366     11855     11825     13390     16648     16910     22225     28734     17963     20194     80559     11962     13881     13448     28795     22156 
dram[5]:     14880     11813     11906     12701     12222     19985     19176     26793     16599     17850     83796     11968     14000     11884     26949     18697 
average row accesses per activate:
dram[0]:  2.261539  2.421488  2.226087  2.234783  1.984733  2.098361  2.138686  2.027211  1.965517  1.837838  2.044304  2.190476  2.176871  2.105263  2.461539  2.162162 
dram[1]:  2.185185  2.161765  2.226087  2.348624  1.939394  2.064516  1.966216  2.135714  2.041667  1.827957  2.175676  2.285714  2.176871  2.300000  2.161074  2.140000 
dram[2]:  2.279070  2.186567  2.151261  2.265487  1.924812  2.015504  1.940000  2.143885  1.889503  1.988304  2.161074  2.285714  2.105263  2.206897  2.253521  2.251748 
dram[3]:  2.229008  2.149254  2.106557  2.133333  1.875912  2.104839  2.186567  2.033784  2.104295  1.976879  2.161074  2.260563  2.098039  2.147651  2.140000  2.147651 
dram[4]:  2.299213  2.102190  2.151261  2.306306  1.961832  1.870504  2.013793  2.083333  1.954023  1.948864  2.161074  2.133333  2.077922  2.147651  2.302158  2.318841 
dram[5]:  2.393443  2.368852  2.064516  2.072581  2.115702  2.063492  2.006711  2.142857  1.931818  1.988372  2.131579  2.147651  2.176871  2.147651  2.260563  2.090909 
average row locality = 28876/13624 = 2.119495
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       212       211       192       193       194       192       219       220       246       244       227       226       224       224       224       224 
dram[1]:       213       212       192       192       192       192       219       221       247       244       226       224       224       226       226       225 
dram[2]:       212       211       192       192       192       194       219       220       246       244       226       224       224       224       224       226 
dram[3]:       210       208       193       192       193       195       219       223       247       246       226       225       225       224       225       224 
dram[4]:       210       208       192       192       193       194       218       222       244       246       226       224       224       224       224       224 
dram[5]:       210       209       192       193       192       194       221       223       244       246       228       224       224       224       225       226 
total reads: 20832
bank skew: 247/192 = 1.29
chip skew: 3475/3465 = 1.00
number of total write accesses:
dram[0]:        82        82        64        64        66        64        74        78        96        96        96        96        96        96        96        96 
dram[1]:        82        82        64        64        64        64        72        78        96        96        96        96        96        96        96        96 
dram[2]:        82        82        64        64        64        66        72        78        96        96        96        96        96        96        96        96 
dram[3]:        82        80        64        64        64        66        74        78        96        96        96        96        96        96        96        96 
dram[4]:        82        80        64        64        64        66        74        78        96        97        96        96        96        96        96        96 
dram[5]:        82        80        64        64        64        66        78        77        96        96        96        96        96        96        96        96 
total reads: 8044
bank skew: 97/64 = 1.52
chip skew: 1343/1338 = 1.00
average mf latency per bank:
dram[0]:        420       380       389       387       390       392       384       829     20421     20560       402       401       401       402       402       397
dram[1]:        390       373       407       379       390       420       385       794     20297     20621       400       430       409       392       386       394
dram[2]:        392       381       389       379       377       417       388       806     20338     20640       410       416       433       390       392       399
dram[3]:        412       379       376       396       382       402       830       805     27045     20414       416       390       421       394       402       399
dram[4]:        397       379       367       428       396       389       816       627     20486     13666       446       381       411       411       394       404
dram[5]:        382       390       373       380       404       394       815       374     20538     20293       411       379       406       405       385       386
maximum mf latency per bank:
dram[0]:        443       391       452       386       397       582       387       408       415       453       457       415       448       427       421       468
dram[1]:        516       406       406       439       387       415       385       434       382       455       391       453       463       392       388       462
dram[2]:        463       581       393       466       491       459       383       450       396       523       458       495       450       497       476       508
dram[3]:        417       437       513       395       384       399       380       474       395       391       396       403       438       446       426       449
dram[4]:        470       437       452       404       384       418       391       507       439       424       465       442       499       430       487       411
dram[5]:        419       401       427       376       398       389       378       411       438       433       421       411       435       428       463       412

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350274 n_nop=336142 n_act=2260 n_pre=2244 n_req=4814 n_rd=6944 n_write=2684 bw_util=0.05497
n_activity=96415 dram_eff=0.1997
bk0: 424a 344468i bk1: 422a 345087i bk2: 384a 345349i bk3: 386a 345477i bk4: 388a 345075i bk5: 384a 345221i bk6: 438a 344965i bk7: 440a 344447i bk8: 492a 343368i bk9: 488a 342816i bk10: 454a 343782i bk11: 452a 343877i bk12: 448a 344087i bk13: 448a 343956i bk14: 448a 344463i bk15: 448a 343968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.116435
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350274 n_nop=336130 n_act=2267 n_pre=2251 n_req=4813 n_rd=6950 n_write=2676 bw_util=0.05496
n_activity=97233 dram_eff=0.198
bk0: 426a 344523i bk1: 424a 344601i bk2: 384a 345527i bk3: 384a 345684i bk4: 384a 345115i bk5: 384a 345180i bk6: 438a 344736i bk7: 442a 344794i bk8: 494a 343327i bk9: 488a 342566i bk10: 452a 344164i bk11: 448a 344284i bk12: 448a 343945i bk13: 452a 344013i bk14: 452a 343894i bk15: 450a 343670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.109155
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350274 n_nop=336132 n_act=2269 n_pre=2253 n_req=4810 n_rd=6940 n_write=2680 bw_util=0.05493
n_activity=95977 dram_eff=0.2005
bk0: 424a 344882i bk1: 422a 344400i bk2: 384a 345454i bk3: 384a 345502i bk4: 384a 345030i bk5: 388a 345075i bk6: 438a 344570i bk7: 440a 344616i bk8: 492a 343083i bk9: 488a 343101i bk10: 452a 343805i bk11: 448a 344187i bk12: 448a 343919i bk13: 448a 343884i bk14: 448a 343947i bk15: 452a 343971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.11732
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350274 n_nop=336104 n_act=2278 n_pre=2262 n_req=4815 n_rd=6950 n_write=2680 bw_util=0.05499
n_activity=96282 dram_eff=0.2
bk0: 420a 344857i bk1: 416a 344665i bk2: 386a 345305i bk3: 384a 345561i bk4: 386a 345045i bk5: 390a 345316i bk6: 438a 345060i bk7: 446a 344368i bk8: 494a 343704i bk9: 492a 343159i bk10: 452a 344098i bk11: 450a 343999i bk12: 450a 343826i bk13: 448a 344103i bk14: 450a 343681i bk15: 448a 344035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.104564
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350274 n_nop=336114 n_act=2282 n_pre=2266 n_req=4806 n_rd=6930 n_write=2682 bw_util=0.05488
n_activity=97834 dram_eff=0.1965
bk0: 420a 344707i bk1: 416a 344847i bk2: 384a 345349i bk3: 384a 345557i bk4: 386a 345171i bk5: 388a 344752i bk6: 436a 344615i bk7: 444a 344451i bk8: 488a 343238i bk9: 492a 343178i bk10: 452a 343988i bk11: 448a 343402i bk12: 448a 343713i bk13: 448a 343903i bk14: 448a 344264i bk15: 448a 344076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.121137
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350274 n_nop=336116 n_act=2269 n_pre=2253 n_req=4818 n_rd=6950 n_write=2686 bw_util=0.05502
n_activity=95619 dram_eff=0.2015
bk0: 420a 345006i bk1: 418a 344879i bk2: 384a 345485i bk3: 386a 345187i bk4: 384a 345617i bk5: 388a 345232i bk6: 442a 344594i bk7: 446a 344574i bk8: 488a 343373i bk9: 492a 343459i bk10: 456a 343714i bk11: 448a 343841i bk12: 448a 344012i bk13: 448a 344022i bk14: 450a 343974i bk15: 452a 343687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0991253

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35837, Miss = 1738, Miss_rate = 0.048, Pending_hits = 346, Reservation_fails = 100
L2_cache_bank[1]: Access = 36424, Miss = 1734, Miss_rate = 0.048, Pending_hits = 324, Reservation_fails = 116
L2_cache_bank[2]: Access = 35784, Miss = 1739, Miss_rate = 0.049, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[3]: Access = 36449, Miss = 1736, Miss_rate = 0.048, Pending_hits = 335, Reservation_fails = 108
L2_cache_bank[4]: Access = 35800, Miss = 1735, Miss_rate = 0.048, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[5]: Access = 36396, Miss = 1735, Miss_rate = 0.048, Pending_hits = 338, Reservation_fails = 312
L2_cache_bank[6]: Access = 52437, Miss = 1738, Miss_rate = 0.033, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[7]: Access = 36389, Miss = 1737, Miss_rate = 0.048, Pending_hits = 323, Reservation_fails = 89
L2_cache_bank[8]: Access = 36424, Miss = 1731, Miss_rate = 0.048, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[9]: Access = 36258, Miss = 1734, Miss_rate = 0.048, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[10]: Access = 36422, Miss = 1736, Miss_rate = 0.048, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[11]: Access = 35731, Miss = 1739, Miss_rate = 0.049, Pending_hits = 326, Reservation_fails = 0
L2_total_cache_accesses = 450351
L2_total_cache_misses = 20832
L2_total_cache_miss_rate = 0.0463
L2_total_cache_pending_hits = 3981
L2_total_cache_reservation_fails = 725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 420209
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.157
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=570825
icnt_total_pkts_simt_to_mem=895689
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.0518
	minimum = 6
	maximum = 218
Network latency average = 14.291
	minimum = 6
	maximum = 193
Slowest packet = 75105
Flit latency average = 15.5766
	minimum = 6
	maximum = 192
Slowest flit = 186956
Fragmentation average = 3.7431e-05
	minimum = 0
	maximum = 31
Injected packet rate average = 0.137911
	minimum = 0.0744326 (at node 11)
	maximum = 0.221135 (at node 21)
Accepted packet rate average = 0.137911
	minimum = 0.0744326 (at node 11)
	maximum = 0.221135 (at node 21)
Injected flit rate average = 0.213908
	minimum = 0.14637 (at node 11)
	maximum = 0.293005 (at node 7)
Accepted flit rate average= 0.213908
	minimum = 0.0844139 (at node 11)
	maximum = 0.436947 (at node 21)
Injected packet length average = 1.55106
Accepted packet length average = 1.55106
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8635 (6 samples)
	minimum = 6 (6 samples)
	maximum = 92.8333 (6 samples)
Network latency average = 12.0443 (6 samples)
	minimum = 6 (6 samples)
	maximum = 74.6667 (6 samples)
Flit latency average = 11.5012 (6 samples)
	minimum = 6 (6 samples)
	maximum = 72 (6 samples)
Fragmentation average = 0.00150196 (6 samples)
	minimum = 0 (6 samples)
	maximum = 23.5 (6 samples)
Injected packet rate average = 0.0483919 (6 samples)
	minimum = 0.0228507 (6 samples)
	maximum = 0.0823193 (6 samples)
Accepted packet rate average = 0.0483919 (6 samples)
	minimum = 0.0228507 (6 samples)
	maximum = 0.0823193 (6 samples)
Injected flit rate average = 0.089687 (6 samples)
	minimum = 0.0497857 (6 samples)
	maximum = 0.147239 (6 samples)
Accepted flit rate average = 0.089687 (6 samples)
	minimum = 0.0447539 (6 samples)
	maximum = 0.181238 (6 samples)
Injected packet size average = 1.85335 (6 samples)
Accepted packet size average = 1.85335 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 12 sec (192 sec)
gpgpu_simulation_rate = 113150 (inst/sec)
gpgpu_simulation_rate = 1382 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404430 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,265363)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(0,0,0) tid=(319,0,0)
GPGPU-Sim uArch: cycles simulated: 265863  inst.: 21738824 (ipc=27.8) sim_rate=112636 (inst/sec) elapsed = 0:0:03:13 / Thu Jul 26 11:43:15 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (756,265363), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 8.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 757
gpu_sim_insn = 17120
gpu_ipc =      22.6156
gpu_tot_sim_cycle = 266120
gpu_tot_sim_insn = 21742068
gpu_tot_ipc =      81.7002
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3502
gpu_stall_icnt2sh    = 69310
gpu_total_sim_rate=112653

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2348829
	L1I_total_cache_misses = 1789
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 100000, Miss = 34016, Miss_rate = 0.340, Pending_hits = 782, Reservation_fails = 64796
	L1D_cache_core[1]: Access = 52432, Miss = 17632, Miss_rate = 0.336, Pending_hits = 780, Reservation_fails = 35324
	L1D_cache_core[2]: Access = 52288, Miss = 17611, Miss_rate = 0.337, Pending_hits = 653, Reservation_fails = 35001
	L1D_cache_core[3]: Access = 100160, Miss = 33824, Miss_rate = 0.338, Pending_hits = 972, Reservation_fails = 64236
	L1D_cache_core[4]: Access = 100320, Miss = 34158, Miss_rate = 0.340, Pending_hits = 736, Reservation_fails = 64550
	L1D_cache_core[5]: Access = 52128, Miss = 17635, Miss_rate = 0.338, Pending_hits = 632, Reservation_fails = 35137
	L1D_cache_core[6]: Access = 100160, Miss = 34085, Miss_rate = 0.340, Pending_hits = 728, Reservation_fails = 64029
	L1D_cache_core[7]: Access = 100780, Miss = 34264, Miss_rate = 0.340, Pending_hits = 838, Reservation_fails = 33765
	L1D_cache_core[8]: Access = 100051, Miss = 34043, Miss_rate = 0.340, Pending_hits = 781, Reservation_fails = 6772
	L1D_cache_core[9]: Access = 100048, Miss = 33899, Miss_rate = 0.339, Pending_hits = 875, Reservation_fails = 63131
	L1D_cache_core[10]: Access = 100320, Miss = 34063, Miss_rate = 0.340, Pending_hits = 830, Reservation_fails = 63576
	L1D_cache_core[11]: Access = 51968, Miss = 17607, Miss_rate = 0.339, Pending_hits = 590, Reservation_fails = 36482
	L1D_cache_core[12]: Access = 52128, Miss = 17619, Miss_rate = 0.338, Pending_hits = 613, Reservation_fails = 34571
	L1D_cache_core[13]: Access = 100160, Miss = 34012, Miss_rate = 0.340, Pending_hits = 820, Reservation_fails = 63565
	L1D_cache_core[14]: Access = 100320, Miss = 34107, Miss_rate = 0.340, Pending_hits = 764, Reservation_fails = 63855
	L1D_total_cache_accesses = 1263263
	L1D_total_cache_misses = 428575
	L1D_total_cache_miss_rate = 0.3393
	L1D_total_cache_pending_hits = 11394
	L1D_total_cache_reservation_fails = 728790
	L1D_cache_data_port_util = 0.252
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 67491
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 808474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 134554
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 67011
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 398510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 594236
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2347040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 
gpgpu_n_tot_thrd_icount = 136801088
gpgpu_n_tot_w_icount = 4275034
gpgpu_n_stall_shd_mem = 745773
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30065
gpgpu_n_mem_write_global = 420241
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1582280
gpgpu_n_store_insn = 662330
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1970982
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 742758
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1045528	W0_Idle:582029	W0_Scoreboard:631653	W1:3678800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:577119
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240520 {8:30065,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17614792 {40:409112,72:4113,136:7016,}
traffic_breakdown_coretomem[INST_ACC_R] = 528 {8:66,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4088840 {136:30065,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3361928 {8:420241,}
traffic_breakdown_memtocore[INST_ACC_R] = 8976 {136:66,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 582 
averagemflatency = 209 
max_icnt2mem_latency = 261 
max_icnt2sh_latency = 266119 
mrq_lat_table:22165 	957 	562 	775 	2537 	1290 	567 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	425379 	24936 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	106452 	22555 	14283 	306834 	262 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15471 	9626 	4864 	119 	0 	0 	0 	15 	1591 	3434 	2745 	7698 	58570 	161805 	183868 	515 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	519 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     11791     14874     11917     12034     18300     18731     28727     24823     15178     24440     14078     86746     12116     18322     16663     25217 
dram[1]:     11816     11971     13629     12056     14500     15653     26135     29967     11984     23872     35491     13634     11744     15117     13025     25894 
dram[2]:     11833     12115     17747     17462     17902     13597     22808     35672     12719     24498     60225     17999     11724     13031     15928     22324 
dram[3]:     12338     12284     11787     12105     19322     13850     25832     31752     12946     23897     76658     14544     14066     11789     13668     28093 
dram[4]:     14366     11855     11825     13390     16648     16910     22225     28734     17963     20194     80559     11962     13881     13448     28795     22156 
dram[5]:     14880     11813     11906     12701     12222     19985     19176     26793     16599     17850     83796     11968     14000     11884     26949     18697 
average row accesses per activate:
dram[0]:  2.261539  2.421488  2.226087  2.234783  1.984733  2.098361  2.138686  2.027211  1.965517  1.838710  2.044304  2.190476  2.176871  2.105263  2.461539  2.162162 
dram[1]:  2.185185  2.161765  2.226087  2.348624  1.939394  2.064516  1.966216  2.135714  2.041667  1.828877  2.175676  2.285714  2.176871  2.300000  2.161074  2.140000 
dram[2]:  2.279070  2.186567  2.151261  2.265487  1.924812  2.015504  1.940000  2.143885  1.889503  1.988372  2.161074  2.285714  2.105263  2.206897  2.253521  2.251748 
dram[3]:  2.229008  2.149254  2.106557  2.133333  1.875912  2.104839  2.186567  2.033784  2.104295  1.977011  2.161074  2.260563  2.098039  2.147651  2.140000  2.147651 
dram[4]:  2.299213  2.102190  2.151261  2.306306  1.961832  1.870504  2.013793  2.083333  1.954286  1.960227  2.161074  2.133333  2.077922  2.147651  2.302158  2.318841 
dram[5]:  2.393443  2.368852  2.064516  2.072581  2.115702  2.063492  2.006711  2.142857  1.932203  1.988439  2.131579  2.147651  2.176871  2.147651  2.260563  2.090909 
average row locality = 28892/13631 = 2.119580
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       212       211       192       193       194       192       219       220       246       246       227       226       224       224       224       224 
dram[1]:       213       212       192       192       192       192       219       221       247       246       226       224       224       226       226       225 
dram[2]:       212       211       192       192       192       194       219       220       246       246       226       224       224       224       224       226 
dram[3]:       210       208       193       192       193       195       219       223       247       248       226       225       225       224       225       224 
dram[4]:       210       208       192       192       193       194       218       222       246       248       226       224       224       224       224       224 
dram[5]:       210       209       192       193       192       194       221       223       246       248       228       224       224       224       225       226 
total reads: 20848
bank skew: 248/192 = 1.29
chip skew: 3479/3469 = 1.00
number of total write accesses:
dram[0]:        82        82        64        64        66        64        74        78        96        96        96        96        96        96        96        96 
dram[1]:        82        82        64        64        64        64        72        78        96        96        96        96        96        96        96        96 
dram[2]:        82        82        64        64        64        66        72        78        96        96        96        96        96        96        96        96 
dram[3]:        82        80        64        64        64        66        74        78        96        96        96        96        96        96        96        96 
dram[4]:        82        80        64        64        64        66        74        78        96        97        96        96        96        96        96        96 
dram[5]:        82        80        64        64        64        66        78        77        96        96        96        96        96        96        96        96 
total reads: 8044
bank skew: 97/64 = 1.52
chip skew: 1343/1338 = 1.00
average mf latency per bank:
dram[0]:        420       380       389       387       390       392       384       829     20422     20443       402       401       401       402       402       397
dram[1]:        390       373       407       379       390       420       385       794     20298     20502       400       430       409       392       386       394
dram[2]:        392       381       389       379       377       417       388       806     20338     20521       410       416       433       390       392       399
dram[3]:        412       379       376       396       382       402       830       805     27045     20298       416       390       421       394       402       399
dram[4]:        397       379       367       428       396       389       816       627     20368     13589       446       381       411       411       394       404
dram[5]:        382       390       373       380       404       394       815       374     20420     20177       411       379       406       405       385       386
maximum mf latency per bank:
dram[0]:        443       391       452       386       397       582       387       408       415       453       457       415       448       427       421       468
dram[1]:        516       406       406       439       387       415       385       434       382       455       391       453       463       392       388       462
dram[2]:        463       581       393       466       491       459       383       450       396       523       458       495       450       497       476       508
dram[3]:        417       437       513       395       384       399       380       474       395       391       396       403       438       446       426       449
dram[4]:        470       437       452       404       384       418       391       507       439       424       465       442       499       430       487       411
dram[5]:        419       401       427       376       398       389       378       411       438       433       421       411       435       428       463       412

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351272 n_nop=337134 n_act=2261 n_pre=2245 n_req=4816 n_rd=6948 n_write=2684 bw_util=0.05484
n_activity=96467 dram_eff=0.1997
bk0: 424a 345466i bk1: 422a 346085i bk2: 384a 346347i bk3: 386a 346475i bk4: 388a 346074i bk5: 384a 346220i bk6: 438a 345964i bk7: 440a 345446i bk8: 492a 344367i bk9: 492a 343780i bk10: 454a 344779i bk11: 452a 344874i bk12: 448a 345084i bk13: 448a 344953i bk14: 448a 345460i bk15: 448a 344965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.116135
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351272 n_nop=337122 n_act=2268 n_pre=2252 n_req=4815 n_rd=6954 n_write=2676 bw_util=0.05483
n_activity=97285 dram_eff=0.198
bk0: 426a 345521i bk1: 424a 345599i bk2: 384a 346525i bk3: 384a 346682i bk4: 384a 346113i bk5: 384a 346178i bk6: 438a 345734i bk7: 442a 345792i bk8: 494a 344325i bk9: 492a 343530i bk10: 452a 345161i bk11: 448a 345282i bk12: 448a 344943i bk13: 452a 345011i bk14: 452a 344892i bk15: 450a 344668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.108899
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351272 n_nop=337124 n_act=2270 n_pre=2254 n_req=4812 n_rd=6944 n_write=2680 bw_util=0.0548
n_activity=96029 dram_eff=0.2004
bk0: 424a 345880i bk1: 422a 345398i bk2: 384a 346452i bk3: 384a 346500i bk4: 384a 346028i bk5: 388a 346073i bk6: 438a 345568i bk7: 440a 345614i bk8: 492a 344081i bk9: 492a 344065i bk10: 452a 344802i bk11: 448a 345185i bk12: 448a 344917i bk13: 448a 344882i bk14: 448a 344945i bk15: 452a 344969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.117
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351272 n_nop=337096 n_act=2279 n_pre=2263 n_req=4817 n_rd=6954 n_write=2680 bw_util=0.05485
n_activity=96334 dram_eff=0.2
bk0: 420a 345855i bk1: 416a 345663i bk2: 386a 346303i bk3: 384a 346559i bk4: 386a 346043i bk5: 390a 346314i bk6: 438a 346058i bk7: 446a 345367i bk8: 494a 344703i bk9: 496a 344123i bk10: 452a 345095i bk11: 450a 344996i bk12: 450a 344823i bk13: 448a 345101i bk14: 450a 344679i bk15: 448a 345033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.104304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351272 n_nop=337102 n_act=2283 n_pre=2267 n_req=4810 n_rd=6938 n_write=2682 bw_util=0.05477
n_activity=97909 dram_eff=0.1965
bk0: 420a 345705i bk1: 416a 345845i bk2: 384a 346347i bk3: 384a 346555i bk4: 386a 346169i bk5: 388a 345750i bk6: 436a 345613i bk7: 444a 345450i bk8: 492a 344202i bk9: 496a 344167i bk10: 452a 344985i bk11: 448a 344400i bk12: 448a 344711i bk13: 448a 344901i bk14: 448a 345262i bk15: 448a 345074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.120849
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=351272 n_nop=337102 n_act=2271 n_pre=2255 n_req=4822 n_rd=6958 n_write=2686 bw_util=0.05491
n_activity=95729 dram_eff=0.2015
bk0: 420a 346004i bk1: 418a 345877i bk2: 384a 346483i bk3: 386a 346186i bk4: 384a 346616i bk5: 388a 346231i bk6: 442a 345593i bk7: 446a 345573i bk8: 492a 344339i bk9: 496a 344422i bk10: 456a 344710i bk11: 448a 344838i bk12: 448a 345009i bk13: 448a 345019i bk14: 450a 344971i bk15: 452a 344685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0988892

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35839, Miss = 1738, Miss_rate = 0.048, Pending_hits = 346, Reservation_fails = 100
L2_cache_bank[1]: Access = 36428, Miss = 1736, Miss_rate = 0.048, Pending_hits = 324, Reservation_fails = 116
L2_cache_bank[2]: Access = 35786, Miss = 1739, Miss_rate = 0.049, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[3]: Access = 36453, Miss = 1738, Miss_rate = 0.048, Pending_hits = 335, Reservation_fails = 108
L2_cache_bank[4]: Access = 35800, Miss = 1735, Miss_rate = 0.048, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[5]: Access = 36400, Miss = 1737, Miss_rate = 0.048, Pending_hits = 338, Reservation_fails = 312
L2_cache_bank[6]: Access = 52437, Miss = 1738, Miss_rate = 0.033, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[7]: Access = 36393, Miss = 1739, Miss_rate = 0.048, Pending_hits = 323, Reservation_fails = 89
L2_cache_bank[8]: Access = 36428, Miss = 1733, Miss_rate = 0.048, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[9]: Access = 36262, Miss = 1736, Miss_rate = 0.048, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[10]: Access = 36426, Miss = 1738, Miss_rate = 0.048, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[11]: Access = 35735, Miss = 1741, Miss_rate = 0.049, Pending_hits = 326, Reservation_fails = 0
L2_total_cache_accesses = 450387
L2_total_cache_misses = 20848
L2_total_cache_miss_rate = 0.0463
L2_total_cache_pending_hits = 3981
L2_total_cache_reservation_fails = 725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 420225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.156
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=570941
icnt_total_pkts_simt_to_mem=895789
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.27778
	minimum = 6
	maximum = 13
Network latency average = 8.23611
	minimum = 6
	maximum = 13
Slowest packet = 900728
Flit latency average = 6.375
	minimum = 6
	maximum = 9
Slowest flit = 1466564
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00352268
	minimum = 0 (at node 0)
	maximum = 0.0475561 (at node 8)
Accepted packet rate average = 0.00352268
	minimum = 0 (at node 0)
	maximum = 0.0475561 (at node 8)
Injected flit rate average = 0.010568
	minimum = 0 (at node 0)
	maximum = 0.1321 (at node 8)
Accepted flit rate average= 0.010568
	minimum = 0 (at node 0)
	maximum = 0.153236 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7799 (7 samples)
	minimum = 6 (7 samples)
	maximum = 81.4286 (7 samples)
Network latency average = 11.5003 (7 samples)
	minimum = 6 (7 samples)
	maximum = 65.8571 (7 samples)
Flit latency average = 10.7689 (7 samples)
	minimum = 6 (7 samples)
	maximum = 63 (7 samples)
Fragmentation average = 0.0012874 (7 samples)
	minimum = 0 (7 samples)
	maximum = 20.1429 (7 samples)
Injected packet rate average = 0.041982 (7 samples)
	minimum = 0.0195863 (7 samples)
	maximum = 0.0773531 (7 samples)
Accepted packet rate average = 0.041982 (7 samples)
	minimum = 0.0195863 (7 samples)
	maximum = 0.0773531 (7 samples)
Injected flit rate average = 0.0783842 (7 samples)
	minimum = 0.0426734 (7 samples)
	maximum = 0.145076 (7 samples)
Accepted flit rate average = 0.0783842 (7 samples)
	minimum = 0.0383605 (7 samples)
	maximum = 0.177237 (7 samples)
Injected packet size average = 1.86709 (7 samples)
Accepted packet size average = 1.86709 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 13 sec (193 sec)
gpgpu_simulation_rate = 112653 (inst/sec)
gpgpu_simulation_rate = 1378 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405ba0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,266120)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,266120)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4566,266120), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4614,266120), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 9.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 4615
gpu_sim_insn = 74850
gpu_ipc =      16.2189
gpu_tot_sim_cycle = 270735
gpu_tot_sim_insn = 21816918
gpu_tot_ipc =      80.5840
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3502
gpu_stall_icnt2sh    = 69312
gpu_total_sim_rate=113041

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2350489
	L1I_total_cache_misses = 1993
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 100000, Miss = 34016, Miss_rate = 0.340, Pending_hits = 782, Reservation_fails = 64796
	L1D_cache_core[1]: Access = 52432, Miss = 17632, Miss_rate = 0.336, Pending_hits = 780, Reservation_fails = 35324
	L1D_cache_core[2]: Access = 52288, Miss = 17611, Miss_rate = 0.337, Pending_hits = 653, Reservation_fails = 35001
	L1D_cache_core[3]: Access = 100160, Miss = 33824, Miss_rate = 0.338, Pending_hits = 972, Reservation_fails = 64236
	L1D_cache_core[4]: Access = 100320, Miss = 34158, Miss_rate = 0.340, Pending_hits = 736, Reservation_fails = 64550
	L1D_cache_core[5]: Access = 52128, Miss = 17635, Miss_rate = 0.338, Pending_hits = 632, Reservation_fails = 35137
	L1D_cache_core[6]: Access = 100160, Miss = 34085, Miss_rate = 0.340, Pending_hits = 728, Reservation_fails = 64029
	L1D_cache_core[7]: Access = 100780, Miss = 34264, Miss_rate = 0.340, Pending_hits = 838, Reservation_fails = 33765
	L1D_cache_core[8]: Access = 100051, Miss = 34043, Miss_rate = 0.340, Pending_hits = 781, Reservation_fails = 6772
	L1D_cache_core[9]: Access = 100092, Miss = 33924, Miss_rate = 0.339, Pending_hits = 894, Reservation_fails = 63131
	L1D_cache_core[10]: Access = 100345, Miss = 34078, Miss_rate = 0.340, Pending_hits = 840, Reservation_fails = 63576
	L1D_cache_core[11]: Access = 51968, Miss = 17607, Miss_rate = 0.339, Pending_hits = 590, Reservation_fails = 36482
	L1D_cache_core[12]: Access = 52128, Miss = 17619, Miss_rate = 0.338, Pending_hits = 613, Reservation_fails = 34571
	L1D_cache_core[13]: Access = 100160, Miss = 34012, Miss_rate = 0.340, Pending_hits = 820, Reservation_fails = 63565
	L1D_cache_core[14]: Access = 100320, Miss = 34107, Miss_rate = 0.340, Pending_hits = 764, Reservation_fails = 63855
	L1D_total_cache_accesses = 1263332
	L1D_total_cache_misses = 428615
	L1D_total_cache_miss_rate = 0.3393
	L1D_total_cache_pending_hits = 11423
	L1D_total_cache_reservation_fails = 728790
	L1D_cache_data_port_util = 0.251
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 67898
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0074
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 808474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 134554
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 67393
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 398535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 594236
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2348496
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1993
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 
gpgpu_n_tot_thrd_icount = 136885792
gpgpu_n_tot_w_icount = 4277681
gpgpu_n_stall_shd_mem = 745779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30080
gpgpu_n_mem_write_global = 420266
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 1583093
gpgpu_n_store_insn = 663130
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1983806
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 742764
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1045753	W0_Idle:589730	W0_Scoreboard:639470	W1:3678839	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:65	W17:0	W18:0	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:579512
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240640 {8:30080,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17618192 {40:409112,72:4113,136:7041,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4090880 {136:30080,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3362128 {8:420266,}
traffic_breakdown_memtocore[INST_ACC_R] = 11152 {136:82,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 582 
averagemflatency = 209 
max_icnt2mem_latency = 261 
max_icnt2sh_latency = 270734 
mrq_lat_table:22206 	972 	565 	776 	2550 	1290 	567 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	425392 	24965 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	106502 	22563 	14283 	306834 	262 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15482 	9632 	4864 	119 	0 	0 	0 	15 	1591 	3434 	2745 	7698 	58570 	161805 	183868 	540 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	520 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     11791     14874     11917     12034     18300     18731     28727     24823     15178     24440     14078     86746     12116     18322     16663     25217 
dram[1]:     11816     11971     13629     12056     14500     15653     26135     29967     11984     23872     35491     13634     11744     15117     13025     25894 
dram[2]:     11833     12115     17747     17462     17902     13597     22808     35672     12719     24498     60225     17999     11724     13031     15928     22324 
dram[3]:     12338     12284     11787     12105     19322     13850     25832     31752     12946     23897     76658     14544     14066     11789     13668     28093 
dram[4]:     14366     11855     11825     13390     16648     16910     22225     28734     17963     20194     80559     11962     13881     13448     28795     22156 
dram[5]:     14880     11813     11906     12701     12222     19985     19176     26793     16599     17850     83796     11968     14000     11884     26949     18697 
average row accesses per activate:
dram[0]:  2.251908  2.421488  2.226087  2.234783  1.984733  2.097561  2.138686  2.027211  1.965517  1.838710  2.056604  2.209460  2.176871  2.105263  2.461539  2.162162 
dram[1]:  2.185185  2.153285  2.226087  2.348624  1.939394  2.056000  1.966216  2.135714  2.041667  1.828877  2.187919  2.297872  2.176871  2.300000  2.161074  2.140000 
dram[2]:  2.279070  2.185185  2.151261  2.265487  1.924812  2.015504  1.940000  2.143885  1.889503  1.988372  2.173333  2.297872  2.105263  2.206897  2.253521  2.251748 
dram[3]:  2.229008  2.148148  2.106557  2.133333  1.875912  2.104839  2.186567  2.033784  2.104295  1.977011  2.186667  2.272727  2.098039  2.147651  2.140000  2.147651 
dram[4]:  2.299213  2.101449  2.151261  2.306306  1.962121  1.870504  2.013793  2.083333  1.954286  1.960227  2.200000  2.145695  2.077922  2.147651  2.302158  2.318841 
dram[5]:  2.393443  2.357723  2.064516  2.072581  2.114754  2.063492  2.006711  2.142857  1.932203  1.988439  2.156863  2.160000  2.176871  2.147651  2.260563  2.090909 
average row locality = 28965/13653 = 2.121512
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       213       211       192       193       194       194       219       220       246       246       229       229       224       224       224       224 
dram[1]:       213       213       192       192       192       193       219       221       247       246       228       226       224       226       226       225 
dram[2]:       212       213       192       192       192       194       219       220       246       246       228       226       224       224       224       226 
dram[3]:       210       210       193       192       193       195       219       223       247       248       230       227       225       224       225       224 
dram[4]:       210       210       192       192       195       194       218       222       246       248       231       226       224       224       224       224 
dram[5]:       210       210       192       193       194       194       221       223       246       248       232       226       224       224       225       226 
total reads: 20896
bank skew: 248/192 = 1.29
chip skew: 3488/3478 = 1.00
number of total write accesses:
dram[0]:        82        82        64        64        66        64        74        78        96        96        98        98        96        96        96        96 
dram[1]:        82        82        64        64        64        64        72        78        96        96        98        98        96        96        96        96 
dram[2]:        82        82        64        64        64        66        72        78        96        96        98        98        96        96        96        96 
dram[3]:        82        80        64        64        64        66        74        78        96        96        98        98        96        96        96        96 
dram[4]:        82        80        64        64        64        66        74        78        96        97        99        98        96        96        96        96 
dram[5]:        82        80        64        64        64        66        78        77        96        96        98        98        96        96        96        96 
total reads: 8069
bank skew: 99/64 = 1.55
chip skew: 1347/1342 = 1.00
average mf latency per bank:
dram[0]:        421       380       389       387       390       392       384       829     20422     20443       399       397       401       402       402       397
dram[1]:        390       372       407       379       390       420       385       794     20298     20502       397       426       409       392       386       394
dram[2]:        392       378       389       379       377       417       388       806     20338     20521       407       412       433       390       392       399
dram[3]:        412       376       376       396       382       402       830       805     27045     20298       411       387       421       394       402       399
dram[4]:        397       377       367       428       395       389       816       627     20368     13589       439       378       411       411       394       404
dram[5]:        382       389       373       380       403       394       815       374     20420     20177       407       376       406       405       385       386
maximum mf latency per bank:
dram[0]:        443       391       452       386       397       582       387       408       415       453       457       415       448       427       421       468
dram[1]:        516       406       406       439       387       415       385       434       382       455       391       453       463       392       388       462
dram[2]:        463       581       393       466       491       459       383       450       396       523       458       495       450       497       476       508
dram[3]:        417       437       513       395       384       399       380       474       395       391       396       403       438       446       426       449
dram[4]:        470       437       452       404       384       418       391       507       439       424       465       442       499       430       487       411
dram[5]:        419       401       427       376       398       389       378       411       438       433       421       411       435       428       463       412

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357363 n_nop=343193 n_act=2265 n_pre=2249 n_req=4828 n_rd=6964 n_write=2692 bw_util=0.05404
n_activity=96744 dram_eff=0.1996
bk0: 426a 351529i bk1: 422a 352175i bk2: 384a 352438i bk3: 386a 352566i bk4: 388a 352165i bk5: 388a 352276i bk6: 438a 352054i bk7: 440a 351536i bk8: 492a 350458i bk9: 492a 349872i bk10: 458a 350807i bk11: 458a 350894i bk12: 448a 351174i bk13: 448a 351044i bk14: 448a 351551i bk15: 448a 351056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.11431
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357363 n_nop=343185 n_act=2272 n_pre=2256 n_req=4825 n_rd=6966 n_write=2684 bw_util=0.05401
n_activity=97524 dram_eff=0.1979
bk0: 426a 351613i bk1: 426a 351662i bk2: 384a 352615i bk3: 384a 352773i bk4: 384a 352204i bk5: 386a 352240i bk6: 438a 351823i bk7: 442a 351882i bk8: 494a 350416i bk9: 492a 349622i bk10: 456a 351197i bk11: 452a 351308i bk12: 448a 351033i bk13: 452a 351102i bk14: 452a 350983i bk15: 450a 350760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.107202
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357363 n_nop=343189 n_act=2273 n_pre=2257 n_req=4822 n_rd=6956 n_write=2688 bw_util=0.05397
n_activity=96231 dram_eff=0.2004
bk0: 424a 351971i bk1: 426a 351456i bk2: 384a 352542i bk3: 384a 352590i bk4: 384a 352119i bk5: 388a 352164i bk6: 438a 351659i bk7: 440a 351705i bk8: 492a 350173i bk9: 492a 350157i bk10: 456a 350838i bk11: 452a 351209i bk12: 448a 351007i bk13: 448a 350973i bk14: 448a 351036i bk15: 452a 351060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.115174
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357363 n_nop=343157 n_act=2282 n_pre=2266 n_req=4829 n_rd=6970 n_write=2688 bw_util=0.05405
n_activity=96592 dram_eff=0.2
bk0: 420a 351946i bk1: 420a 351721i bk2: 386a 352393i bk3: 384a 352649i bk4: 386a 352134i bk5: 390a 352405i bk6: 438a 352149i bk7: 446a 351458i bk8: 494a 350795i bk9: 496a 350216i bk10: 460a 351117i bk11: 454a 351031i bk12: 450a 350913i bk13: 448a 351191i bk14: 450a 350769i bk15: 448a 351124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.10268
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357363 n_nop=343153 n_act=2287 n_pre=2271 n_req=4826 n_rd=6960 n_write=2692 bw_util=0.05402
n_activity=98248 dram_eff=0.1965
bk0: 420a 351797i bk1: 420a 351904i bk2: 384a 352437i bk3: 384a 352646i bk4: 390a 352225i bk5: 388a 351839i bk6: 436a 351702i bk7: 444a 351541i bk8: 492a 350294i bk9: 496a 350260i bk10: 462a 350978i bk11: 452a 350435i bk12: 448a 350800i bk13: 448a 350991i bk14: 448a 351353i bk15: 448a 351166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.119016
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x8031e300, atomic=0 1 entries : 0x7f9267409d60 :  mf: uid=4421593, sid09:w14, part=5, addr=0x8031e300, load , size=128, unknown  status = IN_PARTITION_DRAM (270732), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357363 n_nop=343159 n_act=2275 n_pre=2259 n_req=4835 n_rd=6976 n_write=2694 bw_util=0.05412
n_activity=96016 dram_eff=0.2014
bk0: 420a 352096i bk1: 420a 351940i bk2: 384a 352573i bk3: 386a 352277i bk4: 388a 352672i bk5: 388a 352320i bk6: 442a 351682i bk7: 446a 351664i bk8: 492a 350431i bk9: 496a 350515i bk10: 464a 350732i bk11: 452a 350873i bk12: 448a 351099i bk13: 448a 351109i bk14: 450a 351061i bk15: 452a 350777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0974303

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35843, Miss = 1741, Miss_rate = 0.049, Pending_hits = 347, Reservation_fails = 100
L2_cache_bank[1]: Access = 36434, Miss = 1741, Miss_rate = 0.048, Pending_hits = 325, Reservation_fails = 116
L2_cache_bank[2]: Access = 35788, Miss = 1741, Miss_rate = 0.049, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[3]: Access = 36458, Miss = 1742, Miss_rate = 0.048, Pending_hits = 336, Reservation_fails = 108
L2_cache_bank[4]: Access = 35802, Miss = 1737, Miss_rate = 0.049, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[5]: Access = 36406, Miss = 1741, Miss_rate = 0.048, Pending_hits = 340, Reservation_fails = 312
L2_cache_bank[6]: Access = 52441, Miss = 1742, Miss_rate = 0.033, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[7]: Access = 36399, Miss = 1743, Miss_rate = 0.048, Pending_hits = 325, Reservation_fails = 89
L2_cache_bank[8]: Access = 36435, Miss = 1740, Miss_rate = 0.048, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[9]: Access = 36268, Miss = 1740, Miss_rate = 0.048, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[10]: Access = 36432, Miss = 1744, Miss_rate = 0.048, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[11]: Access = 35739, Miss = 1744, Miss_rate = 0.049, Pending_hits = 326, Reservation_fails = 0
L2_total_cache_accesses = 450445
L2_total_cache_misses = 20896
L2_total_cache_miss_rate = 0.0464
L2_total_cache_pending_hits = 3990
L2_total_cache_reservation_fails = 725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3970
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 420225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 18
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.154
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=571127
icnt_total_pkts_simt_to_mem=895947
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.23276
	minimum = 6
	maximum = 22
Network latency average = 8.62069
	minimum = 6
	maximum = 21
Slowest packet = 900851
Flit latency average = 6.96512
	minimum = 6
	maximum = 17
Slowest flit = 1466979
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000930942
	minimum = 0 (at node 0)
	maximum = 0.00736728 (at node 9)
Accepted packet rate average = 0.000930942
	minimum = 0 (at node 0)
	maximum = 0.00736728 (at node 9)
Injected flit rate average = 0.00276072
	minimum = 0 (at node 0)
	maximum = 0.0212351 (at node 9)
Accepted flit rate average= 0.00276072
	minimum = 0 (at node 0)
	maximum = 0.0225352 (at node 9)
Injected packet length average = 2.96552
Accepted packet length average = 2.96552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0865 (8 samples)
	minimum = 6 (8 samples)
	maximum = 74 (8 samples)
Network latency average = 11.1403 (8 samples)
	minimum = 6 (8 samples)
	maximum = 60.25 (8 samples)
Flit latency average = 10.2934 (8 samples)
	minimum = 6 (8 samples)
	maximum = 57.25 (8 samples)
Fragmentation average = 0.00112647 (8 samples)
	minimum = 0 (8 samples)
	maximum = 17.625 (8 samples)
Injected packet rate average = 0.0368506 (8 samples)
	minimum = 0.017138 (8 samples)
	maximum = 0.0686049 (8 samples)
Accepted packet rate average = 0.0368506 (8 samples)
	minimum = 0.017138 (8 samples)
	maximum = 0.0686049 (8 samples)
Injected flit rate average = 0.0689313 (8 samples)
	minimum = 0.0373392 (8 samples)
	maximum = 0.129596 (8 samples)
Accepted flit rate average = 0.0689313 (8 samples)
	minimum = 0.0335654 (8 samples)
	maximum = 0.1579 (8 samples)
Injected packet size average = 1.87056 (8 samples)
Accepted packet size average = 1.87056 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 13 sec (193 sec)
gpgpu_simulation_rate = 113041 (inst/sec)
gpgpu_simulation_rate = 1402 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404c10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,270735)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,270735)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,270735)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1,0,0) tid=(256,0,0)
GPGPU-Sim uArch: cycles simulated: 272735  inst.: 21898838 (ipc=41.0) sim_rate=112880 (inst/sec) elapsed = 0:0:03:14 / Thu Jul 26 11:43:16 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(2,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(0,0,0) tid=(416,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(0,0,0) tid=(224,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(0,0,0) tid=(160,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6400,270735), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: cycles simulated: 277235  inst.: 22390134 (ipc=88.2) sim_rate=114821 (inst/sec) elapsed = 0:0:03:15 / Thu Jul 26 11:43:17 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(0,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(0,0,0) tid=(352,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8580,270735), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8584,270735), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 11.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 8585
gpu_sim_insn = 692480
gpu_ipc =      80.6616
gpu_tot_sim_cycle = 279320
gpu_tot_sim_insn = 22509398
gpu_tot_ipc =      80.5864
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3502
gpu_stall_icnt2sh    = 69891
gpu_total_sim_rate=115432

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2365193
	L1I_total_cache_misses = 2289
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 100000, Miss = 34016, Miss_rate = 0.340, Pending_hits = 782, Reservation_fails = 64796
	L1D_cache_core[1]: Access = 52432, Miss = 17632, Miss_rate = 0.336, Pending_hits = 780, Reservation_fails = 35324
	L1D_cache_core[2]: Access = 52288, Miss = 17611, Miss_rate = 0.337, Pending_hits = 653, Reservation_fails = 35001
	L1D_cache_core[3]: Access = 100160, Miss = 33824, Miss_rate = 0.338, Pending_hits = 972, Reservation_fails = 64236
	L1D_cache_core[4]: Access = 100320, Miss = 34158, Miss_rate = 0.340, Pending_hits = 736, Reservation_fails = 64550
	L1D_cache_core[5]: Access = 52128, Miss = 17635, Miss_rate = 0.338, Pending_hits = 632, Reservation_fails = 35137
	L1D_cache_core[6]: Access = 100160, Miss = 34085, Miss_rate = 0.340, Pending_hits = 728, Reservation_fails = 64029
	L1D_cache_core[7]: Access = 100780, Miss = 34264, Miss_rate = 0.340, Pending_hits = 838, Reservation_fails = 33765
	L1D_cache_core[8]: Access = 100051, Miss = 34043, Miss_rate = 0.340, Pending_hits = 781, Reservation_fails = 6772
	L1D_cache_core[9]: Access = 100092, Miss = 33924, Miss_rate = 0.339, Pending_hits = 894, Reservation_fails = 63131
	L1D_cache_core[10]: Access = 100345, Miss = 34078, Miss_rate = 0.340, Pending_hits = 840, Reservation_fails = 63576
	L1D_cache_core[11]: Access = 53272, Miss = 18043, Miss_rate = 0.339, Pending_hits = 594, Reservation_fails = 36482
	L1D_cache_core[12]: Access = 53432, Miss = 18055, Miss_rate = 0.338, Pending_hits = 617, Reservation_fails = 34571
	L1D_cache_core[13]: Access = 100812, Miss = 34230, Miss_rate = 0.340, Pending_hits = 822, Reservation_fails = 63565
	L1D_cache_core[14]: Access = 100320, Miss = 34107, Miss_rate = 0.340, Pending_hits = 764, Reservation_fails = 63855
	L1D_total_cache_accesses = 1266592
	L1D_total_cache_misses = 429705
	L1D_total_cache_miss_rate = 0.3393
	L1D_total_cache_pending_hits = 11433
	L1D_total_cache_reservation_fails = 728790
	L1D_cache_data_port_util = 0.250
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 68306
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0074
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 810634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 134554
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 67801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 399535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 594236
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2362904
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2289
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 10379, 
gpgpu_n_tot_thrd_icount = 137717792
gpgpu_n_tot_w_icount = 4303681
gpgpu_n_stall_shd_mem = 747039
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30170
gpgpu_n_mem_write_global = 421266
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 1615093
gpgpu_n_store_insn = 695130
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1996862
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 744024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1046377	W0_Idle:599571	W0_Scoreboard:650163	W1:3678839	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:65	W17:0	W18:0	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:605512
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 241360 {8:30170,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17754192 {40:409112,72:4113,136:8041,}
traffic_breakdown_coretomem[INST_ACC_R] = 824 {8:103,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4103120 {136:30170,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3370128 {8:421266,}
traffic_breakdown_memtocore[INST_ACC_R] = 14008 {136:103,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 582 
averagemflatency = 210 
max_icnt2mem_latency = 261 
max_icnt2sh_latency = 279319 
mrq_lat_table:23114 	1532 	709 	1034 	2759 	1322 	567 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	425872 	25575 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	107286 	22884 	14289 	306834 	262 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15508 	9644 	4881 	153 	1 	0 	0 	15 	1591 	3434 	2745 	7698 	58570 	161805 	183868 	1540 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	524 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     11791     14874     11917     12034     18300     18731     28727     24823     15178     24440     14078     86746     12116     18322     16663     25217 
dram[1]:     11816     11971     13629     12056     14500     15653     26135     29967     11984     23872     35491     13634     11744     15117     13025     25894 
dram[2]:     11833     12115     17747     17462     17902     13597     22808     35672     12719     24498     60225     17999     11724     13031     15928     22324 
dram[3]:     12338     12284     11787     12105     19322     13850     25832     31752     12946     23897     76658     14544     14066     11789     13668     28093 
dram[4]:     14366     11855     11825     13390     16648     16910     22225     28734     17963     20194     80559     11962     13881     13448     28795     22156 
dram[5]:     14880     11813     11906     12701     12222     19985     19176     26793     16599     17850     83796     11968     14000     11884     26949     18697 
average row accesses per activate:
dram[0]:  2.340909  2.500000  2.226087  2.234783  1.984733  2.097561  2.138686  2.027211  1.965517  1.849462  2.257862  2.425676  2.594594  2.509804  2.931298  2.577181 
dram[1]:  2.262774  2.224638  2.226087  2.348624  1.939394  2.056000  1.966216  2.135714  2.041667  1.839572  2.402684  2.553191  2.594594  2.737589  2.573333  2.549669 
dram[2]:  2.366412  2.257353  2.151261  2.265487  1.924812  2.015504  1.940000  2.143885  1.889503  2.000000  2.386667  2.553191  2.509804  2.630137  2.685315  2.680556 
dram[3]:  2.300752  2.220588  2.106557  2.133333  1.875912  2.104839  2.186567  2.033784  2.103658  1.988506  2.400000  2.524476  2.500000  2.560000  2.549669  2.560000 
dram[4]:  2.372093  2.172662  2.151261  2.306306  1.962121  1.870504  2.013793  2.083333  1.965714  1.960227  2.413333  2.384106  2.477419  2.560000  2.742857  2.762590 
dram[5]:  2.471545  2.435484  2.064516  2.072581  2.114754  2.063492  2.006711  2.142857  1.943503  1.988439  2.366013  2.400000  2.594594  2.560000  2.692308  2.490323 
average row locality = 31076/13694 = 2.269315
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       223       221       192       193       194       194       219       220       246       246       245       245       256       256       256       256 
dram[1]:       224       223       192       192       192       193       219       221       247       246       244       244       256       258       258       257 
dram[2]:       224       223       192       192       192       194       219       220       246       246       244       244       256       256       256       258 
dram[3]:       222       220       193       192       193       195       219       223       247       248       246       245       257       256       257       256 
dram[4]:       222       220       192       192       195       194       218       222       246       248       247       244       256       256       256       256 
dram[5]:       220       220       192       193       194       194       221       223       246       248       248       244       256       256       257       258 
total reads: 21993
bank skew: 258/192 = 1.34
chip skew: 3670/3662 = 1.00
number of total write accesses:
dram[0]:        86        84        64        64        66        64        74        78        96        98       114       114       128       128       128       128 
dram[1]:        86        84        64        64        64        64        72        78        96        98       114       116       128       128       128       128 
dram[2]:        86        84        64        64        64        66        72        78        96        98       114       116       128       128       128       128 
dram[3]:        84        82        64        64        64        66        74        78        98        98       114       116       128       128       128       128 
dram[4]:        84        82        64        64        64        66        74        78        98        97       115       116       128       128       128       128 
dram[5]:        84        82        64        64        64        66        78        77        98        96       114       116       128       128       128       128 
total reads: 9083
bank skew: 128/64 = 2.00
chip skew: 1515/1512 = 1.00
average mf latency per bank:
dram[0]:        411       375       389       387       390       392       384       829     20422     20324       374       373       355       357       357       353
dram[1]:        380       366       407       379       390       420       385       794     20298     20383       373       397       363       349       343       350
dram[2]:        382       374       389       379       377       417       388       806     20338     20402       382       384       382       347       348       354
dram[3]:        404       372       376       396       382       402       830       805     26889     20181       386       361       373       350       357       354
dram[4]:        387       373       367       428       395       389       816       627     20250     13589       411       353       364       364       349       358
dram[5]:        378       384       373       380       403       394       815       374     20302     20177       382       352       360       359       343       343
maximum mf latency per bank:
dram[0]:        443       407       452       386       397       582       387       408       415       453       457       415       448       427       421       468
dram[1]:        516       406       406       439       387       415       385       434       382       455       391       453       463       392       388       462
dram[2]:        463       581       393       466       491       459       383       450       396       523       458       495       450       497       476       508
dram[3]:        417       437       513       395       384       399       380       474       395       391       396       403       438       446       426       449
dram[4]:        470       437       452       404       384       418       391       507       439       424       465       442       499       430       487       411
dram[5]:        419       405       427       376       398       389       378       411       438       433       421       411       435       428       463       412

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368694 n_nop=353816 n_act=2271 n_pre=2255 n_req=5176 n_rd=7324 n_write=3028 bw_util=0.05615
n_activity=101139 dram_eff=0.2047
bk0: 446a 362709i bk1: 442a 363367i bk2: 384a 363762i bk3: 386a 363892i bk4: 388a 363493i bk5: 388a 363607i bk6: 438a 363385i bk7: 440a 362868i bk8: 492a 361790i bk9: 492a 361196i bk10: 490a 361735i bk11: 490a 361862i bk12: 512a 361623i bk13: 512a 361453i bk14: 512a 362004i bk15: 512a 361563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.116571
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368694 n_nop=353796 n_act=2279 n_pre=2263 n_req=5178 n_rd=7332 n_write=3024 bw_util=0.05618
n_activity=101870 dram_eff=0.2033
bk0: 448a 362725i bk1: 446a 362847i bk2: 384a 363940i bk3: 384a 364100i bk4: 384a 363533i bk5: 386a 363569i bk6: 438a 363154i bk7: 442a 363214i bk8: 494a 361750i bk9: 492a 360949i bk10: 488a 362012i bk11: 488a 362210i bk12: 512a 361535i bk13: 516a 361479i bk14: 516a 361452i bk15: 514a 361204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.109812
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x8032e280, atomic=0 1 entries : 0x7f926692cbe0 :  mf: uid=4440979, sid11:w15, part=2, addr=0x8032e280, load , size=128, unknown  status = IN_PARTITION_DRAM (279317), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368694 n_nop=353798 n_act=2280 n_pre=2264 n_req=5176 n_rd=7324 n_write=3028 bw_util=0.05615
n_activity=100689 dram_eff=0.2056
bk0: 448a 363117i bk1: 446a 362636i bk2: 384a 363866i bk3: 384a 363915i bk4: 384a 363445i bk5: 388a 363495i bk6: 438a 362992i bk7: 440a 363038i bk8: 492a 361506i bk9: 492a 361483i bk10: 488a 361788i bk11: 488a 362097i bk12: 512a 361471i bk13: 512a 361441i bk14: 512a 361529i bk15: 516a 361439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.117414
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368694 n_nop=353764 n_act=2290 n_pre=2274 n_req=5183 n_rd=7338 n_write=3028 bw_util=0.05623
n_activity=101076 dram_eff=0.2051
bk0: 444a 363098i bk1: 440a 362923i bk2: 386a 363721i bk3: 384a 363978i bk4: 386a 363463i bk5: 390a 363736i bk6: 438a 363481i bk7: 446a 362791i bk8: 494a 362082i bk9: 496a 361437i bk10: 492a 362095i bk11: 490a 361932i bk12: 514a 361268i bk13: 512a 361709i bk14: 514a 361197i bk15: 512a 361548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.105906
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x8033aa80, atomic=0 1 entries : 0x7f926692c9f0 :  mf: uid=4440978, sid12:w15, part=4, addr=0x8033aa80, load , size=128, unknown  status = IN_PARTITION_DRAM (279313), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368694 n_nop=353766 n_act=2294 n_pre=2278 n_req=5178 n_rd=7328 n_write=3028 bw_util=0.05618
n_activity=102633 dram_eff=0.2018
bk0: 444a 362965i bk1: 440a 363067i bk2: 384a 363763i bk3: 384a 363974i bk4: 390a 363554i bk5: 388a 363168i bk6: 436a 363034i bk7: 444a 362873i bk8: 492a 361605i bk9: 496a 361593i bk10: 494a 361927i bk11: 488a 361214i bk12: 512a 361207i bk13: 512a 361442i bk14: 512a 361774i bk15: 512a 361621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.12097
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=368694 n_nop=353778 n_act=2281 n_pre=2265 n_req=5185 n_rd=7340 n_write=3030 bw_util=0.05625
n_activity=100340 dram_eff=0.2067
bk0: 440a 363320i bk1: 440a 363143i bk2: 384a 363899i bk3: 386a 363604i bk4: 388a 364001i bk5: 388a 363652i bk6: 442a 363014i bk7: 446a 362997i bk8: 492a 361755i bk9: 496a 361848i bk10: 496a 361663i bk11: 488a 361722i bk12: 512a 361500i bk13: 512a 361603i bk14: 514a 361413i bk15: 516a 361196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.100834

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35933, Miss = 1831, Miss_rate = 0.051, Pending_hits = 347, Reservation_fails = 100
L2_cache_bank[1]: Access = 36524, Miss = 1831, Miss_rate = 0.050, Pending_hits = 325, Reservation_fails = 116
L2_cache_bank[2]: Access = 35881, Miss = 1832, Miss_rate = 0.051, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[3]: Access = 36550, Miss = 1834, Miss_rate = 0.050, Pending_hits = 336, Reservation_fails = 108
L2_cache_bank[4]: Access = 35898, Miss = 1829, Miss_rate = 0.051, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[5]: Access = 36498, Miss = 1833, Miss_rate = 0.050, Pending_hits = 340, Reservation_fails = 312
L2_cache_bank[6]: Access = 52537, Miss = 1834, Miss_rate = 0.035, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[7]: Access = 36491, Miss = 1835, Miss_rate = 0.050, Pending_hits = 325, Reservation_fails = 89
L2_cache_bank[8]: Access = 36531, Miss = 1832, Miss_rate = 0.050, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[9]: Access = 36360, Miss = 1832, Miss_rate = 0.050, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[10]: Access = 36522, Miss = 1834, Miss_rate = 0.050, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[11]: Access = 35831, Miss = 1836, Miss_rate = 0.051, Pending_hits = 326, Reservation_fails = 0
L2_total_cache_accesses = 451556
L2_total_cache_misses = 21993
L2_total_cache_miss_rate = 0.0487
L2_total_cache_pending_hits = 4002
L2_total_cache_reservation_fails = 725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3970
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 420225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330
L2_cache_data_port_util = 0.149
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=572682
icnt_total_pkts_simt_to_mem=901058
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6827
	minimum = 6
	maximum = 127
Network latency average = 9.84878
	minimum = 6
	maximum = 93
Slowest packet = 901016
Flit latency average = 8.33183
	minimum = 6
	maximum = 89
Slowest flit = 1467513
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00958606
	minimum = 0 (at node 0)
	maximum = 0.0516016 (at node 11)
Accepted packet rate average = 0.00958606
	minimum = 0 (at node 0)
	maximum = 0.0516016 (at node 11)
Injected flit rate average = 0.0287582
	minimum = 0 (at node 0)
	maximum = 0.237973 (at node 11)
Accepted flit rate average= 0.0287582
	minimum = 0 (at node 0)
	maximum = 0.0716366 (at node 11)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.7083 (9 samples)
	minimum = 6 (9 samples)
	maximum = 79.8889 (9 samples)
Network latency average = 10.9968 (9 samples)
	minimum = 6 (9 samples)
	maximum = 63.8889 (9 samples)
Flit latency average = 10.0754 (9 samples)
	minimum = 6 (9 samples)
	maximum = 60.7778 (9 samples)
Fragmentation average = 0.00100131 (9 samples)
	minimum = 0 (9 samples)
	maximum = 15.6667 (9 samples)
Injected packet rate average = 0.0338212 (9 samples)
	minimum = 0.0152338 (9 samples)
	maximum = 0.0667157 (9 samples)
Accepted packet rate average = 0.0338212 (9 samples)
	minimum = 0.0152338 (9 samples)
	maximum = 0.0667157 (9 samples)
Injected flit rate average = 0.0644676 (9 samples)
	minimum = 0.0331904 (9 samples)
	maximum = 0.141638 (9 samples)
Accepted flit rate average = 0.0644676 (9 samples)
	minimum = 0.0298359 (9 samples)
	maximum = 0.148315 (9 samples)
Injected packet size average = 1.90613 (9 samples)
Accepted packet size average = 1.90613 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 15 sec (195 sec)
gpgpu_simulation_rate = 115432 (inst/sec)
gpgpu_simulation_rate = 1432 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402d20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,2,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,279320)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,279320)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,279320)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,279320)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,279320)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,279320)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,279320)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,279320)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,279320)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,279320)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,279320)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,279320)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,279320)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,279320)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,279320)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(4,0,0) tid=(0,14,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(12,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 279820  inst.: 22689270 (ipc=359.7) sim_rate=115761 (inst/sec) elapsed = 0:0:03:16 / Thu Jul 26 11:43:18 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(1,0,0) tid=(0,17,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (864,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(865,279320)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (870,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(871,279320)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (876,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(877,279320)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (882,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(883,279320)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (888,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(889,279320)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (894,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(895,279320)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (912,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(913,279320)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (918,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(919,279320)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (924,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(925,279320)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (930,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(931,279320)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (936,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(937,279320)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (942,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(943,279320)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (948,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(949,279320)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(6,1,0) tid=(22,4,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(5,1,0) tid=(22,8,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(7,1,0) tid=(6,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1276,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1277,279320)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1292,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1293,279320)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,279320)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1305,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1306,279320)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1328,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1335,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1339,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1353,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1354,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1363,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(0,1,0) tid=(12,27,0)
GPGPU-Sim uArch: cycles simulated: 280820  inst.: 23209656 (ipc=466.8) sim_rate=117815 (inst/sec) elapsed = 0:0:03:17 / Thu Jul 26 11:43:19 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1692,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1713,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1713,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1719,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,0,0) tid=(28,10,0)
GPGPU-Sim uArch: cycles simulated: 283320  inst.: 23347662 (ipc=209.6) sim_rate=117917 (inst/sec) elapsed = 0:0:03:18 / Thu Jul 26 11:43:20 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(0,0,0) tid=(4,3,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(0,0,0) tid=(28,20,0)
GPGPU-Sim uArch: cycles simulated: 288820  inst.: 23556402 (ipc=110.2) sim_rate=118373 (inst/sec) elapsed = 0:0:03:19 / Thu Jul 26 11:43:21 2018
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(1,0,0) tid=(10,5,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(1,0,0) tid=(2,14,0)
GPGPU-Sim uArch: cycles simulated: 293820  inst.: 23744190 (ipc=85.2) sim_rate=118720 (inst/sec) elapsed = 0:0:03:20 / Thu Jul 26 11:43:22 2018
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(0,1,0) tid=(0,12,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 299320  inst.: 23944962 (ipc=71.8) sim_rate=119129 (inst/sec) elapsed = 0:0:03:21 / Thu Jul 26 11:43:23 2018
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(0,1,0) tid=(10,12,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(0,0,0) tid=(24,11,0)
GPGPU-Sim uArch: cycles simulated: 304320  inst.: 24140924 (ipc=65.3) sim_rate=119509 (inst/sec) elapsed = 0:0:03:22 / Thu Jul 26 11:43:24 2018
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(1,0,0) tid=(4,16,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(1,1,0) tid=(2,24,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(0,0,0) tid=(6,22,0)
GPGPU-Sim uArch: cycles simulated: 308320  inst.: 24441084 (ipc=66.6) sim_rate=120399 (inst/sec) elapsed = 0:0:03:23 / Thu Jul 26 11:43:25 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(0,1,0) tid=(10,28,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(0,0,0) tid=(28,19,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(0,0,0) tid=(12,17,0)
GPGPU-Sim uArch: cycles simulated: 312820  inst.: 24680928 (ipc=64.8) sim_rate=120984 (inst/sec) elapsed = 0:0:03:24 / Thu Jul 26 11:43:26 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(0,0,0) tid=(16,25,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,1,0) tid=(26,27,0)
GPGPU-Sim uArch: cycles simulated: 318320  inst.: 24939994 (ipc=62.3) sim_rate=121658 (inst/sec) elapsed = 0:0:03:25 / Thu Jul 26 11:43:27 2018
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(0,1,0) tid=(10,24,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40466,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41121,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(0,1,0) tid=(0,31,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (45651,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (48030,279320), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 3.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 48031
gpu_sim_insn = 2604928
gpu_ipc =      54.2343
gpu_tot_sim_cycle = 327351
gpu_tot_sim_insn = 25114326
gpu_tot_ipc =      76.7199
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3701
gpu_stall_icnt2sh    = 70998
gpu_total_sim_rate=122508

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2420887
	L1I_total_cache_misses = 3327
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 108240, Miss = 37397, Miss_rate = 0.346, Pending_hits = 2333, Reservation_fails = 90960
	L1D_cache_core[1]: Access = 60672, Miss = 21044, Miss_rate = 0.347, Pending_hits = 2276, Reservation_fails = 61069
	L1D_cache_core[2]: Access = 52288, Miss = 17611, Miss_rate = 0.337, Pending_hits = 653, Reservation_fails = 35001
	L1D_cache_core[3]: Access = 110206, Miss = 38176, Miss_rate = 0.346, Pending_hits = 2742, Reservation_fails = 94928
	L1D_cache_core[4]: Access = 100320, Miss = 34158, Miss_rate = 0.340, Pending_hits = 736, Reservation_fails = 64550
	L1D_cache_core[5]: Access = 52128, Miss = 17635, Miss_rate = 0.338, Pending_hits = 632, Reservation_fails = 35137
	L1D_cache_core[6]: Access = 100160, Miss = 34085, Miss_rate = 0.340, Pending_hits = 728, Reservation_fails = 64029
	L1D_cache_core[7]: Access = 100780, Miss = 34264, Miss_rate = 0.340, Pending_hits = 838, Reservation_fails = 33765
	L1D_cache_core[8]: Access = 100051, Miss = 34043, Miss_rate = 0.340, Pending_hits = 781, Reservation_fails = 6772
	L1D_cache_core[9]: Access = 100092, Miss = 33924, Miss_rate = 0.339, Pending_hits = 894, Reservation_fails = 63131
	L1D_cache_core[10]: Access = 100345, Miss = 34078, Miss_rate = 0.340, Pending_hits = 840, Reservation_fails = 63576
	L1D_cache_core[11]: Access = 53272, Miss = 18043, Miss_rate = 0.339, Pending_hits = 594, Reservation_fails = 36482
	L1D_cache_core[12]: Access = 53432, Miss = 18055, Miss_rate = 0.338, Pending_hits = 617, Reservation_fails = 34571
	L1D_cache_core[13]: Access = 100812, Miss = 34230, Miss_rate = 0.340, Pending_hits = 822, Reservation_fails = 63565
	L1D_cache_core[14]: Access = 110366, Miss = 38456, Miss_rate = 0.348, Pending_hits = 2446, Reservation_fails = 93377
	L1D_total_cache_accesses = 1303164
	L1D_total_cache_misses = 445199
	L1D_total_cache_miss_rate = 0.3416
	L1D_total_cache_pending_hits = 17932
	L1D_total_cache_reservation_fails = 840913
	L1D_cache_data_port_util = 0.241
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 70866
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 825027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 233279
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70361
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 413418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 607634
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2417560
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 11002, 
gpgpu_n_tot_thrd_icount = 140871712
gpgpu_n_tot_w_icount = 4402241
gpgpu_n_stall_shd_mem = 871030
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31781
gpgpu_n_mem_write_global = 435346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 2027893
gpgpu_n_store_insn = 899930
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2075198
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 868015
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1251901	W0_Idle:634467	W0_Scoreboard:694269	W1:3678839	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:65	W17:0	W18:38528	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:665544
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 254248 {8:31781,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19013712 {40:413208,72:8209,136:13929,}
traffic_breakdown_coretomem[INST_ACC_R] = 1096 {8:137,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4322216 {136:31781,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3482768 {8:435346,}
traffic_breakdown_memtocore[INST_ACC_R] = 18632 {136:137,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 582 
averagemflatency = 209 
max_icnt2mem_latency = 261 
max_icnt2sh_latency = 327350 
mrq_lat_table:23380 	1552 	713 	1036 	2770 	1322 	567 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	440960 	26178 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	108972 	25463 	22600 	309983 	262 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16360 	10308 	4946 	183 	1 	0 	0 	15 	1591 	3434 	2745 	7698 	58570 	161805 	183868 	15620 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	617 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     11791     14874     11917     12034     18300     18731     28727     24823     15178     24440     14078     86746     12116     18322     16663     25217 
dram[1]:     11816     11971     13629     12056     14500     15653     26135     29967     11984     23872     35491     13634     11744     15117     13025     25894 
dram[2]:     11833     12115     17747     17462     17902     13597     22808     35672     12719     24498     60225     17999     11724     13031     15928     22324 
dram[3]:     12338     12284     11787     12105     19322     13850     25832     31752     12946     23897     76658     14544     14066     11789     13668     28093 
dram[4]:     14366     11855     11825     13390     16648     16910     22225     28734     17963     20194     80559     11962     13881     13448     28795     22156 
dram[5]:     14880     11813     11906     12701     12222     19985     19176     26793     16599     17850     83796     11968     14000     11884     26949     18697 
average row accesses per activate:
dram[0]:  2.413534  2.560976  2.226087  2.234783  2.030303  2.145161  2.138686  2.027211  1.965517  1.849462  2.257862  2.425676  2.594594  2.509804  2.939394  2.600000 
dram[1]:  2.333333  2.280576  2.226087  2.348624  1.984962  2.103175  1.966216  2.135714  2.041667  1.839572  2.402684  2.553191  2.594594  2.737589  2.582782  2.572368 
dram[2]:  2.439394  2.304348  2.151261  2.265487  1.970149  2.061538  1.940000  2.143885  1.889503  2.000000  2.386667  2.553191  2.509804  2.630137  2.708333  2.703448 
dram[3]:  2.373134  2.275362  2.106557  2.133333  1.920290  2.168000  2.186567  2.033784  2.103658  1.988506  2.400000  2.524476  2.500000  2.560000  2.572368  2.582782 
dram[4]:  2.446154  2.228571  2.151261  2.306306  2.007519  1.928571  2.013793  2.083333  1.965714  1.960227  2.413333  2.384106  2.477419  2.560000  2.765957  2.785714 
dram[5]:  2.548387  2.496000  2.064516  2.072581  2.162602  2.110236  2.006711  2.142857  1.943503  1.988439  2.366013  2.400000  2.594594  2.560000  2.715278  2.512820 
average row locality = 31379/13732 = 2.285100
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       235       231       192       193       202       202       219       220       246       246       245       245       256       256       260       262 
dram[1]:       236       233       192       192       200       201       219       221       247       246       244       244       256       258       262       263 
dram[2]:       236       234       192       192       200       202       219       220       246       246       244       244       256       256       262       264 
dram[3]:       234       232       193       192       201       205       219       223       247       248       246       245       257       256       263       262 
dram[4]:       234       230       192       192       203       204       218       222       246       248       247       244       256       256       262       262 
dram[5]:       232       230       192       193       202       202       221       223       246       248       248       244       256       256       263       264 
total reads: 22296
bank skew: 264/192 = 1.38
chip skew: 3723/3710 = 1.00
number of total write accesses:
dram[0]:        86        84        64        64        66        64        74        78        96        98       114       114       128       128       128       128 
dram[1]:        86        84        64        64        64        64        72        78        96        98       114       116       128       128       128       128 
dram[2]:        86        84        64        64        64        66        72        78        96        98       114       116       128       128       128       128 
dram[3]:        84        82        64        64        64        66        74        78        98        98       114       116       128       128       128       128 
dram[4]:        84        82        64        64        64        66        74        78        98        97       115       116       128       128       128       128 
dram[5]:        84        82        64        64        64        66        78        77        98        96       114       116       128       128       128       128 
total reads: 9083
bank skew: 128/64 = 2.00
chip skew: 1515/1512 = 1.00
average mf latency per bank:
dram[0]:        467       414       389       387      1195      1210       384       829     20422     20324       374       373       355       357       366       367
dram[1]:        433       406       407       379      1172      1228       385       794     20298     20383       373       397       363       349       353       364
dram[2]:        419       422       389       379      1204      1182       388       806     20338     20402       382       384       382       347       362       369
dram[3]:        441       416       376       396      1171      1168       830       805     26889     20181       386       361       373       350       370       371
dram[4]:        444       411       367       428      1133      1118       816       627     20250     13589       411       353       364       364       361       373
dram[5]:        429       423       373       380      1192      1144       815       374     20302     20177       382       352       360       359       357       359
maximum mf latency per bank:
dram[0]:        443       407       452       386       397       582       387       408       415       453       457       415       448       427       421       468
dram[1]:        516       406       406       439       387       415       385       434       382       455       391       453       463       392       388       462
dram[2]:        463       581       393       466       491       459       383       450       396       523       458       495       450       497       476       508
dram[3]:        417       437       513       395       384       399       380       474       395       391       396       403       438       446       426       449
dram[4]:        470       437       452       404       384       418       391       507       439       424       465       442       499       430       487       411
dram[5]:        419       405       427       376       398       389       378       411       438       433       421       411       435       428       463       412

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432094 n_nop=417108 n_act=2277 n_pre=2261 n_req=5224 n_rd=7420 n_write=3028 bw_util=0.04836
n_activity=101871 dram_eff=0.2051
bk0: 470a 426027i bk1: 462a 426694i bk2: 384a 427161i bk3: 386a 427292i bk4: 404a 426833i bk5: 404a 426945i bk6: 438a 426783i bk7: 440a 426267i bk8: 492a 425189i bk9: 492a 424595i bk10: 490a 425134i bk11: 490a 425261i bk12: 512a 425025i bk13: 512a 424856i bk14: 520a 425363i bk15: 524a 424915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0996751
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432094 n_nop=417088 n_act=2285 n_pre=2269 n_req=5226 n_rd=7428 n_write=3024 bw_util=0.04838
n_activity=102617 dram_eff=0.2037
bk0: 472a 426051i bk1: 466a 426172i bk2: 384a 427338i bk3: 384a 427499i bk4: 400a 426871i bk5: 402a 426898i bk6: 438a 426552i bk7: 442a 426613i bk8: 494a 425149i bk9: 492a 424348i bk10: 488a 425412i bk11: 488a 425610i bk12: 512a 424937i bk13: 516a 424882i bk14: 524a 424809i bk15: 526a 424555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0937527
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432094 n_nop=417082 n_act=2287 n_pre=2271 n_req=5227 n_rd=7426 n_write=3028 bw_util=0.04839
n_activity=101547 dram_eff=0.2059
bk0: 472a 426441i bk1: 468a 425931i bk2: 384a 427262i bk3: 384a 427312i bk4: 400a 426785i bk5: 404a 426828i bk6: 438a 426389i bk7: 440a 426436i bk8: 492a 424906i bk9: 492a 424883i bk10: 488a 425190i bk11: 488a 425499i bk12: 512a 424875i bk13: 512a 424845i bk14: 524a 424882i bk15: 528a 424792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.100321
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432094 n_nop=417042 n_act=2297 n_pre=2281 n_req=5237 n_rd=7446 n_write=3028 bw_util=0.04848
n_activity=102005 dram_eff=0.2054
bk0: 468a 426421i bk1: 464a 426215i bk2: 386a 427117i bk3: 384a 427375i bk4: 402a 426802i bk5: 410a 427064i bk6: 438a 426878i bk7: 446a 426188i bk8: 494a 425481i bk9: 496a 424837i bk10: 492a 425495i bk11: 490a 425333i bk12: 514a 424671i bk13: 512a 425112i bk14: 526a 424552i bk15: 524a 424902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0905197
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432094 n_nop=417050 n_act=2300 n_pre=2284 n_req=5230 n_rd=7432 n_write=3028 bw_util=0.04842
n_activity=103454 dram_eff=0.2022
bk0: 468a 426285i bk1: 460a 426402i bk2: 384a 427160i bk3: 384a 427373i bk4: 406a 426890i bk5: 408a 426486i bk6: 436a 426432i bk7: 444a 426271i bk8: 492a 425003i bk9: 496a 424993i bk10: 494a 425327i bk11: 488a 424614i bk12: 512a 424609i bk13: 512a 424844i bk14: 524a 425129i bk15: 524a 424975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.103362
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=432094 n_nop=417066 n_act=2287 n_pre=2271 n_req=5235 n_rd=7440 n_write=3030 bw_util=0.04846
n_activity=101176 dram_eff=0.207
bk0: 464a 426643i bk1: 460a 426476i bk2: 384a 427297i bk3: 386a 427003i bk4: 404a 427338i bk5: 404a 426990i bk6: 442a 426412i bk7: 446a 426395i bk8: 492a 425153i bk9: 496a 425247i bk10: 496a 425063i bk11: 488a 425123i bk12: 512a 424903i bk13: 512a 425006i bk14: 526a 424766i bk15: 528a 424548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.086178

========= L2 cache stats =========
L2_cache_bank[0]: Access = 37294, Miss = 1855, Miss_rate = 0.050, Pending_hits = 377, Reservation_fails = 100
L2_cache_bank[1]: Access = 37864, Miss = 1855, Miss_rate = 0.049, Pending_hits = 351, Reservation_fails = 116
L2_cache_bank[2]: Access = 37170, Miss = 1856, Miss_rate = 0.050, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[3]: Access = 37890, Miss = 1858, Miss_rate = 0.049, Pending_hits = 363, Reservation_fails = 108
L2_cache_bank[4]: Access = 37237, Miss = 1855, Miss_rate = 0.050, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[5]: Access = 37808, Miss = 1858, Miss_rate = 0.049, Pending_hits = 371, Reservation_fails = 437
L2_cache_bank[6]: Access = 53810, Miss = 1860, Miss_rate = 0.035, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[7]: Access = 37869, Miss = 1863, Miss_rate = 0.049, Pending_hits = 360, Reservation_fails = 190
L2_cache_bank[8]: Access = 37769, Miss = 1858, Miss_rate = 0.049, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[9]: Access = 37637, Miss = 1858, Miss_rate = 0.049, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[10]: Access = 37821, Miss = 1860, Miss_rate = 0.049, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[11]: Access = 37112, Miss = 1860, Miss_rate = 0.050, Pending_hits = 354, Reservation_fails = 0
L2_total_cache_accesses = 467281
L2_total_cache_misses = 22296
L2_total_cache_miss_rate = 0.0477
L2_total_cache_pending_hits = 4362
L2_total_cache_reservation_fails = 951
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6233
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21225
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 434305
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 74
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 28
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 556
L2_cache_data_port_util = 0.137
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=594987
icnt_total_pkts_simt_to_mem=952623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.7537
	minimum = 6
	maximum = 102
Network latency average = 10.926
	minimum = 6
	maximum = 97
Slowest packet = 903258
Flit latency average = 10.5293
	minimum = 6
	maximum = 93
Slowest flit = 1474090
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0242513
	minimum = 4.16398e-05 (at node 2)
	maximum = 0.0918573 (at node 3)
Accepted packet rate average = 0.0242513
	minimum = 4.16398e-05 (at node 2)
	maximum = 0.0918573 (at node 3)
Injected flit rate average = 0.0569617
	minimum = 4.16398e-05 (at node 2)
	maximum = 0.315713 (at node 3)
Accepted flit rate average= 0.0569617
	minimum = 0.000208199 (at node 2)
	maximum = 0.128833 (at node 3)
Injected packet length average = 2.34881
Accepted packet length average = 2.34881
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.8128 (10 samples)
	minimum = 6 (10 samples)
	maximum = 82.1 (10 samples)
Network latency average = 10.9897 (10 samples)
	minimum = 6 (10 samples)
	maximum = 67.2 (10 samples)
Flit latency average = 10.1208 (10 samples)
	minimum = 6 (10 samples)
	maximum = 64 (10 samples)
Fragmentation average = 0.000901179 (10 samples)
	minimum = 0 (10 samples)
	maximum = 14.1 (10 samples)
Injected packet rate average = 0.0328642 (10 samples)
	minimum = 0.0137146 (10 samples)
	maximum = 0.0692298 (10 samples)
Accepted packet rate average = 0.0328642 (10 samples)
	minimum = 0.0137146 (10 samples)
	maximum = 0.0692298 (10 samples)
Injected flit rate average = 0.063717 (10 samples)
	minimum = 0.0298756 (10 samples)
	maximum = 0.159045 (10 samples)
Accepted flit rate average = 0.063717 (10 samples)
	minimum = 0.0268732 (10 samples)
	maximum = 0.146367 (10 samples)
Injected packet size average = 1.9388 (10 samples)
Accepted packet size average = 1.9388 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 25 sec (205 sec)
gpgpu_simulation_rate = 122508 (inst/sec)
gpgpu_simulation_rate = 1596 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402c30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (2,16,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,327351)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,327351)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,327351)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,327351)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,327351)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,327351)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,327351)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,327351)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,327351)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,327351)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,327351)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,327351)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,327351)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,327351)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,327351)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(1,0,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 327851  inst.: 25260470 (ipc=292.3) sim_rate=122623 (inst/sec) elapsed = 0:0:03:26 / Thu Jul 26 11:43:28 2018
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(0,7,0) tid=(0,19,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(0,2,0) tid=(0,6,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(0,1,0) tid=(0,31,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1094,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1095,327351)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1100,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1101,327351)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1106,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1107,327351)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1112,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1113,327351)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1118,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1119,327351)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1124,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1125,327351)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1130,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1131,327351)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1136,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1137,327351)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1142,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1143,327351)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1148,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1149,327351)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1154,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1155,327351)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(0,10,0) tid=(0,7,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(1,10,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 328851  inst.: 25737782 (ipc=415.6) sim_rate=124337 (inst/sec) elapsed = 0:0:03:27 / Thu Jul 26 11:43:29 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1508,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1509,327351)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1509,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1510,327351)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1517,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1518,327351)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1526,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1527,327351)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1529,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1530,327351)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1535,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1536,327351)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1538,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1552,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1552,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(1,14,0) tid=(0,25,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1556,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1565,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(1,14,0) tid=(0,19,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1916,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1924,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1927,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1930,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1943,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1949,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 329351  inst.: 25883382 (ipc=384.5) sim_rate=124439 (inst/sec) elapsed = 0:0:03:28 / Thu Jul 26 11:43:30 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(0,0,0) tid=(0,4,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(0,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 334851  inst.: 26068662 (ipc=127.2) sim_rate=124730 (inst/sec) elapsed = 0:0:03:29 / Thu Jul 26 11:43:31 2018
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(0,1,0) tid=(0,8,0)
GPGPU-Sim uArch: cycles simulated: 339851  inst.: 26235318 (ipc=89.7) sim_rate=124930 (inst/sec) elapsed = 0:0:03:30 / Thu Jul 26 11:43:32 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(1,0,0) tid=(0,6,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(0,0,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 345351  inst.: 26418006 (ipc=72.4) sim_rate=125203 (inst/sec) elapsed = 0:0:03:31 / Thu Jul 26 11:43:33 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(0,0,0) tid=(0,18,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(0,0,0) tid=(0,16,0)
GPGPU-Sim uArch: cycles simulated: 350351  inst.: 26584406 (ipc=63.9) sim_rate=125398 (inst/sec) elapsed = 0:0:03:32 / Thu Jul 26 11:43:34 2018
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(1,0,0) tid=(0,18,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,1,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 355851  inst.: 26768726 (ipc=58.0) sim_rate=125674 (inst/sec) elapsed = 0:0:03:33 / Thu Jul 26 11:43:35 2018
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(0,0,0) tid=(0,24,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(0,1,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 361851  inst.: 26967638 (ipc=53.7) sim_rate=126017 (inst/sec) elapsed = 0:0:03:34 / Thu Jul 26 11:43:36 2018
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(1,1,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 367351  inst.: 27150550 (ipc=50.9) sim_rate=126281 (inst/sec) elapsed = 0:0:03:35 / Thu Jul 26 11:43:37 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(1,0,0) tid=(0,15,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(0,0,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 373351  inst.: 27350134 (ipc=48.6) sim_rate=126620 (inst/sec) elapsed = 0:0:03:36 / Thu Jul 26 11:43:38 2018
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(0,0,0) tid=(0,17,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(1,0,0) tid=(0,21,0)
GPGPU-Sim uArch: cycles simulated: 379351  inst.: 27548662 (ipc=46.8) sim_rate=126952 (inst/sec) elapsed = 0:0:03:37 / Thu Jul 26 11:43:39 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(1,0,0) tid=(0,23,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(0,1,0) tid=(0,27,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (57849,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (57859,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (58045,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (58518,327351), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 58519
gpu_sim_insn = 2621440
gpu_ipc =      44.7964
gpu_tot_sim_cycle = 385870
gpu_tot_sim_insn = 27735766
gpu_tot_ipc =      71.8785
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3913
gpu_stall_icnt2sh    = 71913
gpu_total_sim_rate=127814

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2468043
	L1I_total_cache_misses = 4787
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 108240, Miss = 37397, Miss_rate = 0.346, Pending_hits = 2333, Reservation_fails = 90960
	L1D_cache_core[1]: Access = 60672, Miss = 21044, Miss_rate = 0.347, Pending_hits = 2276, Reservation_fails = 61069
	L1D_cache_core[2]: Access = 52288, Miss = 17611, Miss_rate = 0.337, Pending_hits = 653, Reservation_fails = 35001
	L1D_cache_core[3]: Access = 110206, Miss = 38176, Miss_rate = 0.346, Pending_hits = 2742, Reservation_fails = 94928
	L1D_cache_core[4]: Access = 100320, Miss = 34158, Miss_rate = 0.340, Pending_hits = 736, Reservation_fails = 64550
	L1D_cache_core[5]: Access = 52128, Miss = 17635, Miss_rate = 0.338, Pending_hits = 632, Reservation_fails = 35137
	L1D_cache_core[6]: Access = 156020, Miss = 37198, Miss_rate = 0.238, Pending_hits = 840, Reservation_fails = 64359
	L1D_cache_core[7]: Access = 156640, Miss = 37374, Miss_rate = 0.239, Pending_hits = 940, Reservation_fails = 34416
	L1D_cache_core[8]: Access = 155911, Miss = 37155, Miss_rate = 0.238, Pending_hits = 864, Reservation_fails = 7118
	L1D_cache_core[9]: Access = 155952, Miss = 37032, Miss_rate = 0.237, Pending_hits = 985, Reservation_fails = 63324
	L1D_cache_core[10]: Access = 100345, Miss = 34078, Miss_rate = 0.340, Pending_hits = 840, Reservation_fails = 63576
	L1D_cache_core[11]: Access = 53272, Miss = 18043, Miss_rate = 0.339, Pending_hits = 594, Reservation_fails = 36482
	L1D_cache_core[12]: Access = 53432, Miss = 18055, Miss_rate = 0.338, Pending_hits = 617, Reservation_fails = 34571
	L1D_cache_core[13]: Access = 100812, Miss = 34230, Miss_rate = 0.340, Pending_hits = 822, Reservation_fails = 63565
	L1D_cache_core[14]: Access = 110366, Miss = 38456, Miss_rate = 0.348, Pending_hits = 2446, Reservation_fails = 93377
	L1D_total_cache_accesses = 1526604
	L1D_total_cache_misses = 457642
	L1D_total_cache_miss_rate = 0.2998
	L1D_total_cache_pending_hits = 18320
	L1D_total_cache_reservation_fails = 842433
	L1D_cache_data_port_util = 0.281
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 73426
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0069
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1035431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 234784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 72921
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 425213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 607649
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2463256
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4787
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 
gpgpu_n_tot_thrd_icount = 143505440
gpgpu_n_tot_w_icount = 4484545
gpgpu_n_stall_shd_mem = 1076662
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32429
gpgpu_n_mem_write_global = 447346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 2441589
gpgpu_n_store_insn = 1104730
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2157118
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1073647
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1548853	W0_Idle:737599	W0_Scoreboard:715157	W1:3678839	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:65	W17:0	W18:38528	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:747848
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 259432 {8:32429,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20133712 {40:416408,72:11409,136:19529,}
traffic_breakdown_coretomem[INST_ACC_R] = 1488 {8:186,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4410344 {136:32429,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3578768 {8:447346,}
traffic_breakdown_memtocore[INST_ACC_R] = 25296 {136:186,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 582 
averagemflatency = 207 
max_icnt2mem_latency = 261 
max_icnt2sh_latency = 385869 
mrq_lat_table:23631 	1567 	714 	1041 	2785 	1323 	567 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	453290 	26496 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	116072 	30722 	22938 	309983 	262 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16744 	10428 	5048 	221 	5 	0 	0 	15 	1591 	3434 	2745 	7698 	58570 	161805 	183868 	27620 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	733 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        36        37        64        64        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        40        40        64        64        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
maximum service time to same row:
dram[0]:     11791     14874     11917     12034     18300     18731     28727     24823     15178     24440     14078     86746     12116     18322     16663     25217 
dram[1]:     11816     11971     13629     12056     14500     15653     26135     29967     11984     23872     35491     13634     11744     15117     13025     25894 
dram[2]:     11833     12115     17747     17462     17902     13597     22808     35672     12719     24498     60225     17999     11724     16575     15928     22324 
dram[3]:     12338     12284     11787     12105     19322     13850     25832     31752     12946     23897     76658     14544     14066     11789     13668     28093 
dram[4]:     14366     11855     11825     13390     16648     16910     22225     28734     17963     20194     80559     11962     20806     13448     28795     22156 
dram[5]:     14880     11813     11906     12701     12222     19985     19176     26793     16599     17850     83796     11968     14000     11884     26949     18697 
average row accesses per activate:
dram[0]:  2.413534  2.560976  2.226087  2.234783  2.090225  2.192000  2.138686  2.027211  1.965517  1.849462  2.281250  2.442953  2.604027  2.525974  2.984848  2.640000 
dram[1]:  2.333333  2.280576  2.226087  2.348624  2.044776  2.149606  1.966216  2.135714  2.041667  1.839572  2.413333  2.563380  2.617450  2.760563  2.609272  2.605263 
dram[2]:  2.439394  2.304348  2.151261  2.265487  2.014815  2.106870  1.940000  2.143885  1.889503  2.000000  2.403974  2.563380  2.532468  2.653061  2.743056  2.731035 
dram[3]:  2.373134  2.275362  2.106557  2.133333  1.964029  2.214286  2.186567  2.033784  2.103658  1.988506  2.423841  2.541667  2.509677  2.582782  2.611842  2.615894 
dram[4]:  2.446154  2.226950  2.151261  2.306306  2.052239  1.971631  2.013793  2.083333  1.965714  1.960227  2.430464  2.394737  2.500000  2.582782  2.801419  2.814286 
dram[5]:  2.548387  2.492064  2.064516  2.072581  2.209677  2.156250  2.006711  2.142857  1.943503  1.988439  2.376623  2.417218  2.630872  2.582782  2.743056  2.538461 
average row locality = 31667/13770 = 2.299710
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       235       231       192       193       212       210       219       220       246       246       251       250       260       261       266       268 
dram[1]:       236       233       192       192       210       209       219       221       247       246       248       248       262       264       266       268 
dram[2]:       236       234       192       192       208       210       219       220       246       246       249       248       262       262       267       268 
dram[3]:       234       232       193       192       209       213       219       223       247       248       252       250       261       262       269       267 
dram[4]:       234       232       192       192       211       212       218       222       246       248       252       248       262       262       267       266 
dram[5]:       232       232       192       193       210       210       221       223       246       248       252       249       264       262       267       268 
total reads: 22584
bank skew: 269/192 = 1.40
chip skew: 3771/3759 = 1.00
number of total write accesses:
dram[0]:        86        84        64        64        66        64        74        78        96        98       114       114       128       128       128       128 
dram[1]:        86        84        64        64        64        64        72        78        96        98       114       116       128       128       128       128 
dram[2]:        86        84        64        64        64        66        72        78        96        98       114       116       128       128       128       128 
dram[3]:        84        82        64        64        64        66        74        78        98        98       114       116       128       128       128       128 
dram[4]:        84        82        64        64        64        66        74        78        98        97       115       116       128       128       128       128 
dram[5]:        84        82        64        64        64        66        78        77        98        96       114       116       128       128       128       128 
total reads: 9083
bank skew: 128/64 = 2.00
chip skew: 1515/1512 = 1.00
average mf latency per bank:
dram[0]:        472       416       389       387      1169      1186       384       829     20422     20324       535       515       449       470       517       518
dram[1]:        438       408       407       379      1147      1204       385       794     20298     20383       476       497       513       497       448       499
dram[2]:        424       425       389       379      1181      1161       388       806     20338     20402       522       486       534       496       496       448
dram[3]:        446       418       376       396      1150      1147       830       805     26889     20181       546       501       448       500       522       506
dram[4]:        446       411       367       428      1115      1098       816       627     20250     13589       554       433       513       514       496       471
dram[5]:        432       422       373       380      1171      1123       815       374     20302     20177       463       492       564       512       454       458
maximum mf latency per bank:
dram[0]:        443       407       452       386       397       582       387       408       415       453       457       415       448       427       421       468
dram[1]:        516       406       406       439       395       415       385       434       382       455       391       453       463       392       388       462
dram[2]:        463       581       393       466       491       459       383       450       396       523       458       495       450       497       476       508
dram[3]:        417       437       513       395       384       399       380       474       395       391       396       403       438       446       426       449
dram[4]:        470       437       452       404       435       418       391       507       439       424       465       442       499       430       487       411
dram[5]:        419       405       427       376       398       389       378       411       438       433       421       411       435       428       463       412

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509338 n_nop=494240 n_act=2283 n_pre=2267 n_req=5274 n_rd=7520 n_write=3028 bw_util=0.04142
n_activity=102588 dram_eff=0.2056
bk0: 470a 503271i bk1: 462a 503940i bk2: 384a 504407i bk3: 386a 504539i bk4: 424a 504009i bk5: 420a 504132i bk6: 438a 504026i bk7: 440a 503510i bk8: 492a 502432i bk9: 492a 501839i bk10: 502a 502319i bk11: 500a 502456i bk12: 520a 502219i bk13: 522a 502054i bk14: 532a 502578i bk15: 536a 502132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0847728
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509338 n_nop=494226 n_act=2291 n_pre=2275 n_req=5273 n_rd=7522 n_write=3024 bw_util=0.04141
n_activity=103259 dram_eff=0.2043
bk0: 472a 503295i bk1: 466a 503418i bk2: 384a 504584i bk3: 384a 504746i bk4: 420a 504045i bk5: 418a 504084i bk6: 438a 503793i bk7: 442a 503857i bk8: 494a 502394i bk9: 492a 501593i bk10: 496a 502606i bk11: 496a 502813i bk12: 524a 502126i bk13: 528a 502056i bk14: 532a 502031i bk15: 536a 501774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0797133
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509338 n_nop=494222 n_act=2293 n_pre=2277 n_req=5273 n_rd=7518 n_write=3028 bw_util=0.04141
n_activity=102289 dram_eff=0.2062
bk0: 472a 503685i bk1: 468a 503176i bk2: 384a 504507i bk3: 384a 504557i bk4: 416a 503972i bk5: 420a 504015i bk6: 438a 503631i bk7: 440a 503680i bk8: 492a 502150i bk9: 492a 502128i bk10: 498a 502391i bk11: 496a 502700i bk12: 524a 502055i bk13: 524a 502041i bk14: 534a 502103i bk15: 536a 502019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.085191
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509338 n_nop=494178 n_act=2303 n_pre=2287 n_req=5285 n_rd=7542 n_write=3028 bw_util=0.0415
n_activity=102705 dram_eff=0.2058
bk0: 468a 503665i bk1: 464a 503459i bk2: 386a 504363i bk3: 384a 504621i bk4: 418a 503990i bk5: 426a 504251i bk6: 438a 504120i bk7: 446a 503431i bk8: 494a 502725i bk9: 496a 502081i bk10: 504a 502687i bk11: 500a 502531i bk12: 522a 501863i bk13: 524a 502297i bk14: 538a 501768i bk15: 534a 502125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0769587
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509338 n_nop=494184 n_act=2307 n_pre=2291 n_req=5278 n_rd=7528 n_write=3028 bw_util=0.04145
n_activity=104187 dram_eff=0.2026
bk0: 468a 503529i bk1: 464a 503614i bk2: 384a 504405i bk3: 384a 504618i bk4: 422a 504074i bk5: 424a 503673i bk6: 436a 503674i bk7: 444a 503514i bk8: 492a 502248i bk9: 496a 502239i bk10: 504a 502522i bk11: 496a 501817i bk12: 524a 501800i bk13: 524a 502007i bk14: 534a 502348i bk15: 532a 502198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0880005
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509338 n_nop=494198 n_act=2294 n_pre=2278 n_req=5284 n_rd=7538 n_write=3030 bw_util=0.0415
n_activity=101976 dram_eff=0.2073
bk0: 464a 503889i bk1: 464a 503689i bk2: 384a 504542i bk3: 386a 504248i bk4: 420a 504526i bk5: 420a 504174i bk6: 442a 503653i bk7: 446a 503638i bk8: 492a 502397i bk9: 496a 502491i bk10: 504a 502264i bk11: 498a 502321i bk12: 528a 502088i bk13: 524a 502187i bk14: 534a 501989i bk15: 536a 501776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0732284

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38402, Miss = 1881, Miss_rate = 0.049, Pending_hits = 381, Reservation_fails = 100
L2_cache_bank[1]: Access = 38967, Miss = 1879, Miss_rate = 0.048, Pending_hits = 352, Reservation_fails = 116
L2_cache_bank[2]: Access = 38124, Miss = 1880, Miss_rate = 0.049, Pending_hits = 378, Reservation_fails = 0
L2_cache_bank[3]: Access = 38942, Miss = 1881, Miss_rate = 0.048, Pending_hits = 365, Reservation_fails = 108
L2_cache_bank[4]: Access = 38395, Miss = 1879, Miss_rate = 0.049, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[5]: Access = 38708, Miss = 1880, Miss_rate = 0.049, Pending_hits = 375, Reservation_fails = 437
L2_cache_bank[6]: Access = 54868, Miss = 1884, Miss_rate = 0.034, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[7]: Access = 39023, Miss = 1887, Miss_rate = 0.048, Pending_hits = 366, Reservation_fails = 190
L2_cache_bank[8]: Access = 38923, Miss = 1882, Miss_rate = 0.048, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[9]: Access = 38567, Miss = 1882, Miss_rate = 0.049, Pending_hits = 360, Reservation_fails = 208
L2_cache_bank[10]: Access = 38875, Miss = 1884, Miss_rate = 0.048, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[11]: Access = 38184, Miss = 1885, Miss_rate = 0.049, Pending_hits = 363, Reservation_fails = 97
L2_total_cache_accesses = 479978
L2_total_cache_misses = 22584
L2_total_cache_miss_rate = 0.0471
L2_total_cache_pending_hits = 4413
L2_total_cache_reservation_fails = 1256
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6558
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 446305
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 861
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=610472
icnt_total_pkts_simt_to_mem=997320
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.84512
	minimum = 6
	maximum = 160
Network latency average = 8.52977
	minimum = 6
	maximum = 135
Slowest packet = 935055
Flit latency average = 7.74084
	minimum = 6
	maximum = 131
Slowest flit = 1548996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.016072
	minimum = 5.12654e-05 (at node 0)
	maximum = 0.0541192 (at node 8)
Accepted packet rate average = 0.016072
	minimum = 5.12654e-05 (at node 0)
	maximum = 0.0541192 (at node 8)
Injected flit rate average = 0.0380896
	minimum = 5.12654e-05 (at node 0)
	maximum = 0.190827 (at node 8)
Accepted flit rate average= 0.0380896
	minimum = 0.000256327 (at node 0)
	maximum = 0.0684906 (at node 19)
Injected packet length average = 2.36993
Accepted packet length average = 2.36993
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4521 (11 samples)
	minimum = 6 (11 samples)
	maximum = 89.1818 (11 samples)
Network latency average = 10.7661 (11 samples)
	minimum = 6 (11 samples)
	maximum = 73.3636 (11 samples)
Flit latency average = 9.90447 (11 samples)
	minimum = 6 (11 samples)
	maximum = 70.0909 (11 samples)
Fragmentation average = 0.000819254 (11 samples)
	minimum = 0 (11 samples)
	maximum = 12.8182 (11 samples)
Injected packet rate average = 0.0313377 (11 samples)
	minimum = 0.0124725 (11 samples)
	maximum = 0.0678561 (11 samples)
Accepted packet rate average = 0.0313377 (11 samples)
	minimum = 0.0124725 (11 samples)
	maximum = 0.0678561 (11 samples)
Injected flit rate average = 0.0613873 (11 samples)
	minimum = 0.0271643 (11 samples)
	maximum = 0.161935 (11 samples)
Accepted flit rate average = 0.0613873 (11 samples)
	minimum = 0.0244534 (11 samples)
	maximum = 0.139287 (11 samples)
Injected packet size average = 1.9589 (11 samples)
Accepted packet size average = 1.9589 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 38 sec (218 sec)
gpgpu_simulation_rate = 127228 (inst/sec)
gpgpu_simulation_rate = 1770 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404430 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (7,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,385870)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,385870)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,385870)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,385870)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,385870)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,385870)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,385870)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(6,0,0) tid=(448,0,0)
GPGPU-Sim uArch: cycles simulated: 386370  inst.: 27757270 (ipc=43.0) sim_rate=127326 (inst/sec) elapsed = 0:0:03:38 / Thu Jul 26 11:43:40 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (789,385870), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (795,385870), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (809,385870), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (815,385870), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (821,385870), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (827,385870), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1372,385870), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 14.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 1373
gpu_sim_insn = 37040
gpu_ipc =      26.9774
gpu_tot_sim_cycle = 387243
gpu_tot_sim_insn = 27772806
gpu_tot_ipc =      71.7193
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3913
gpu_stall_icnt2sh    = 71953
gpu_total_sim_rate=127398

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2469075
	L1I_total_cache_misses = 5123
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 108240, Miss = 37397, Miss_rate = 0.346, Pending_hits = 2333, Reservation_fails = 90960
	L1D_cache_core[1]: Access = 60672, Miss = 21044, Miss_rate = 0.347, Pending_hits = 2276, Reservation_fails = 61069
	L1D_cache_core[2]: Access = 52288, Miss = 17611, Miss_rate = 0.337, Pending_hits = 653, Reservation_fails = 35001
	L1D_cache_core[3]: Access = 110206, Miss = 38176, Miss_rate = 0.346, Pending_hits = 2742, Reservation_fails = 94928
	L1D_cache_core[4]: Access = 100320, Miss = 34158, Miss_rate = 0.340, Pending_hits = 736, Reservation_fails = 64550
	L1D_cache_core[5]: Access = 52128, Miss = 17635, Miss_rate = 0.338, Pending_hits = 632, Reservation_fails = 35137
	L1D_cache_core[6]: Access = 156020, Miss = 37198, Miss_rate = 0.238, Pending_hits = 840, Reservation_fails = 64359
	L1D_cache_core[7]: Access = 156640, Miss = 37374, Miss_rate = 0.239, Pending_hits = 940, Reservation_fails = 34416
	L1D_cache_core[8]: Access = 155911, Miss = 37155, Miss_rate = 0.238, Pending_hits = 864, Reservation_fails = 7118
	L1D_cache_core[9]: Access = 155952, Miss = 37032, Miss_rate = 0.237, Pending_hits = 985, Reservation_fails = 63324
	L1D_cache_core[10]: Access = 100345, Miss = 34078, Miss_rate = 0.340, Pending_hits = 840, Reservation_fails = 63576
	L1D_cache_core[11]: Access = 53272, Miss = 18043, Miss_rate = 0.339, Pending_hits = 594, Reservation_fails = 36482
	L1D_cache_core[12]: Access = 53432, Miss = 18055, Miss_rate = 0.338, Pending_hits = 617, Reservation_fails = 34571
	L1D_cache_core[13]: Access = 100812, Miss = 34230, Miss_rate = 0.340, Pending_hits = 822, Reservation_fails = 63565
	L1D_cache_core[14]: Access = 110468, Miss = 38472, Miss_rate = 0.348, Pending_hits = 2447, Reservation_fails = 93398
	L1D_total_cache_accesses = 1526706
	L1D_total_cache_misses = 457658
	L1D_total_cache_miss_rate = 0.2998
	L1D_total_cache_pending_hits = 18321
	L1D_total_cache_reservation_fails = 842454
	L1D_cache_data_port_util = 0.280
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 73544
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0069
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1035466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 234784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 73039
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 425213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 607670
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2463952
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5123
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 
gpgpu_n_tot_thrd_icount = 143542944
gpgpu_n_tot_w_icount = 4485717
gpgpu_n_stall_shd_mem = 1076779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32445
gpgpu_n_mem_write_global = 447396
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 2441689
gpgpu_n_store_insn = 1104780
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2160852
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1073764
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1548861	W0_Idle:747996	W0_Scoreboard:716066	W1:3678839	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:65	W17:0	W18:38554	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:748994
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 259560 {8:32445,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20135712 {40:416458,72:11409,136:19529,}
traffic_breakdown_coretomem[INST_ACC_R] = 1656 {8:207,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4412520 {136:32445,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3579168 {8:447396,}
traffic_breakdown_memtocore[INST_ACC_R] = 28152 {136:207,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 582 
averagemflatency = 207 
max_icnt2mem_latency = 261 
max_icnt2sh_latency = 387242 
mrq_lat_table:23634 	1567 	714 	1041 	2785 	1323 	567 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	453355 	26497 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	116108 	30745 	22966 	309983 	262 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16749 	10432 	5055 	221 	5 	0 	0 	15 	1591 	3434 	2745 	7698 	58570 	161805 	183868 	27670 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	735 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        36        37        64        64        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        40        40        64        64        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
maximum service time to same row:
dram[0]:     11791     14874     11917     12034     18300     18731     28727     24823     15178     24440     14078     86746     12116     18322     16663     25217 
dram[1]:     11816     11971     13629     12056     14500     15653     26135     29967     11984     23872     35491     13634     11744     15117     13025     25894 
dram[2]:     11833     12115     17747     17462     17902     13597     22808     35672     12719     24498     60225     17999     11724     16575     15928     22324 
dram[3]:     12338     12284     11787     12105     19322     13850     25832     31752     12946     23897     76658     14544     14066     11789     13668     28093 
dram[4]:     14366     11855     11825     13390     16648     16910     22225     28734     17963     20194     80559     11962     20806     13448     28795     22156 
dram[5]:     14880     11813     11906     12701     12222     19985     19176     26793     16599     17850     83796     11968     14000     11884     26949     18697 
average row accesses per activate:
dram[0]:  2.402985  2.560976  2.226087  2.234783  2.090225  2.192000  2.138686  2.027211  1.965517  1.849462  2.281250  2.442953  2.604027  2.525974  2.984848  2.640000 
dram[1]:  2.323741  2.280576  2.226087  2.348624  2.044776  2.149606  1.966216  2.135714  2.041667  1.839572  2.413333  2.563380  2.617450  2.760563  2.615894  2.605263 
dram[2]:  2.439394  2.304348  2.151261  2.265487  2.014815  2.106870  1.940000  2.143885  1.889503  2.000000  2.403974  2.563380  2.532468  2.653061  2.743056  2.731035 
dram[3]:  2.373134  2.275362  2.106557  2.133333  1.964029  2.214286  2.186567  2.033784  2.103658  1.988506  2.423841  2.541667  2.509677  2.582782  2.611842  2.615894 
dram[4]:  2.446154  2.226950  2.151261  2.306306  2.052239  1.971631  2.013793  2.083333  1.965714  1.960227  2.430464  2.394737  2.500000  2.582782  2.801419  2.814286 
dram[5]:  2.548387  2.492064  2.064516  2.072581  2.209677  2.156250  2.006711  2.142857  1.943503  1.988439  2.376623  2.417218  2.630872  2.582782  2.743056  2.538461 
average row locality = 31670/13772 = 2.299593
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       236       231       192       193       212       210       219       220       246       246       251       250       260       261       266       268 
dram[1]:       237       233       192       192       210       209       219       221       247       246       248       248       262       264       267       268 
dram[2]:       236       234       192       192       208       210       219       220       246       246       249       248       262       262       267       268 
dram[3]:       234       232       193       192       209       213       219       223       247       248       252       250       261       262       269       267 
dram[4]:       234       232       192       192       211       212       218       222       246       248       252       248       262       262       267       266 
dram[5]:       232       232       192       193       210       210       221       223       246       248       252       249       264       262       267       268 
total reads: 22587
bank skew: 269/192 = 1.40
chip skew: 3771/3759 = 1.00
number of total write accesses:
dram[0]:        86        84        64        64        66        64        74        78        96        98       114       114       128       128       128       128 
dram[1]:        86        84        64        64        64        64        72        78        96        98       114       116       128       128       128       128 
dram[2]:        86        84        64        64        64        66        72        78        96        98       114       116       128       128       128       128 
dram[3]:        84        82        64        64        64        66        74        78        98        98       114       116       128       128       128       128 
dram[4]:        84        82        64        64        64        66        74        78        98        97       115       116       128       128       128       128 
dram[5]:        84        82        64        64        64        66        78        77        98        96       114       116       128       128       128       128 
total reads: 9083
bank skew: 128/64 = 2.00
chip skew: 1515/1512 = 1.00
average mf latency per bank:
dram[0]:        471       416       389       387      1169      1186       384       829     20422     20324       535       515       449       470       519       521
dram[1]:        437       409       407       379      1147      1204       385       794     20298     20383       476       497       513       497       450       501
dram[2]:        425       425       389       379      1181      1161       388       806     20338     20402       522       486       534       496       498       449
dram[3]:        446       419       376       396      1150      1147       830       805     26889     20181       546       501       448       500       524       507
dram[4]:        446       411       367       428      1115      1098       816       627     20250     13589       554       433       513       514       498       473
dram[5]:        433       423       373       380      1171      1123       815       374     20302     20177       463       492       564       512       455       459
maximum mf latency per bank:
dram[0]:        443       407       452       386       397       582       387       408       415       453       457       415       448       427       421       468
dram[1]:        516       406       406       439       395       415       385       434       382       455       391       453       463       392       388       462
dram[2]:        463       581       393       466       491       459       383       450       396       523       458       495       450       497       476       508
dram[3]:        417       437       513       395       384       399       380       474       395       391       396       403       438       446       426       449
dram[4]:        470       437       452       404       435       418       391       507       439       424       465       442       499       430       487       411
dram[5]:        419       405       427       376       398       389       378       411       438       433       421       411       435       428       463       412

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511150 n_nop=496048 n_act=2284 n_pre=2268 n_req=5275 n_rd=7522 n_write=3028 bw_util=0.04128
n_activity=102640 dram_eff=0.2056
bk0: 472a 505055i bk1: 462a 505751i bk2: 384a 506218i bk3: 386a 506351i bk4: 424a 505821i bk5: 420a 505944i bk6: 438a 505838i bk7: 440a 505322i bk8: 492a 504244i bk9: 492a 503651i bk10: 502a 504131i bk11: 500a 504268i bk12: 520a 504031i bk13: 522a 503866i bk14: 532a 504390i bk15: 536a 503945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0844723
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511150 n_nop=496032 n_act=2292 n_pre=2276 n_req=5275 n_rd=7526 n_write=3024 bw_util=0.04128
n_activity=103326 dram_eff=0.2042
bk0: 474a 505079i bk1: 466a 505229i bk2: 384a 506395i bk3: 384a 506557i bk4: 420a 505856i bk5: 418a 505895i bk6: 438a 505605i bk7: 442a 505669i bk8: 494a 504206i bk9: 492a 503405i bk10: 496a 504418i bk11: 496a 504625i bk12: 524a 503939i bk13: 528a 503869i bk14: 534a 503840i bk15: 536a 503587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0794307
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511150 n_nop=496034 n_act=2293 n_pre=2277 n_req=5273 n_rd=7518 n_write=3028 bw_util=0.04126
n_activity=102289 dram_eff=0.2062
bk0: 472a 505497i bk1: 468a 504988i bk2: 384a 506319i bk3: 384a 506369i bk4: 416a 505784i bk5: 420a 505827i bk6: 438a 505443i bk7: 440a 505492i bk8: 492a 503962i bk9: 492a 503940i bk10: 498a 504203i bk11: 496a 504512i bk12: 524a 503867i bk13: 524a 503853i bk14: 534a 503915i bk15: 536a 503831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.084889
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511150 n_nop=495990 n_act=2303 n_pre=2287 n_req=5285 n_rd=7542 n_write=3028 bw_util=0.04136
n_activity=102705 dram_eff=0.2058
bk0: 468a 505477i bk1: 464a 505271i bk2: 386a 506175i bk3: 384a 506433i bk4: 418a 505802i bk5: 426a 506063i bk6: 438a 505932i bk7: 446a 505243i bk8: 494a 504537i bk9: 496a 503893i bk10: 504a 504499i bk11: 500a 504343i bk12: 522a 503675i bk13: 524a 504109i bk14: 538a 503580i bk15: 534a 503937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0766859
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511150 n_nop=495996 n_act=2307 n_pre=2291 n_req=5278 n_rd=7528 n_write=3028 bw_util=0.0413
n_activity=104187 dram_eff=0.2026
bk0: 468a 505341i bk1: 464a 505426i bk2: 384a 506217i bk3: 384a 506430i bk4: 422a 505886i bk5: 424a 505485i bk6: 436a 505486i bk7: 444a 505326i bk8: 492a 504060i bk9: 496a 504051i bk10: 504a 504334i bk11: 496a 503629i bk12: 524a 503612i bk13: 524a 503819i bk14: 534a 504160i bk15: 532a 504010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0876885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=511150 n_nop=496010 n_act=2294 n_pre=2278 n_req=5284 n_rd=7538 n_write=3030 bw_util=0.04135
n_activity=101976 dram_eff=0.2073
bk0: 464a 505701i bk1: 464a 505501i bk2: 384a 506354i bk3: 386a 506060i bk4: 420a 506338i bk5: 420a 505986i bk6: 442a 505465i bk7: 446a 505450i bk8: 492a 504209i bk9: 496a 504303i bk10: 504a 504076i bk11: 498a 504133i bk12: 528a 503900i bk13: 524a 503999i bk14: 534a 503801i bk15: 536a 503588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0729688

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38414, Miss = 1882, Miss_rate = 0.049, Pending_hits = 384, Reservation_fails = 225
L2_cache_bank[1]: Access = 38973, Miss = 1879, Miss_rate = 0.048, Pending_hits = 352, Reservation_fails = 116
L2_cache_bank[2]: Access = 38145, Miss = 1882, Miss_rate = 0.049, Pending_hits = 381, Reservation_fails = 109
L2_cache_bank[3]: Access = 38947, Miss = 1881, Miss_rate = 0.048, Pending_hits = 365, Reservation_fails = 108
L2_cache_bank[4]: Access = 38403, Miss = 1879, Miss_rate = 0.049, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[5]: Access = 38712, Miss = 1880, Miss_rate = 0.049, Pending_hits = 375, Reservation_fails = 437
L2_cache_bank[6]: Access = 54874, Miss = 1884, Miss_rate = 0.034, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[7]: Access = 39027, Miss = 1887, Miss_rate = 0.048, Pending_hits = 366, Reservation_fails = 190
L2_cache_bank[8]: Access = 38929, Miss = 1882, Miss_rate = 0.048, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[9]: Access = 38572, Miss = 1882, Miss_rate = 0.049, Pending_hits = 360, Reservation_fails = 208
L2_cache_bank[10]: Access = 38880, Miss = 1884, Miss_rate = 0.048, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[11]: Access = 38189, Miss = 1885, Miss_rate = 0.049, Pending_hits = 363, Reservation_fails = 97
L2_total_cache_accesses = 480065
L2_total_cache_misses = 22587
L2_total_cache_miss_rate = 0.0470
L2_total_cache_pending_hits = 4419
L2_total_cache_reservation_fails = 1490
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 446355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1095
L2_cache_data_port_util = 0.123
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=610707
icnt_total_pkts_simt_to_mem=997457
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.2299
	minimum = 6
	maximum = 60
Network latency average = 11.5287
	minimum = 6
	maximum = 60
Slowest packet = 960034
Flit latency average = 12.6935
	minimum = 6
	maximum = 56
Slowest flit = 1608013
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0046937
	minimum = 0 (at node 6)
	maximum = 0.0502549 (at node 14)
Accepted packet rate average = 0.0046937
	minimum = 0 (at node 6)
	maximum = 0.0502549 (at node 14)
Injected flit rate average = 0.0100348
	minimum = 0 (at node 6)
	maximum = 0.0866715 (at node 14)
Accepted flit rate average= 0.0100348
	minimum = 0 (at node 6)
	maximum = 0.105608 (at node 14)
Injected packet length average = 2.13793
Accepted packet length average = 2.13793
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5169 (12 samples)
	minimum = 6 (12 samples)
	maximum = 86.75 (12 samples)
Network latency average = 10.8297 (12 samples)
	minimum = 6 (12 samples)
	maximum = 72.25 (12 samples)
Flit latency average = 10.1369 (12 samples)
	minimum = 6 (12 samples)
	maximum = 68.9167 (12 samples)
Fragmentation average = 0.000750982 (12 samples)
	minimum = 0 (12 samples)
	maximum = 11.75 (12 samples)
Injected packet rate average = 0.0291173 (12 samples)
	minimum = 0.0114331 (12 samples)
	maximum = 0.0663894 (12 samples)
Accepted packet rate average = 0.0291173 (12 samples)
	minimum = 0.0114331 (12 samples)
	maximum = 0.0663894 (12 samples)
Injected flit rate average = 0.0571079 (12 samples)
	minimum = 0.0249006 (12 samples)
	maximum = 0.155663 (12 samples)
Accepted flit rate average = 0.0571079 (12 samples)
	minimum = 0.0224157 (12 samples)
	maximum = 0.136481 (12 samples)
Injected packet size average = 1.9613 (12 samples)
Accepted packet size average = 1.9613 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 38 sec (218 sec)
gpgpu_simulation_rate = 127398 (inst/sec)
gpgpu_simulation_rate = 1776 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405ba0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,387243)
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,387243)
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,387243)
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,387243)
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,387243)
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,387243)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(0,0,0) tid=(370,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(1,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 389243  inst.: 27970230 (ipc=98.7) sim_rate=127717 (inst/sec) elapsed = 0:0:03:39 / Thu Jul 26 11:43:41 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2347,387243), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2350,387243), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(2,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3231,387243), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3318,387243), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3397,387243), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3406,387243), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 6.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 3407
gpu_sim_insn = 265690
gpu_ipc =      77.9836
gpu_tot_sim_cycle = 390650
gpu_tot_sim_insn = 28038496
gpu_tot_ipc =      71.7740
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3913
gpu_stall_icnt2sh    = 71953
gpu_total_sim_rate=128029

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2474482
	L1I_total_cache_misses = 5539
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 108240, Miss = 37397, Miss_rate = 0.346, Pending_hits = 2333, Reservation_fails = 90960
	L1D_cache_core[1]: Access = 60672, Miss = 21044, Miss_rate = 0.347, Pending_hits = 2276, Reservation_fails = 61069
	L1D_cache_core[2]: Access = 52288, Miss = 17611, Miss_rate = 0.337, Pending_hits = 653, Reservation_fails = 35001
	L1D_cache_core[3]: Access = 110206, Miss = 38176, Miss_rate = 0.346, Pending_hits = 2742, Reservation_fails = 94928
	L1D_cache_core[4]: Access = 100320, Miss = 34158, Miss_rate = 0.340, Pending_hits = 736, Reservation_fails = 64550
	L1D_cache_core[5]: Access = 52128, Miss = 17635, Miss_rate = 0.338, Pending_hits = 632, Reservation_fails = 35137
	L1D_cache_core[6]: Access = 156057, Miss = 37220, Miss_rate = 0.239, Pending_hits = 855, Reservation_fails = 64359
	L1D_cache_core[7]: Access = 156677, Miss = 37396, Miss_rate = 0.239, Pending_hits = 955, Reservation_fails = 34416
	L1D_cache_core[8]: Access = 155948, Miss = 37177, Miss_rate = 0.238, Pending_hits = 879, Reservation_fails = 7118
	L1D_cache_core[9]: Access = 155989, Miss = 37054, Miss_rate = 0.238, Pending_hits = 1000, Reservation_fails = 63324
	L1D_cache_core[10]: Access = 100382, Miss = 34100, Miss_rate = 0.340, Pending_hits = 855, Reservation_fails = 63576
	L1D_cache_core[11]: Access = 53294, Miss = 18056, Miss_rate = 0.339, Pending_hits = 603, Reservation_fails = 36482
	L1D_cache_core[12]: Access = 53432, Miss = 18055, Miss_rate = 0.338, Pending_hits = 617, Reservation_fails = 34571
	L1D_cache_core[13]: Access = 100812, Miss = 34230, Miss_rate = 0.340, Pending_hits = 822, Reservation_fails = 63565
	L1D_cache_core[14]: Access = 110468, Miss = 38472, Miss_rate = 0.348, Pending_hits = 2447, Reservation_fails = 93398
	L1D_total_cache_accesses = 1526913
	L1D_total_cache_misses = 457781
	L1D_total_cache_miss_rate = 0.2998
	L1D_total_cache_pending_hits = 18405
	L1D_total_cache_reservation_fails = 842454
	L1D_cache_data_port_util = 0.279
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 74990
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0075
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1035466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 234784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74427
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 425303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 607670
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2468943
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5539
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 
gpgpu_n_tot_thrd_icount = 143835904
gpgpu_n_tot_w_icount = 4494872
gpgpu_n_stall_shd_mem = 1076801
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32478
gpgpu_n_mem_write_global = 447486
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 2444574
gpgpu_n_store_insn = 1107660
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2206884
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1073786
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1549513	W0_Idle:756085	W0_Scoreboard:734298	W1:3678854	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:90	W17:0	W18:38554	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:757569
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 259824 {8:32478,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20147952 {40:416458,72:11409,136:19619,}
traffic_breakdown_coretomem[INST_ACC_R] = 1912 {8:239,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4417008 {136:32478,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3579888 {8:447486,}
traffic_breakdown_memtocore[INST_ACC_R] = 32504 {136:239,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 582 
averagemflatency = 207 
max_icnt2mem_latency = 261 
max_icnt2sh_latency = 390649 
mrq_lat_table:23712 	1593 	721 	1060 	2842 	1339 	572 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	453373 	26606 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	116195 	30786 	22997 	309983 	262 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16780 	10438 	5055 	221 	5 	0 	0 	15 	1591 	3434 	2745 	7698 	58570 	161805 	183868 	27760 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	738 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        36        37        64        64        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        40        40        64        64        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
maximum service time to same row:
dram[0]:     11791     14874     11917     12034     18300     18731     28727     24823     15178     24440     14078     86746     12116     18322     16663     25217 
dram[1]:     11816     11971     13629     12056     14500     15653     26135     29967     11984     23872     35491     13634     11744     15117     13025     25894 
dram[2]:     11833     12115     17747     17462     17902     13597     22808     35672     12719     24498     60225     17999     11724     16575     15928     22324 
dram[3]:     12338     12284     11787     12105     19322     13850     25832     31752     12946     23897     76658     14544     14066     11789     13668     28093 
dram[4]:     14366     11855     11825     13390     16648     16910     22225     28734     17963     20194     80559     11962     20806     13448     28795     22156 
dram[5]:     14880     11813     11906     12701     12222     19985     19176     26793     16599     17850     83796     11968     14000     11884     26949     18697 
average row accesses per activate:
dram[0]:  2.402985  2.560976  2.226087  2.234783  2.090225  2.192000  2.138686  2.027211  1.960000  1.860963  2.366460  2.506667  2.600000  2.522581  2.984848  2.640000 
dram[1]:  2.323741  2.280576  2.226087  2.348624  2.044776  2.149606  1.966216  2.135714  2.041667  1.851064  2.503311  2.629371  2.613333  2.755245  2.615894  2.605263 
dram[2]:  2.439394  2.304348  2.151261  2.265487  2.014815  2.106870  1.940000  2.143885  1.884615  2.017341  2.467105  2.600000  2.529032  2.653061  2.743056  2.731035 
dram[3]:  2.373134  2.275362  2.106557  2.133333  1.964029  2.214286  2.186567  2.033784  2.103658  2.000000  2.486842  2.585034  2.506410  2.582782  2.611842  2.615894 
dram[4]:  2.446154  2.226950  2.151261  2.306306  2.052239  1.971631  2.013793  2.083333  1.965714  1.977401  2.493421  2.438710  2.496815  2.582782  2.801419  2.814286 
dram[5]:  2.548387  2.492064  2.064516  2.072581  2.209677  2.156250  2.006711  2.142857  1.960674  2.000000  2.438710  2.461039  2.626667  2.582782  2.743056  2.538461 
average row locality = 31878/13809 = 2.308495
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       236       231       192       193       212       210       219       220       247       248       259       256       262       263       266       268 
dram[1]:       237       233       192       192       210       209       219       221       247       248       256       254       264       266       267       268 
dram[2]:       236       234       192       192       208       210       219       220       247       249       255       255       264       262       267       268 
dram[3]:       234       232       193       192       209       213       219       223       247       250       258       258       263       262       269       267 
dram[4]:       234       232       192       192       211       212       218       222       246       251       258       256       264       262       267       266 
dram[5]:       232       232       192       193       210       210       221       223       249       250       258       257       266       262       267       268 
total reads: 22705
bank skew: 269/192 = 1.40
chip skew: 3790/3778 = 1.00
number of total write accesses:
dram[0]:        86        84        64        64        66        64        74        78        96       100       122       120       128       128       128       128 
dram[1]:        86        84        64        64        64        64        72        78        96       100       122       122       128       128       128       128 
dram[2]:        86        84        64        64        64        66        72        78        96       100       120       122       128       128       128       128 
dram[3]:        84        82        64        64        64        66        74        78        98       100       120       122       128       128       128       128 
dram[4]:        84        82        64        64        64        66        74        78        98        99       121       122       128       128       128       128 
dram[5]:        84        82        64        64        64        66        78        77       100        98       120       122       128       128       128       128 
total reads: 9173
bank skew: 128/64 = 2.00
chip skew: 1531/1528 = 1.00
average mf latency per bank:
dram[0]:        473       416       389       387      1169      1186       384       829     20363     20092       519       503       449       470       519       521
dram[1]:        437       409       407       379      1147      1204       385       794     20298     20151       463       486       512       496       450       501
dram[2]:        425       425       389       379      1181      1161       388       806     20279     20112       510       474       533       496       498       449
dram[3]:        446       419       376       396      1150      1147       830       805     26889     19952       533       489       447       500       524       507
dram[4]:        446       411       367       428      1115      1098       816       627     20250     13397       541       423       512       514       498       473
dram[5]:        433       423       373       380      1171      1123       815       374     20013     19947       452       479       563       512       455       459
maximum mf latency per bank:
dram[0]:        443       407       452       386       397       582       387       408       415       453       457       415       448       427       421       468
dram[1]:        516       406       406       439       395       415       385       434       382       455       391       453       463       392       388       462
dram[2]:        463       581       393       466       491       459       383       450       396       523       458       495       450       497       476       508
dram[3]:        417       437       513       395       384       399       380       474       395       391       396       403       438       446       426       449
dram[4]:        470       437       452       404       435       418       391       507       439       424       465       442       499       430       487       411
dram[5]:        419       405       427       376       398       389       378       411       438       433       421       411       435       428       463       412

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515646 n_nop=500458 n_act=2290 n_pre=2274 n_req=5312 n_rd=7564 n_write=3060 bw_util=0.04121
n_activity=103271 dram_eff=0.2057
bk0: 472a 509549i bk1: 462a 510245i bk2: 384a 510713i bk3: 386a 510848i bk4: 424a 510318i bk5: 420a 510441i bk6: 438a 510337i bk7: 440a 509822i bk8: 494a 508716i bk9: 496a 508077i bk10: 518a 508375i bk11: 512a 508557i bk12: 524a 508492i bk13: 526a 508325i bk14: 532a 508881i bk15: 536a 508437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0847287
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515646 n_nop=500446 n_act=2297 n_pre=2281 n_req=5311 n_rd=7566 n_write=3056 bw_util=0.0412
n_activity=103900 dram_eff=0.2045
bk0: 474a 509573i bk1: 466a 509723i bk2: 384a 510889i bk3: 384a 511053i bk4: 420a 510353i bk5: 418a 510393i bk6: 438a 510104i bk7: 442a 510169i bk8: 494a 508706i bk9: 496a 507832i bk10: 512a 508651i bk11: 508a 508923i bk12: 528a 508398i bk13: 532a 508327i bk14: 534a 508331i bk15: 536a 508079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.08034
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515646 n_nop=500450 n_act=2300 n_pre=2284 n_req=5306 n_rd=7556 n_write=3056 bw_util=0.04116
n_activity=102946 dram_eff=0.2062
bk0: 472a 509990i bk1: 468a 509481i bk2: 384a 510812i bk3: 384a 510864i bk4: 416a 510281i bk5: 420a 510326i bk6: 438a 509944i bk7: 440a 509993i bk8: 494a 508435i bk9: 498a 508358i bk10: 510a 508518i bk11: 510a 508810i bk12: 528a 508325i bk13: 524a 508342i bk14: 534a 508408i bk15: 536a 508324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0847733
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515646 n_nop=500410 n_act=2309 n_pre=2293 n_req=5317 n_rd=7578 n_write=3056 bw_util=0.04125
n_activity=103226 dram_eff=0.206
bk0: 468a 509972i bk1: 464a 509766i bk2: 386a 510671i bk3: 384a 510929i bk4: 418a 510298i bk5: 426a 510559i bk6: 438a 510429i bk7: 446a 509740i bk8: 494a 509035i bk9: 500a 508298i bk10: 516a 508791i bk11: 516a 508594i bk12: 526a 508133i bk13: 524a 508600i bk14: 538a 508072i bk15: 534a 508431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0771304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515646 n_nop=500414 n_act=2313 n_pre=2297 n_req=5311 n_rd=7566 n_write=3056 bw_util=0.0412
n_activity=104734 dram_eff=0.2028
bk0: 468a 509836i bk1: 464a 509922i bk2: 384a 510713i bk3: 384a 510926i bk4: 422a 510382i bk5: 424a 509981i bk6: 436a 509982i bk7: 444a 509824i bk8: 492a 508560i bk9: 502a 508452i bk10: 516a 508618i bk11: 512a 507866i bk12: 528a 508070i bk13: 524a 508309i bk14: 534a 508652i bk15: 532a 508504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0882621
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x803db900, atomic=0 1 entries : 0x7f9266dfd290 :  mf: uid=4931027, sid06:w00, part=5, addr=0x803db900, load , size=128, unknown  status = IN_PARTITION_DRAM (390647), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=515646 n_nop=500418 n_act=2301 n_pre=2285 n_req=5321 n_rd=7580 n_write=3062 bw_util=0.04128
n_activity=102648 dram_eff=0.2073
bk0: 464a 510195i bk1: 464a 509996i bk2: 384a 510850i bk3: 386a 510557i bk4: 420a 510835i bk5: 420a 510483i bk6: 442a 509963i bk7: 446a 509949i bk8: 498a 508639i bk9: 500a 508734i bk10: 516a 508402i bk11: 514a 508417i bk12: 532a 508360i bk13: 524a 508490i bk14: 534a 508293i bk15: 536a 508081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0729376

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38430, Miss = 1893, Miss_rate = 0.049, Pending_hits = 385, Reservation_fails = 225
L2_cache_bank[1]: Access = 38984, Miss = 1889, Miss_rate = 0.048, Pending_hits = 352, Reservation_fails = 116
L2_cache_bank[2]: Access = 38155, Miss = 1892, Miss_rate = 0.050, Pending_hits = 381, Reservation_fails = 109
L2_cache_bank[3]: Access = 38961, Miss = 1891, Miss_rate = 0.049, Pending_hits = 365, Reservation_fails = 108
L2_cache_bank[4]: Access = 38413, Miss = 1888, Miss_rate = 0.049, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[5]: Access = 38730, Miss = 1890, Miss_rate = 0.049, Pending_hits = 375, Reservation_fails = 437
L2_cache_bank[6]: Access = 54882, Miss = 1892, Miss_rate = 0.034, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[7]: Access = 39045, Miss = 1897, Miss_rate = 0.049, Pending_hits = 366, Reservation_fails = 190
L2_cache_bank[8]: Access = 38938, Miss = 1890, Miss_rate = 0.049, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[9]: Access = 38592, Miss = 1893, Miss_rate = 0.049, Pending_hits = 361, Reservation_fails = 208
L2_cache_bank[10]: Access = 38891, Miss = 1895, Miss_rate = 0.049, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[11]: Access = 38203, Miss = 1895, Miss_rate = 0.050, Pending_hits = 363, Reservation_fails = 97
L2_total_cache_accesses = 480224
L2_total_cache_misses = 22705
L2_total_cache_miss_rate = 0.0473
L2_total_cache_pending_hits = 4421
L2_total_cache_reservation_fails = 1490
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 446355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1131
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1095
L2_cache_data_port_util = 0.122
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=611134
icnt_total_pkts_simt_to_mem=997976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3459
	minimum = 6
	maximum = 26
Network latency average = 9.25472
	minimum = 6
	maximum = 21
Slowest packet = 960133
Flit latency average = 7.83404
	minimum = 6
	maximum = 17
Slowest flit = 1608810
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00345694
	minimum = 0 (at node 0)
	maximum = 0.00909891 (at node 6)
Accepted packet rate average = 0.00345694
	minimum = 0 (at node 0)
	maximum = 0.00909891 (at node 6)
Injected flit rate average = 0.0102838
	minimum = 0 (at node 0)
	maximum = 0.0278838 (at node 6)
Accepted flit rate average= 0.0102838
	minimum = 0 (at node 0)
	maximum = 0.0261227 (at node 6)
Injected packet length average = 2.97484
Accepted packet length average = 2.97484
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.273 (13 samples)
	minimum = 6 (13 samples)
	maximum = 82.0769 (13 samples)
Network latency average = 10.7085 (13 samples)
	minimum = 6 (13 samples)
	maximum = 68.3077 (13 samples)
Flit latency average = 9.95975 (13 samples)
	minimum = 6 (13 samples)
	maximum = 64.9231 (13 samples)
Fragmentation average = 0.000693215 (13 samples)
	minimum = 0 (13 samples)
	maximum = 10.8462 (13 samples)
Injected packet rate average = 0.0271434 (13 samples)
	minimum = 0.0105536 (13 samples)
	maximum = 0.0619824 (13 samples)
Accepted packet rate average = 0.0271434 (13 samples)
	minimum = 0.0105536 (13 samples)
	maximum = 0.0619824 (13 samples)
Injected flit rate average = 0.053506 (13 samples)
	minimum = 0.0229851 (13 samples)
	maximum = 0.145834 (13 samples)
Accepted flit rate average = 0.053506 (13 samples)
	minimum = 0.0206914 (13 samples)
	maximum = 0.127991 (13 samples)
Injected packet size average = 1.97123 (13 samples)
Accepted packet size average = 1.97123 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 39 sec (219 sec)
gpgpu_simulation_rate = 128029 (inst/sec)
gpgpu_simulation_rate = 1783 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404c10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,390650)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,390650)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(0,0,0) tid=(301,0,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(0,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(0,0,0) tid=(493,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5244,390650), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: cycles simulated: 396150  inst.: 28318496 (ipc=50.9) sim_rate=128720 (inst/sec) elapsed = 0:0:03:40 / Thu Jul 26 11:43:42 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7328,390650), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 12.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 7329
gpu_sim_insn = 314944
gpu_ipc =      42.9723
gpu_tot_sim_cycle = 397979
gpu_tot_sim_insn = 28353440
gpu_tot_ipc =      71.2436
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3913
gpu_stall_icnt2sh    = 71953
gpu_total_sim_rate=128879

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2481028
	L1I_total_cache_misses = 5539
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 108240, Miss = 37397, Miss_rate = 0.346, Pending_hits = 2333, Reservation_fails = 90960
	L1D_cache_core[1]: Access = 60672, Miss = 21044, Miss_rate = 0.347, Pending_hits = 2276, Reservation_fails = 61069
	L1D_cache_core[2]: Access = 52288, Miss = 17611, Miss_rate = 0.337, Pending_hits = 653, Reservation_fails = 35001
	L1D_cache_core[3]: Access = 110206, Miss = 38176, Miss_rate = 0.346, Pending_hits = 2742, Reservation_fails = 94928
	L1D_cache_core[4]: Access = 100320, Miss = 34158, Miss_rate = 0.340, Pending_hits = 736, Reservation_fails = 64550
	L1D_cache_core[5]: Access = 52128, Miss = 17635, Miss_rate = 0.338, Pending_hits = 632, Reservation_fails = 35137
	L1D_cache_core[6]: Access = 156057, Miss = 37220, Miss_rate = 0.239, Pending_hits = 855, Reservation_fails = 64359
	L1D_cache_core[7]: Access = 156677, Miss = 37396, Miss_rate = 0.239, Pending_hits = 955, Reservation_fails = 34416
	L1D_cache_core[8]: Access = 155948, Miss = 37177, Miss_rate = 0.238, Pending_hits = 879, Reservation_fails = 7118
	L1D_cache_core[9]: Access = 155989, Miss = 37054, Miss_rate = 0.238, Pending_hits = 1000, Reservation_fails = 63324
	L1D_cache_core[10]: Access = 100382, Miss = 34100, Miss_rate = 0.340, Pending_hits = 855, Reservation_fails = 63576
	L1D_cache_core[11]: Access = 53294, Miss = 18056, Miss_rate = 0.339, Pending_hits = 603, Reservation_fails = 36482
	L1D_cache_core[12]: Access = 54659, Miss = 18478, Miss_rate = 0.338, Pending_hits = 630, Reservation_fails = 34571
	L1D_cache_core[13]: Access = 100962, Miss = 34287, Miss_rate = 0.340, Pending_hits = 824, Reservation_fails = 63565
	L1D_cache_core[14]: Access = 110468, Miss = 38472, Miss_rate = 0.348, Pending_hits = 2447, Reservation_fails = 93398
	L1D_total_cache_accesses = 1528290
	L1D_total_cache_misses = 458261
	L1D_total_cache_miss_rate = 0.2999
	L1D_total_cache_pending_hits = 18420
	L1D_total_cache_reservation_fails = 842454
	L1D_cache_data_port_util = 0.278
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 75184
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0075
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1036348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 234784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74621
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 425753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 607670
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2475489
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5539
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 
gpgpu_n_tot_thrd_icount = 144213632
gpgpu_n_tot_w_icount = 4506676
gpgpu_n_stall_shd_mem = 1077278
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32508
gpgpu_n_mem_write_global = 447936
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 2458974
gpgpu_n_store_insn = 1122060
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2213092
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1074263
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1549762	W0_Idle:759099	W0_Scoreboard:744405	W1:3678854	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:90	W17:0	W18:38554	W19:0	W20:17969	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:769373
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 260064 {8:32508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20209152 {40:416458,72:11409,136:20069,}
traffic_breakdown_coretomem[INST_ACC_R] = 1912 {8:239,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4421088 {136:32508,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3583488 {8:447936,}
traffic_breakdown_memtocore[INST_ACC_R] = 32504 {136:239,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 582 
averagemflatency = 207 
max_icnt2mem_latency = 261 
max_icnt2sh_latency = 397978 
mrq_lat_table:24127 	1923 	754 	1127 	2905 	1356 	572 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	453649 	26810 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	116558 	30901 	22999 	309983 	262 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16808 	10440 	5055 	221 	5 	0 	0 	15 	1591 	3434 	2745 	7698 	58570 	161805 	183868 	28210 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	747 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        36        37        64        64        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        40        40        64        64        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
maximum service time to same row:
dram[0]:     11791     14874     11917     12034     18300     18731     28727     24823     15178     24440     14078     86746     12116     18322     16663     25217 
dram[1]:     11816     11971     13629     12056     14500     15653     26135     29967     11984     23872     35491     13634     11744     15117     13025     25894 
dram[2]:     11833     12115     17747     17462     17902     13597     22808     35672     12719     24498     60225     17999     11724     16575     15928     22324 
dram[3]:     12338     12284     11787     12105     19322     13850     25832     31752     12946     23897     76658     14544     14066     11789     13668     28093 
dram[4]:     14366     11855     11825     13390     16648     16910     22225     28734     17963     20194     80559     11962     20806     13448     28795     22156 
dram[5]:     14880     11813     11906     12701     12222     19985     19176     26793     16599     17850     83796     11968     14000     11884     26949     18697 
average row accesses per activate:
dram[0]:  2.402985  2.560976  2.226087  2.234783  2.090225  2.192000  2.138686  2.027211  1.960000  1.860963  2.366460  2.506667  2.927152  2.865385  3.127820  2.768212 
dram[1]:  2.323741  2.280576  2.226087  2.348624  2.044776  2.149606  1.966216  2.135714  2.041667  1.851064  2.503311  2.629371  2.940397  3.125000  2.743421  2.732026 
dram[2]:  2.439394  2.304348  2.151261  2.265487  2.014815  2.106870  1.940000  2.143885  1.884615  2.017341  2.467105  2.600000  2.871795  3.013514  2.875862  2.863014 
dram[3]:  2.373134  2.275362  2.106557  2.133333  1.964029  2.214286  2.186567  2.033784  2.103658  2.000000  2.486842  2.585034  2.847134  2.934211  2.738562  2.743421 
dram[4]:  2.446154  2.226950  2.151261  2.306306  2.052239  1.971631  2.013793  2.083333  1.965714  1.977401  2.493421  2.438710  2.835443  2.934211  2.936620  2.950355 
dram[5]:  2.548387  2.492064  2.064516  2.072581  2.209677  2.156250  2.006711  2.142857  1.960674  2.000000  2.438710  2.461039  2.980132  2.934211  2.875862  2.643312 
average row locality = 32803/13833 = 2.371358
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       236       231       192       193       212       210       219       220       247       248       259       256       288       291       278       280 
dram[1]:       237       233       192       192       210       209       219       221       247       248       256       254       290       294       279       280 
dram[2]:       236       234       192       192       208       210       219       220       247       249       255       255       292       290       279       280 
dram[3]:       234       232       193       192       209       213       219       223       247       250       258       258       291       290       281       279 
dram[4]:       234       232       192       192       211       212       218       222       246       251       258       256       292       290       279       278 
dram[5]:       232       232       192       193       210       210       221       223       249       250       258       257       294       290       279       279 
total reads: 23180
bank skew: 294/192 = 1.53
chip skew: 3869/3858 = 1.00
number of total write accesses:
dram[0]:        86        84        64        64        66        64        74        78        96       100       122       120       154       156       138       138 
dram[1]:        86        84        64        64        64        64        72        78        96       100       122       122       154       156       138       138 
dram[2]:        86        84        64        64        64        66        72        78        96       100       120       122       156       156       138       138 
dram[3]:        84        82        64        64        64        66        74        78        98       100       120       122       156       156       138       138 
dram[4]:        84        82        64        64        64        66        74        78        98        99       121       122       156       156       138       138 
dram[5]:        84        82        64        64        64        66        78        77       100        98       120       122       156       156       138       136 
total reads: 9623
bank skew: 156/64 = 2.44
chip skew: 1605/1602 = 1.00
average mf latency per bank:
dram[0]:        473       416       389       387      1169      1186       384       829     20363     20092       519       503       411       427       499       501
dram[1]:        437       409       407       379      1147      1204       385       794     20298     20151       463       486       467       450       433       482
dram[2]:        425       425       389       379      1181      1161       388       806     20279     20112       510       474       482       450       479       433
dram[3]:        446       419       376       396      1150      1147       830       805     26889     19952       533       489       407       454       504       488
dram[4]:        446       411       367       428      1115      1098       816       627     20250     13397       541       423       464       466       479       456
dram[5]:        433       423       373       380      1171      1123       815       374     20013     19947       452       479       509       464       439       445
maximum mf latency per bank:
dram[0]:        443       407       452       386       397       582       387       408       415       453       457       415       448       427       421       468
dram[1]:        516       406       406       439       395       415       385       434       382       455       391       453       463       392       388       462
dram[2]:        463       581       393       466       491       459       383       450       396       523       458       495       450       497       476       508
dram[3]:        417       437       513       395       384       399       380       474       395       391       396       403       438       446       426       449
dram[4]:        470       437       452       404       435       418       391       507       439       424       465       442       499       430       487       411
dram[5]:        419       405       427       376       398       389       378       411       438       433       421       411       435       428       463       412

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525319 n_nop=509819 n_act=2294 n_pre=2278 n_req=5464 n_rd=7720 n_write=3208 bw_util=0.04161
n_activity=105473 dram_eff=0.2072
bk0: 472a 519219i bk1: 462a 519916i bk2: 384a 520385i bk3: 386a 520520i bk4: 424a 519991i bk5: 420a 520114i bk6: 438a 520010i bk7: 440a 519495i bk8: 494a 518389i bk9: 496a 517750i bk10: 518a 518050i bk11: 512a 518233i bk12: 576a 517629i bk13: 582a 517323i bk14: 556a 518327i bk15: 560a 517849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.084324
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525319 n_nop=509807 n_act=2301 n_pre=2285 n_req=5463 n_rd=7722 n_write=3204 bw_util=0.0416
n_activity=106117 dram_eff=0.2059
bk0: 474a 519242i bk1: 466a 519393i bk2: 384a 520560i bk3: 384a 520724i bk4: 420a 520026i bk5: 418a 520066i bk6: 438a 519778i bk7: 442a 519843i bk8: 494a 518380i bk9: 496a 517506i bk10: 512a 518327i bk11: 508a 518599i bk12: 580a 517469i bk13: 588a 517403i bk14: 558a 517756i bk15: 560a 517531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0799705
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525319 n_nop=509803 n_act=2304 n_pre=2288 n_req=5462 n_rd=7716 n_write=3208 bw_util=0.04159
n_activity=105213 dram_eff=0.2077
bk0: 472a 519659i bk1: 468a 519152i bk2: 384a 520485i bk3: 384a 520537i bk4: 416a 519954i bk5: 420a 519999i bk6: 438a 519617i bk7: 440a 519666i bk8: 494a 518108i bk9: 498a 518032i bk10: 510a 518192i bk11: 510a 518485i bk12: 584a 517332i bk13: 580a 517370i bk14: 558a 517846i bk15: 560a 517780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0847694
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x803f7980, atomic=0 1 entries : 0x7f9266f3a7b0 :  mf: uid=4939594, sid12:w15, part=3, addr=0x803f7980, load , size=128, unknown  status = IN_PARTITION_DRAM (397976), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525319 n_nop=509763 n_act=2313 n_pre=2297 n_req=5473 n_rd=7738 n_write=3208 bw_util=0.04167
n_activity=105470 dram_eff=0.2076
bk0: 468a 519642i bk1: 464a 519439i bk2: 386a 520344i bk3: 384a 520602i bk4: 418a 519971i bk5: 426a 520232i bk6: 438a 520102i bk7: 446a 519413i bk8: 494a 518708i bk9: 500a 517972i bk10: 516a 518465i bk11: 516a 518269i bk12: 582a 517177i bk13: 580a 517622i bk14: 562a 517482i bk15: 558a 517871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0773054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525319 n_nop=509767 n_act=2317 n_pre=2301 n_req=5467 n_rd=7726 n_write=3208 bw_util=0.04163
n_activity=107029 dram_eff=0.2043
bk0: 468a 519506i bk1: 464a 519593i bk2: 384a 520385i bk3: 384a 520599i bk4: 422a 520055i bk5: 424a 519654i bk6: 436a 519655i bk7: 444a 519497i bk8: 492a 518234i bk9: 502a 518126i bk10: 516a 518292i bk11: 512a 517541i bk12: 584a 517149i bk13: 580a 517323i bk14: 558a 518112i bk15: 556a 517944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0880094
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525319 n_nop=509777 n_act=2305 n_pre=2289 n_req=5474 n_rd=7738 n_write=3210 bw_util=0.04168
n_activity=104857 dram_eff=0.2088
bk0: 464a 519865i bk1: 464a 519667i bk2: 384a 520523i bk3: 386a 520230i bk4: 420a 520508i bk5: 420a 520156i bk6: 442a 519636i bk7: 446a 519622i bk8: 498a 518312i bk9: 500a 518408i bk10: 516a 518076i bk11: 514a 518091i bk12: 588a 517381i bk13: 580a 517462i bk14: 558a 517740i bk15: 558a 517559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0735191

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38468, Miss = 1931, Miss_rate = 0.050, Pending_hits = 385, Reservation_fails = 225
L2_cache_bank[1]: Access = 39024, Miss = 1929, Miss_rate = 0.049, Pending_hits = 352, Reservation_fails = 116
L2_cache_bank[2]: Access = 38193, Miss = 1930, Miss_rate = 0.051, Pending_hits = 381, Reservation_fails = 109
L2_cache_bank[3]: Access = 39001, Miss = 1931, Miss_rate = 0.050, Pending_hits = 365, Reservation_fails = 108
L2_cache_bank[4]: Access = 38453, Miss = 1928, Miss_rate = 0.050, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[5]: Access = 38772, Miss = 1930, Miss_rate = 0.050, Pending_hits = 375, Reservation_fails = 437
L2_cache_bank[6]: Access = 54922, Miss = 1932, Miss_rate = 0.035, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[7]: Access = 39087, Miss = 1937, Miss_rate = 0.050, Pending_hits = 366, Reservation_fails = 190
L2_cache_bank[8]: Access = 38978, Miss = 1930, Miss_rate = 0.050, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[9]: Access = 38633, Miss = 1933, Miss_rate = 0.050, Pending_hits = 361, Reservation_fails = 208
L2_cache_bank[10]: Access = 38931, Miss = 1935, Miss_rate = 0.050, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[11]: Access = 38242, Miss = 1934, Miss_rate = 0.051, Pending_hits = 363, Reservation_fails = 97
L2_total_cache_accesses = 480704
L2_total_cache_misses = 23180
L2_total_cache_miss_rate = 0.0482
L2_total_cache_pending_hits = 4421
L2_total_cache_reservation_fails = 1490
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6581
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 446355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1095
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=611734
icnt_total_pkts_simt_to_mem=1000256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.78229
	minimum = 6
	maximum = 20
Network latency average = 8.36562
	minimum = 6
	maximum = 15
Slowest packet = 960466
Flit latency average = 6.5316
	minimum = 6
	maximum = 11
Slowest flit = 1609207
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00485135
	minimum = 0 (at node 0)
	maximum = 0.0577159 (at node 12)
Accepted packet rate average = 0.00485135
	minimum = 0 (at node 0)
	maximum = 0.0577159 (at node 12)
Injected flit rate average = 0.0145541
	minimum = 0 (at node 0)
	maximum = 0.276027 (at node 12)
Accepted flit rate average= 0.0145541
	minimum = 0 (at node 0)
	maximum = 0.0702688 (at node 12)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.9522 (14 samples)
	minimum = 6 (14 samples)
	maximum = 77.6429 (14 samples)
Network latency average = 10.5412 (14 samples)
	minimum = 6 (14 samples)
	maximum = 64.5 (14 samples)
Flit latency average = 9.71488 (14 samples)
	minimum = 6 (14 samples)
	maximum = 61.0714 (14 samples)
Fragmentation average = 0.000643699 (14 samples)
	minimum = 0 (14 samples)
	maximum = 10.0714 (14 samples)
Injected packet rate average = 0.0255512 (14 samples)
	minimum = 0.0097998 (14 samples)
	maximum = 0.0616777 (14 samples)
Accepted packet rate average = 0.0255512 (14 samples)
	minimum = 0.0097998 (14 samples)
	maximum = 0.0616777 (14 samples)
Injected flit rate average = 0.0507238 (14 samples)
	minimum = 0.0213433 (14 samples)
	maximum = 0.155133 (14 samples)
Accepted flit rate average = 0.0507238 (14 samples)
	minimum = 0.0192134 (14 samples)
	maximum = 0.123868 (14 samples)
Injected packet size average = 1.98518 (14 samples)
Accepted packet size average = 1.98518 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 40 sec (220 sec)
gpgpu_simulation_rate = 128879 (inst/sec)
gpgpu_simulation_rate = 1808 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402d20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,1,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,397979)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(0,0,0) tid=(25,15,0)
GPGPU-Sim uArch: cycles simulated: 406479  inst.: 28442752 (ipc=10.5) sim_rate=128700 (inst/sec) elapsed = 0:0:03:41 / Thu Jul 26 11:43:43 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(0,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 418979  inst.: 28542608 (ipc= 9.0) sim_rate=128570 (inst/sec) elapsed = 0:0:03:42 / Thu Jul 26 11:43:44 2018
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(0,0,0) tid=(9,17,0)
GPGPU-Sim uArch: cycles simulated: 429979  inst.: 28631148 (ipc= 8.7) sim_rate=128390 (inst/sec) elapsed = 0:0:03:43 / Thu Jul 26 11:43:45 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(0,0,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 440979  inst.: 28718628 (ipc= 8.5) sim_rate=128208 (inst/sec) elapsed = 0:0:03:44 / Thu Jul 26 11:43:46 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(0,0,0) tid=(9,10,0)
GPGPU-Sim uArch: cycles simulated: 452979  inst.: 28812528 (ipc= 8.3) sim_rate=128055 (inst/sec) elapsed = 0:0:03:45 / Thu Jul 26 11:43:47 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(0,0,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 466479  inst.: 28920588 (ipc= 8.3) sim_rate=127967 (inst/sec) elapsed = 0:0:03:46 / Thu Jul 26 11:43:48 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(0,0,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 479979  inst.: 29029948 (ipc= 8.3) sim_rate=127885 (inst/sec) elapsed = 0:0:03:47 / Thu Jul 26 11:43:49 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(0,0,0) tid=(9,10,0)
GPGPU-Sim uArch: cycles simulated: 491979  inst.: 29123688 (ipc= 8.2) sim_rate=127735 (inst/sec) elapsed = 0:0:03:48 / Thu Jul 26 11:43:50 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(0,0,0) tid=(9,10,0)
GPGPU-Sim uArch: cycles simulated: 505479  inst.: 29232568 (ipc= 8.2) sim_rate=127653 (inst/sec) elapsed = 0:0:03:49 / Thu Jul 26 11:43:51 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(0,0,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 517979  inst.: 29333828 (ipc= 8.2) sim_rate=127538 (inst/sec) elapsed = 0:0:03:50 / Thu Jul 26 11:43:52 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,0,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 530479  inst.: 29432048 (ipc= 8.1) sim_rate=127411 (inst/sec) elapsed = 0:0:03:51 / Thu Jul 26 11:43:53 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(0,0,0) tid=(9,10,0)
GPGPU-Sim uArch: cycles simulated: 539979  inst.: 29506448 (ipc= 8.1) sim_rate=127182 (inst/sec) elapsed = 0:0:03:52 / Thu Jul 26 11:43:54 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(0,0,0) tid=(9,24,0)
GPGPU-Sim uArch: cycles simulated: 553479  inst.: 29611088 (ipc= 8.1) sim_rate=127086 (inst/sec) elapsed = 0:0:03:53 / Thu Jul 26 11:43:55 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(0,0,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 566979  inst.: 29721548 (ipc= 8.1) sim_rate=127015 (inst/sec) elapsed = 0:0:03:54 / Thu Jul 26 11:43:56 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,0,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 580479  inst.: 29828668 (ipc= 8.1) sim_rate=126930 (inst/sec) elapsed = 0:0:03:55 / Thu Jul 26 11:43:57 2018
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(0,0,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 592979  inst.: 29928588 (ipc= 8.1) sim_rate=126816 (inst/sec) elapsed = 0:0:03:56 / Thu Jul 26 11:43:58 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(0,0,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 605479  inst.: 30025528 (ipc= 8.1) sim_rate=126689 (inst/sec) elapsed = 0:0:03:57 / Thu Jul 26 11:43:59 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(0,0,0) tid=(9,23,0)
GPGPU-Sim uArch: cycles simulated: 615479  inst.: 30132008 (ipc= 8.2) sim_rate=126605 (inst/sec) elapsed = 0:0:03:58 / Thu Jul 26 11:44:00 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(0,0,0) tid=(9,17,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(0,0,0) tid=(9,21,0)
GPGPU-Sim uArch: cycles simulated: 628479  inst.: 30289508 (ipc= 8.4) sim_rate=126734 (inst/sec) elapsed = 0:0:03:59 / Thu Jul 26 11:44:01 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(0,0,0) tid=(9,16,0)
GPGPU-Sim uArch: cycles simulated: 640979  inst.: 30440608 (ipc= 8.6) sim_rate=126835 (inst/sec) elapsed = 0:0:04:00 / Thu Jul 26 11:44:02 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(0,0,0) tid=(5,13,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(0,0,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 653979  inst.: 30578752 (ipc= 8.7) sim_rate=126882 (inst/sec) elapsed = 0:0:04:01 / Thu Jul 26 11:44:03 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(0,0,0) tid=(13,21,0)
GPGPU-Sim uArch: cycles simulated: 667979  inst.: 30717468 (ipc= 8.8) sim_rate=126931 (inst/sec) elapsed = 0:0:04:02 / Thu Jul 26 11:44:04 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(0,0,0) tid=(9,24,0)
GPGPU-Sim uArch: cycles simulated: 682979  inst.: 30820900 (ipc= 8.7) sim_rate=126834 (inst/sec) elapsed = 0:0:04:03 / Thu Jul 26 11:44:05 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(0,0,0) tid=(17,19,0)
GPGPU-Sim uArch: cycles simulated: 698979  inst.: 30916184 (ipc= 8.5) sim_rate=126705 (inst/sec) elapsed = 0:0:04:04 / Thu Jul 26 11:44:06 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(0,0,0) tid=(9,19,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (317488,397979), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 15 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 14.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 317489
gpu_sim_insn = 2625004
gpu_ipc =       8.2680
gpu_tot_sim_cycle = 715468
gpu_tot_sim_insn = 30978444
gpu_tot_ipc =      43.2982
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3913
gpu_stall_icnt2sh    = 71971
gpu_total_sim_rate=126960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2553687
	L1I_total_cache_misses = 5539
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 108240, Miss = 37397, Miss_rate = 0.346, Pending_hits = 2333, Reservation_fails = 90960
	L1D_cache_core[1]: Access = 60672, Miss = 21044, Miss_rate = 0.347, Pending_hits = 2276, Reservation_fails = 61069
	L1D_cache_core[2]: Access = 52288, Miss = 17611, Miss_rate = 0.337, Pending_hits = 653, Reservation_fails = 35001
	L1D_cache_core[3]: Access = 110206, Miss = 38176, Miss_rate = 0.346, Pending_hits = 2742, Reservation_fails = 94928
	L1D_cache_core[4]: Access = 100320, Miss = 34158, Miss_rate = 0.340, Pending_hits = 736, Reservation_fails = 64550
	L1D_cache_core[5]: Access = 52128, Miss = 17635, Miss_rate = 0.338, Pending_hits = 632, Reservation_fails = 35137
	L1D_cache_core[6]: Access = 156057, Miss = 37220, Miss_rate = 0.239, Pending_hits = 855, Reservation_fails = 64359
	L1D_cache_core[7]: Access = 156677, Miss = 37396, Miss_rate = 0.239, Pending_hits = 955, Reservation_fails = 34416
	L1D_cache_core[8]: Access = 155948, Miss = 37177, Miss_rate = 0.238, Pending_hits = 879, Reservation_fails = 7118
	L1D_cache_core[9]: Access = 155989, Miss = 37054, Miss_rate = 0.238, Pending_hits = 1000, Reservation_fails = 63324
	L1D_cache_core[10]: Access = 100382, Miss = 34100, Miss_rate = 0.340, Pending_hits = 855, Reservation_fails = 63576
	L1D_cache_core[11]: Access = 53294, Miss = 18056, Miss_rate = 0.339, Pending_hits = 603, Reservation_fails = 36482
	L1D_cache_core[12]: Access = 54659, Miss = 18478, Miss_rate = 0.338, Pending_hits = 630, Reservation_fails = 34571
	L1D_cache_core[13]: Access = 100962, Miss = 34287, Miss_rate = 0.340, Pending_hits = 824, Reservation_fails = 63565
	L1D_cache_core[14]: Access = 167817, Miss = 67411, Miss_rate = 0.402, Pending_hits = 12601, Reservation_fails = 261761
	L1D_total_cache_accesses = 1585639
	L1D_total_cache_misses = 487200
	L1D_total_cache_miss_rate = 0.3073
	L1D_total_cache_pending_hits = 28574
	L1D_total_cache_reservation_fails = 1010817
	L1D_cache_data_port_util = 0.261
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 75348
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0075
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1054581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 399254
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74785
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 447037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 611563
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2548148
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5539
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11054, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 11044, 
gpgpu_n_tot_thrd_icount = 148403136
gpgpu_n_tot_w_icount = 4637598
gpgpu_n_stall_shd_mem = 1259765
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 40163
gpgpu_n_mem_write_global = 469248
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 3035474
gpgpu_n_store_insn = 1410060
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2217140
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1256750
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1888739	W0_Idle:771336	W0_Scoreboard:897275	W1:3678854	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:90	W17:0	W18:38554	W19:0	W20:148219	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:770045
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 321304 {8:40163,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22001664 {40:423370,72:18321,136:27557,}
traffic_breakdown_coretomem[INST_ACC_R] = 1912 {8:239,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5462168 {136:40163,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3753984 {8:469248,}
traffic_breakdown_memtocore[INST_ACC_R] = 32504 {136:239,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 582 
averagemflatency = 205 
max_icnt2mem_latency = 261 
max_icnt2sh_latency = 715467 
mrq_lat_table:25053 	1926 	754 	1128 	2912 	1356 	572 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	481683 	27743 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	126589 	39335 	33418 	310066 	262 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21358 	13353 	5243 	225 	5 	0 	0 	15 	1591 	3434 	2745 	7698 	58570 	161805 	183868 	36509 	13013 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1381 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        36        37        64        64        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        40        40        64        64        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
maximum service time to same row:
dram[0]:     63315     63275     63320     63394     63413     63194     63163     63182     63288     61784     63339     86746     63249     63287     63255     63265 
dram[1]:     11816     11971     13629     12056     14500     15653     26135     29967     11984     86950     35491     13634     11744     15117     13025     25894 
dram[2]:     11833     12115     17747     17462     17902     13597     22808     35672     82141     88142     60225     17999     11724     16575     15928     22324 
dram[3]:     63328     63333     63400     63284     63410     63402     66139     63151     63269     63289     76658     63319     63277     63234     63263     63244 
dram[4]:     14366     11855     11825     13390     16648     16910     22225     28734     85959     90348     80559     11962     20806     13448     28795     22156 
dram[5]:     14880     11813     11906     12701     12222     19985     19176     26793     85449     91706     83796     11968     14000     11884     26949     18697 
average row accesses per activate:
dram[0]:  2.463768  2.626984  2.305085  2.313559  2.160584  2.253846  2.251748  2.171053  2.053763  1.969231  2.430303  2.571429  2.974026  2.911950  3.176471  2.818182 
dram[1]:  2.321429  2.280576  2.226087  2.348624  2.044776  2.149606  2.020134  2.205674  2.147929  1.936508  2.503311  2.629371  2.940397  3.125000  2.743421  2.732026 
dram[2]:  2.436090  2.302158  2.151261  2.265487  2.014815  2.106870  1.993377  2.214286  1.983607  2.109195  2.467105  2.600000  2.871795  3.013514  2.875862  2.863014 
dram[3]:  2.434783  2.338028  2.184000  2.211382  2.034965  2.284615  2.281690  2.169935  2.176136  2.091892  2.544872  2.649007  2.893750  2.980645  2.788461  2.793548 
dram[4]:  2.446154  2.225352  2.151261  2.306306  2.052239  1.971631  2.082192  2.151724  2.056818  2.067416  2.493421  2.438710  2.835443  2.934211  2.936620  2.950355 
dram[5]:  2.548387  2.488189  2.064516  2.072581  2.209677  2.156250  2.073333  2.212766  2.050279  2.091429  2.438710  2.461039  2.980132  2.934211  2.875862  2.643312 
average row locality = 33740/14003 = 2.409484
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       254       247       208       209       230       227       248       252       285       284       279       276       304       307       294       296 
dram[1]:       239       233       192       192       210       209       229       233       267       266       256       254       290       294       279       280 
dram[2]:       238       236       192       192       208       210       229       232       267       267       255       255       292       290       279       280 
dram[3]:       252       250       209       208       227       231       250       254       284       286       277       278       307       306       297       295 
dram[4]:       234       234       192       192       211       212       230       234       264       269       258       256       292       290       279       278 
dram[5]:       232       234       192       193       210       210       233       235       267       268       258       257       294       290       279       279 
total reads: 24112
bank skew: 307/192 = 1.60
chip skew: 4211/3922 = 1.07
number of total write accesses:
dram[0]:        86        84        64        64        66        66        74        78        97       100       122       120       154       156       138       138 
dram[1]:        86        84        64        64        64        64        72        78        96       100       122       122       154       156       138       138 
dram[2]:        86        84        64        64        64        66        72        78        96       100       120       122       156       156       138       138 
dram[3]:        84        82        64        64        64        66        74        78        99       101       120       122       156       156       138       138 
dram[4]:        84        82        64        64        64        66        74        78        98        99       121       122       156       156       138       138 
dram[5]:        84        82        64        64        64        66        78        77       100        98       120       122       156       156       138       136 
total reads: 9628
bank skew: 156/64 = 2.44
chip skew: 1607/1602 = 1.00
average mf latency per bank:
dram[0]:       1933       467       452       450      1178      1190       476       886     18437     18351       568       551       451       467       536       538
dram[1]:       1776       409       407       379      1147      1204       423       815     19255     19226       463       486       467       450       433       482
dram[2]:       1736      1847       389       379      1181      1161       423       829     19237     19193       510       474       482       450       479       433
dram[3]:       1255      1922       440       458      1164      1159       890       863     24368     18190       579       536       450       493       542       526
dram[4]:        446      1668       367       428      1115      1098       840       655     19311     12808       541       423       464       466       479       456
dram[5]:        433      1933       373       380      1171      1123       835       415     19098     19031       452       479       509       464       439       445
maximum mf latency per bank:
dram[0]:        443       407       452       386       397       582       387       408       415       453       457       415       448       427       421       468
dram[1]:        516       406       406       439       395       415       385       434       382       455       391       453       463       392       388       462
dram[2]:        463       581       393       466       491       459       383       450       396       523       458       495       450       497       476       508
dram[3]:        417       437       513       395       384       399       380       474       395       391       396       403       438       446       426       449
dram[4]:        470       437       452       404       435       418       391       507       439       424       465       442       499       430       487       411
dram[5]:        419       405       427       376       398       389       378       411       438       433       421       411       435       428       463       412

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944404 n_nop=928074 n_act=2366 n_pre=2350 n_req=5807 n_rd=8400 n_write=3214 bw_util=0.0246
n_activity=113018 dram_eff=0.2055
bk0: 508a 938133i bk1: 494a 938867i bk2: 416a 939335i bk3: 418a 939470i bk4: 460a 938910i bk5: 454a 938996i bk6: 496a 938822i bk7: 504a 938321i bk8: 570a 937033i bk9: 568a 936483i bk10: 558a 936942i bk11: 552a 937128i bk12: 608a 936568i bk13: 614a 936267i bk14: 588a 937270i bk15: 592a 936796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0469375
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944404 n_nop=928758 n_act=2306 n_pre=2290 n_req=5525 n_rd=7846 n_write=3204 bw_util=0.0234
n_activity=107232 dram_eff=0.2061
bk0: 478a 938295i bk1: 466a 938477i bk2: 384a 939644i bk3: 384a 939809i bk4: 420a 939112i bk5: 418a 939152i bk6: 458a 938799i bk7: 466a 938856i bk8: 534a 937359i bk9: 532a 936492i bk10: 512a 937409i bk11: 508a 937684i bk12: 580a 936554i bk13: 588a 936489i bk14: 558a 936842i bk15: 560a 936617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0444831
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944404 n_nop=928748 n_act=2310 n_pre=2294 n_req=5526 n_rd=7844 n_write=3208 bw_util=0.02341
n_activity=106365 dram_eff=0.2078
bk0: 476a 938710i bk1: 472a 938202i bk2: 384a 939569i bk3: 384a 939622i bk4: 416a 939041i bk5: 420a 939086i bk6: 458a 938639i bk7: 464a 938679i bk8: 534a 937087i bk9: 534a 937018i bk10: 510a 937274i bk11: 510a 937569i bk12: 584a 936416i bk13: 580a 936455i bk14: 558a 936932i bk15: 560a 936866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0472065
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944404 n_nop=928006 n_act=2390 n_pre=2374 n_req=5817 n_rd=8422 n_write=3212 bw_util=0.02464
n_activity=113019 dram_eff=0.2059
bk0: 504a 938557i bk1: 500a 938348i bk2: 418a 939296i bk3: 416a 939557i bk4: 454a 938888i bk5: 462a 939154i bk6: 500a 938857i bk7: 508a 938234i bk8: 568a 937327i bk9: 572a 936651i bk10: 554a 937356i bk11: 556a 937166i bk12: 614a 936113i bk13: 612a 936561i bk14: 594a 936418i bk15: 590a 936818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0431087
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944404 n_nop=928718 n_act=2322 n_pre=2306 n_req=5529 n_rd=7850 n_write=3208 bw_util=0.02342
n_activity=108129 dram_eff=0.2045
bk0: 468a 938592i bk1: 468a 938644i bk2: 384a 939469i bk3: 384a 939683i bk4: 422a 939141i bk5: 424a 938740i bk6: 460a 938669i bk7: 468a 938510i bk8: 528a 937221i bk9: 538a 937113i bk10: 516a 937375i bk11: 512a 936625i bk12: 584a 936233i bk13: 580a 936407i bk14: 558a 937198i bk15: 556a 937030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0489684
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944404 n_nop=928728 n_act=2310 n_pre=2294 n_req=5536 n_rd=7862 n_write=3210 bw_util=0.02345
n_activity=105972 dram_eff=0.209
bk0: 464a 938950i bk1: 468a 938720i bk2: 384a 939608i bk3: 386a 939315i bk4: 420a 939595i bk5: 420a 939243i bk6: 466a 938650i bk7: 470a 938635i bk8: 534a 937299i bk9: 536a 937395i bk10: 516a 937159i bk11: 514a 937175i bk12: 588a 936465i bk13: 580a 936546i bk14: 558a 936825i bk15: 558a 936644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0408946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42784, Miss = 2102, Miss_rate = 0.049, Pending_hits = 385, Reservation_fails = 225
L2_cache_bank[1]: Access = 40458, Miss = 2098, Miss_rate = 0.052, Pending_hits = 352, Reservation_fails = 116
L2_cache_bank[2]: Access = 41323, Miss = 1962, Miss_rate = 0.047, Pending_hits = 381, Reservation_fails = 109
L2_cache_bank[3]: Access = 39232, Miss = 1961, Miss_rate = 0.050, Pending_hits = 365, Reservation_fails = 108
L2_cache_bank[4]: Access = 41576, Miss = 1960, Miss_rate = 0.047, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[5]: Access = 41891, Miss = 1962, Miss_rate = 0.047, Pending_hits = 375, Reservation_fails = 437
L2_cache_bank[6]: Access = 58092, Miss = 2103, Miss_rate = 0.036, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[7]: Access = 43403, Miss = 2108, Miss_rate = 0.049, Pending_hits = 366, Reservation_fails = 190
L2_cache_bank[8]: Access = 39217, Miss = 1960, Miss_rate = 0.050, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[9]: Access = 41172, Miss = 1965, Miss_rate = 0.048, Pending_hits = 361, Reservation_fails = 208
L2_cache_bank[10]: Access = 39162, Miss = 1965, Miss_rate = 0.050, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[11]: Access = 41361, Miss = 1966, Miss_rate = 0.048, Pending_hits = 363, Reservation_fails = 97
L2_total_cache_accesses = 509671
L2_total_cache_misses = 24112
L2_total_cache_miss_rate = 0.0473
L2_total_cache_pending_hits = 4421
L2_total_cache_reservation_fails = 1490
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22495
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 467667
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1095
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=671321
icnt_total_pkts_simt_to_mem=1079911
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3817
	minimum = 6
	maximum = 84
Network latency average = 10.0385
	minimum = 6
	maximum = 69
Slowest packet = 995823
Flit latency average = 9.11262
	minimum = 6
	maximum = 65
Slowest flit = 1691911
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00675836
	minimum = 0 (at node 0)
	maximum = 0.0912378 (at node 14)
Accepted packet rate average = 0.00675836
	minimum = 0 (at node 0)
	maximum = 0.0912378 (at node 14)
Injected flit rate average = 0.0162434
	minimum = 0 (at node 0)
	maximum = 0.250891 (at node 14)
Accepted flit rate average= 0.0162434
	minimum = 0 (at node 0)
	maximum = 0.187682 (at node 14)
Injected packet length average = 2.40346
Accepted packet length average = 2.40346
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.9142 (15 samples)
	minimum = 6 (15 samples)
	maximum = 78.0667 (15 samples)
Network latency average = 10.5076 (15 samples)
	minimum = 6 (15 samples)
	maximum = 64.8 (15 samples)
Flit latency average = 9.67473 (15 samples)
	minimum = 6 (15 samples)
	maximum = 61.3333 (15 samples)
Fragmentation average = 0.000600786 (15 samples)
	minimum = 0 (15 samples)
	maximum = 9.4 (15 samples)
Injected packet rate average = 0.0242983 (15 samples)
	minimum = 0.00914648 (15 samples)
	maximum = 0.0636483 (15 samples)
Accepted packet rate average = 0.0242983 (15 samples)
	minimum = 0.00914648 (15 samples)
	maximum = 0.0636483 (15 samples)
Injected flit rate average = 0.0484251 (15 samples)
	minimum = 0.0199205 (15 samples)
	maximum = 0.161517 (15 samples)
Accepted flit rate average = 0.0484251 (15 samples)
	minimum = 0.0179325 (15 samples)
	maximum = 0.128123 (15 samples)
Injected packet size average = 1.99294 (15 samples)
Accepted packet size average = 1.99294 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 4 sec (244 sec)
gpgpu_simulation_rate = 126960 (inst/sec)
gpgpu_simulation_rate = 2932 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402c30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (18,1,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,715468)
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,715468)
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,715468)
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,715468)
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,715468)
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,715468)
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,715468)
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,715468)
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,715468)
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,715468)
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,715468)
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,715468)
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,715468)
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,715468)
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,715468)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(11,0,0) tid=(5,11,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(6,0,0) tid=(11,29,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(5,0,0) tid=(6,22,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (400,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(401,715468)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (404,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(405,715468)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (405,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(406,715468)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (408,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (409,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (415,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (419,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (420,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (420,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (420,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (421,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (422,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (429,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (429,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 715968  inst.: 31318965 (ipc=681.0) sim_rate=127832 (inst/sec) elapsed = 0:0:04:05 / Thu Jul 26 11:44:07 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(15,0,0) tid=(30,21,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (811,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (812,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (817,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 716468  inst.: 31375882 (ipc=397.4) sim_rate=127544 (inst/sec) elapsed = 0:0:04:06 / Thu Jul 26 11:44:08 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(0,0,0) tid=(18,9,0)
GPGPU-Sim uArch: cycles simulated: 726968  inst.: 31507699 (ipc=46.0) sim_rate=127561 (inst/sec) elapsed = 0:0:04:07 / Thu Jul 26 11:44:09 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13291,715468), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 13292
gpu_sim_insn = 548672
gpu_ipc =      41.2784
gpu_tot_sim_cycle = 728760
gpu_tot_sim_insn = 31527116
gpu_tot_ipc =      43.2613
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3913
gpu_stall_icnt2sh    = 71971
gpu_total_sim_rate=127640

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2564164
	L1I_total_cache_misses = 5552
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 120296, Miss = 38551, Miss_rate = 0.320, Pending_hits = 2459, Reservation_fails = 91322
	L1D_cache_core[1]: Access = 60672, Miss = 21044, Miss_rate = 0.347, Pending_hits = 2276, Reservation_fails = 61069
	L1D_cache_core[2]: Access = 52288, Miss = 17611, Miss_rate = 0.337, Pending_hits = 653, Reservation_fails = 35001
	L1D_cache_core[3]: Access = 110206, Miss = 38176, Miss_rate = 0.346, Pending_hits = 2742, Reservation_fails = 94928
	L1D_cache_core[4]: Access = 100320, Miss = 34158, Miss_rate = 0.340, Pending_hits = 736, Reservation_fails = 64550
	L1D_cache_core[5]: Access = 52128, Miss = 17635, Miss_rate = 0.338, Pending_hits = 632, Reservation_fails = 35137
	L1D_cache_core[6]: Access = 156057, Miss = 37220, Miss_rate = 0.239, Pending_hits = 855, Reservation_fails = 64359
	L1D_cache_core[7]: Access = 156677, Miss = 37396, Miss_rate = 0.239, Pending_hits = 955, Reservation_fails = 34416
	L1D_cache_core[8]: Access = 155948, Miss = 37177, Miss_rate = 0.238, Pending_hits = 879, Reservation_fails = 7118
	L1D_cache_core[9]: Access = 155989, Miss = 37054, Miss_rate = 0.238, Pending_hits = 1000, Reservation_fails = 63324
	L1D_cache_core[10]: Access = 100382, Miss = 34100, Miss_rate = 0.340, Pending_hits = 855, Reservation_fails = 63576
	L1D_cache_core[11]: Access = 53294, Miss = 18056, Miss_rate = 0.339, Pending_hits = 603, Reservation_fails = 36482
	L1D_cache_core[12]: Access = 54659, Miss = 18478, Miss_rate = 0.338, Pending_hits = 630, Reservation_fails = 34571
	L1D_cache_core[13]: Access = 100962, Miss = 34287, Miss_rate = 0.340, Pending_hits = 824, Reservation_fails = 63565
	L1D_cache_core[14]: Access = 167817, Miss = 67411, Miss_rate = 0.402, Pending_hits = 12601, Reservation_fails = 261761
	L1D_total_cache_accesses = 1597695
	L1D_total_cache_misses = 488354
	L1D_total_cache_miss_rate = 0.3057
	L1D_total_cache_pending_hits = 28700
	L1D_total_cache_reservation_fails = 1011179
	L1D_cache_data_port_util = 0.262
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 76628
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1065315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 399616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 76065
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15326
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 448113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 611563
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2558612
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5552
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11280, 11280, 11280, 11280, 11280, 11280, 11280, 11280, 11280, 11280, 11280, 11280, 11280, 11280, 11280, 11280, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 
gpgpu_n_tot_thrd_icount = 149000128
gpgpu_n_tot_w_icount = 4656254
gpgpu_n_stall_shd_mem = 1270231
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 40241
gpgpu_n_mem_write_global = 470368
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 3068274
gpgpu_n_store_insn = 1426060
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2257204
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1267216
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1903380	W0_Idle:776314	W0_Scoreboard:899716	W1:3678854	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:90	W17:0	W18:38554	W19:0	W20:148219	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:782141
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 321928 {8:40241,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22102784 {40:423690,72:18641,136:28037,}
traffic_breakdown_coretomem[INST_ACC_R] = 1920 {8:240,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5472776 {136:40241,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3762944 {8:470368,}
traffic_breakdown_memtocore[INST_ACC_R] = 32640 {136:240,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 582 
averagemflatency = 205 
max_icnt2mem_latency = 261 
max_icnt2sh_latency = 728759 
mrq_lat_table:25094 	1928 	754 	1128 	2927 	1356 	572 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	482823 	27801 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	127288 	39784 	33469 	310066 	262 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21398 	13365 	5256 	237 	6 	0 	0 	15 	1591 	3434 	2745 	7698 	58570 	161805 	183868 	36509 	14133 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1406 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        36        37        64        64        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        40        40        64        64        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
maximum service time to same row:
dram[0]:     63315     63275     63320     63394     63413     63194     63163     63182     63288     61784     63339     86746     63249     63287     63255     63265 
dram[1]:     11816     11971     13629     12056     14500     15653     26135     29967     11984     86950     35491     13634     11744     15117     13025     25894 
dram[2]:     11833     12115     17747     17462     17902     13597     22808     35672     82141     88142     60225     17999     11724     16575     15928     22324 
dram[3]:     63328     63333     63400     63284     63410     63402     66139     63151     63269     63289     76658     63319     63277     63234     63263     63244 
dram[4]:     14366     11855     11825     13390     16648     16910     22225     28734     85959     90348     80559     11962     20806     13448     28795     22156 
dram[5]:     14880     11813     11906     12701     12222     19985     19176     26793     85449     91706     83796     11968     14000     11884     26949     18697 
average row accesses per activate:
dram[0]:  2.463768  2.626984  2.302521  2.310924  2.160584  2.251908  2.251748  2.171053  2.059140  1.969388  2.430303  2.571429  2.974026  2.911950  3.176471  2.818182 
dram[1]:  2.321429  2.280576  2.224138  2.345454  2.044776  2.148438  2.020134  2.205674  2.159763  1.947090  2.503311  2.629371  2.940397  3.125000  2.743421  2.732026 
dram[2]:  2.436090  2.302158  2.150000  2.263158  2.014815  2.106061  1.993377  2.214286  1.994536  2.120690  2.467105  2.600000  2.871795  3.013514  2.875862  2.863014 
dram[3]:  2.434783  2.338028  2.182540  2.209677  2.027778  2.282443  2.281690  2.169935  2.175141  2.086021  2.544872  2.649007  2.893750  2.980645  2.788461  2.793548 
dram[4]:  2.446154  2.225352  2.150000  2.303571  2.051852  1.971831  2.082192  2.151724  2.068182  2.067416  2.493421  2.438710  2.835443  2.934211  2.936620  2.950355 
dram[5]:  2.548387  2.488189  2.072000  2.072000  2.208000  2.156250  2.073333  2.212766  2.061453  2.091429  2.438710  2.461039  2.980132  2.934211  2.875862  2.643312 
average row locality = 33798/14026 = 2.409668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       254       247       210       211       230       229       248       252       286       286       279       276       304       307       294       296 
dram[1]:       239       233       194       194       210       211       229       233       269       268       256       254       290       294       279       280 
dram[2]:       238       236       194       194       208       212       229       232       269       269       255       255       292       290       279       280 
dram[3]:       252       250       211       210       228       233       250       254       286       287       277       278       307       306       297       295 
dram[4]:       234       234       194       194       213       214       230       234       266       269       258       256       292       290       279       278 
dram[5]:       232       234       195       195       212       210       233       235       269       268       258       257       294       290       279       279 
total reads: 24170
bank skew: 307/194 = 1.58
chip skew: 4221/3932 = 1.07
number of total write accesses:
dram[0]:        86        84        64        64        66        66        74        78        97       100       122       120       154       156       138       138 
dram[1]:        86        84        64        64        64        64        72        78        96       100       122       122       154       156       138       138 
dram[2]:        86        84        64        64        64        66        72        78        96       100       120       122       156       156       138       138 
dram[3]:        84        82        64        64        64        66        74        78        99       101       120       122       156       156       138       138 
dram[4]:        84        82        64        64        64        66        74        78        98        99       121       122       156       156       138       138 
dram[5]:        84        82        64        64        64        66        78        77       100        98       120       122       156       156       138       136 
total reads: 9628
bank skew: 156/64 = 2.44
chip skew: 1607/1602 = 1.00
average mf latency per bank:
dram[0]:       1933       467       506       503      1178      1185       476       886     18390     18258       568       551       451       467       536       538
dram[1]:       1776       409       464       425      1147      1198       423       815     19152     19123       463       486       467       450       433       482
dram[2]:       1736      1847       435       436      1181      1156       423       829     19133     19090       510       474       482       450       479       433
dram[3]:       1255      1922       493       500      1162      1154       890       863     24244     18144       579       536       450       493       542       526
dram[4]:        446      1668       413       485      1109      1093       840       655     19206     12808       541       423       464       466       479       456
dram[5]:        433      1933       442       425      1165      1123       835       415     18996     19031       452       479       509       464       439       445
maximum mf latency per bank:
dram[0]:        443       407       452       386       397       582       387       408       415       453       457       415       448       427       421       468
dram[1]:        516       406       406       439       395       415       385       434       382       455       391       453       463       392       388       462
dram[2]:        463       581       393       466       491       459       383       450       396       523       458       495       450       497       476       508
dram[3]:        417       437       513       395       384       409       380       474       395       391       396       403       438       446       426       449
dram[4]:        470       437       452       404       435       418       391       507       439       424       465       442       499       430       487       411
dram[5]:        419       405       427       376       398       389       378       411       438       433       421       411       435       428       463       412

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961949 n_nop=945593 n_act=2370 n_pre=2354 n_req=5816 n_rd=8418 n_write=3214 bw_util=0.02418
n_activity=113256 dram_eff=0.2054
bk0: 508a 955680i bk1: 494a 956414i bk2: 420a 956849i bk3: 422a 956980i bk4: 460a 956453i bk5: 458a 956506i bk6: 496a 956365i bk7: 504a 955865i bk8: 572a 954575i bk9: 572a 953996i bk10: 558a 954486i bk11: 552a 954672i bk12: 608a 954112i bk13: 614a 953811i bk14: 588a 954815i bk15: 592a 954342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0461345
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961949 n_nop=946277 n_act=2309 n_pre=2293 n_req=5535 n_rd=7866 n_write=3204 bw_util=0.02302
n_activity=107433 dram_eff=0.2061
bk0: 478a 955842i bk1: 466a 956024i bk2: 388a 957158i bk3: 388a 957316i bk4: 420a 956656i bk5: 422a 956661i bk6: 458a 956341i bk7: 466a 956398i bk8: 538a 954890i bk9: 536a 954028i bk10: 512a 954954i bk11: 508a 955229i bk12: 580a 954099i bk13: 588a 954034i bk14: 558a 954389i bk15: 560a 954164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0437279
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961949 n_nop=946267 n_act=2313 n_pre=2297 n_req=5536 n_rd=7864 n_write=3208 bw_util=0.02302
n_activity=106555 dram_eff=0.2078
bk0: 476a 956257i bk1: 472a 955749i bk2: 388a 957081i bk3: 388a 957132i bk4: 416a 956585i bk5: 424a 956595i bk6: 458a 956181i bk7: 464a 956221i bk8: 538a 954620i bk9: 538a 954554i bk10: 510a 954819i bk11: 510a 955114i bk12: 584a 953961i bk13: 580a 954000i bk14: 558a 954479i bk15: 560a 954413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0464203
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961949 n_nop=945519 n_act=2396 n_pre=2380 n_req=5827 n_rd=8442 n_write=3212 bw_util=0.02423
n_activity=113277 dram_eff=0.2058
bk0: 504a 956103i bk1: 500a 955895i bk2: 422a 956810i bk3: 420a 957070i bk4: 456a 956404i bk5: 466a 956663i bk6: 500a 956400i bk7: 508a 955779i bk8: 572a 954839i bk9: 574a 954165i bk10: 554a 954899i bk11: 556a 954709i bk12: 614a 953656i bk13: 612a 954105i bk14: 594a 953962i bk15: 590a 954363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0424295
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961949 n_nop=946235 n_act=2326 n_pre=2310 n_req=5539 n_rd=7870 n_write=3208 bw_util=0.02303
n_activity=108369 dram_eff=0.2044
bk0: 468a 956139i bk1: 468a 956191i bk2: 388a 956984i bk3: 388a 957195i bk4: 426a 956652i bk5: 428a 956249i bk6: 460a 956210i bk7: 468a 956052i bk8: 532a 954755i bk9: 538a 954656i bk10: 516a 954919i bk11: 512a 954169i bk12: 584a 953780i bk13: 580a 953954i bk14: 558a 954745i bk15: 556a 954577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0481013
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=961949 n_nop=946249 n_act=2313 n_pre=2297 n_req=5545 n_rd=7880 n_write=3210 bw_util=0.02306
n_activity=106166 dram_eff=0.2089
bk0: 464a 956496i bk1: 468a 956267i bk2: 390a 957116i bk3: 390a 956825i bk4: 424a 957104i bk5: 420a 956786i bk6: 466a 956193i bk7: 470a 956179i bk8: 538a 954835i bk9: 536a 954939i bk10: 516a 954704i bk11: 514a 954720i bk12: 588a 954011i bk13: 580a 954092i bk14: 558a 954371i bk15: 558a 954190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0402277

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42891, Miss = 2105, Miss_rate = 0.049, Pending_hits = 385, Reservation_fails = 225
L2_cache_bank[1]: Access = 40564, Miss = 2104, Miss_rate = 0.052, Pending_hits = 352, Reservation_fails = 116
L2_cache_bank[2]: Access = 41430, Miss = 1966, Miss_rate = 0.047, Pending_hits = 381, Reservation_fails = 109
L2_cache_bank[3]: Access = 39318, Miss = 1967, Miss_rate = 0.050, Pending_hits = 365, Reservation_fails = 108
L2_cache_bank[4]: Access = 41662, Miss = 1964, Miss_rate = 0.047, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[5]: Access = 41997, Miss = 1968, Miss_rate = 0.047, Pending_hits = 375, Reservation_fails = 437
L2_cache_bank[6]: Access = 58200, Miss = 2108, Miss_rate = 0.036, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[7]: Access = 43489, Miss = 2113, Miss_rate = 0.049, Pending_hits = 366, Reservation_fails = 190
L2_cache_bank[8]: Access = 39305, Miss = 1966, Miss_rate = 0.050, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[9]: Access = 41278, Miss = 1969, Miss_rate = 0.048, Pending_hits = 361, Reservation_fails = 208
L2_cache_bank[10]: Access = 39290, Miss = 1972, Miss_rate = 0.050, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[11]: Access = 41446, Miss = 1968, Miss_rate = 0.047, Pending_hits = 363, Reservation_fails = 97
L2_total_cache_accesses = 510870
L2_total_cache_misses = 24170
L2_total_cache_miss_rate = 0.0473
L2_total_cache_pending_hits = 4421
L2_total_cache_reservation_fails = 1490
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 468787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 153
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1095
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=672836
icnt_total_pkts_simt_to_mem=1083990
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.367
	minimum = 6
	maximum = 136
Network latency average = 8.99041
	minimum = 6
	maximum = 110
Slowest packet = 1019391
Flit latency average = 8.63175
	minimum = 6
	maximum = 106
Slowest flit = 1751337
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00668182
	minimum = 0 (at node 1)
	maximum = 0.0902046 (at node 0)
Accepted packet rate average = 0.00668182
	minimum = 0 (at node 1)
	maximum = 0.0902046 (at node 0)
Injected flit rate average = 0.0155872
	minimum = 0 (at node 1)
	maximum = 0.306876 (at node 0)
Accepted flit rate average= 0.0155872
	minimum = 0 (at node 1)
	maximum = 0.113978 (at node 0)
Injected packet length average = 2.33278
Accepted packet length average = 2.33278
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.755 (16 samples)
	minimum = 6 (16 samples)
	maximum = 81.6875 (16 samples)
Network latency average = 10.4128 (16 samples)
	minimum = 6 (16 samples)
	maximum = 67.625 (16 samples)
Flit latency average = 9.60954 (16 samples)
	minimum = 6 (16 samples)
	maximum = 64.125 (16 samples)
Fragmentation average = 0.000563237 (16 samples)
	minimum = 0 (16 samples)
	maximum = 8.8125 (16 samples)
Injected packet rate average = 0.0231973 (16 samples)
	minimum = 0.00857482 (16 samples)
	maximum = 0.0653081 (16 samples)
Accepted packet rate average = 0.0231973 (16 samples)
	minimum = 0.00857482 (16 samples)
	maximum = 0.0653081 (16 samples)
Injected flit rate average = 0.0463727 (16 samples)
	minimum = 0.0186754 (16 samples)
	maximum = 0.170602 (16 samples)
Accepted flit rate average = 0.0463727 (16 samples)
	minimum = 0.0168117 (16 samples)
	maximum = 0.127239 (16 samples)
Injected packet size average = 1.99906 (16 samples)
Accepted packet size average = 1.99906 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 7 sec (247 sec)
gpgpu_simulation_rate = 127640 (inst/sec)
gpgpu_simulation_rate = 2950 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404430 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (23,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,728760)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,728760)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,728760)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,728760)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,728760)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,728760)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,728760)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,728760)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,728760)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (114,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (114,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (114,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (114,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (114,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (114,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(14,0,0) tid=(389,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (167,728760), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (200,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (464,728760), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (471,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (507,728760), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (513,728760), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (521,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (523,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (527,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (623,728760), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (626,728760), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (631,728760), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (637,728760), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (638,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (645,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (651,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1234,728760), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 7.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 1235
gpu_sim_insn = 118240
gpu_ipc =      95.7409
gpu_tot_sim_cycle = 729995
gpu_tot_sim_insn = 31645356
gpu_tot_ipc =      43.3501
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3913
gpu_stall_icnt2sh    = 71992
gpu_total_sim_rate=128118

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2567008
	L1I_total_cache_misses = 6176
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 120296, Miss = 38551, Miss_rate = 0.320, Pending_hits = 2459, Reservation_fails = 91322
	L1D_cache_core[1]: Access = 60672, Miss = 21044, Miss_rate = 0.347, Pending_hits = 2276, Reservation_fails = 61069
	L1D_cache_core[2]: Access = 52288, Miss = 17611, Miss_rate = 0.337, Pending_hits = 653, Reservation_fails = 35001
	L1D_cache_core[3]: Access = 110206, Miss = 38176, Miss_rate = 0.346, Pending_hits = 2742, Reservation_fails = 94928
	L1D_cache_core[4]: Access = 100320, Miss = 34158, Miss_rate = 0.340, Pending_hits = 736, Reservation_fails = 64550
	L1D_cache_core[5]: Access = 52128, Miss = 17635, Miss_rate = 0.338, Pending_hits = 632, Reservation_fails = 35137
	L1D_cache_core[6]: Access = 156057, Miss = 37220, Miss_rate = 0.239, Pending_hits = 855, Reservation_fails = 64359
	L1D_cache_core[7]: Access = 156718, Miss = 37417, Miss_rate = 0.239, Pending_hits = 955, Reservation_fails = 34416
	L1D_cache_core[8]: Access = 155948, Miss = 37177, Miss_rate = 0.238, Pending_hits = 879, Reservation_fails = 7118
	L1D_cache_core[9]: Access = 155989, Miss = 37054, Miss_rate = 0.238, Pending_hits = 1000, Reservation_fails = 63324
	L1D_cache_core[10]: Access = 100382, Miss = 34100, Miss_rate = 0.340, Pending_hits = 855, Reservation_fails = 63576
	L1D_cache_core[11]: Access = 53294, Miss = 18056, Miss_rate = 0.339, Pending_hits = 603, Reservation_fails = 36482
	L1D_cache_core[12]: Access = 54659, Miss = 18478, Miss_rate = 0.338, Pending_hits = 630, Reservation_fails = 34571
	L1D_cache_core[13]: Access = 100962, Miss = 34287, Miss_rate = 0.340, Pending_hits = 824, Reservation_fails = 63565
	L1D_cache_core[14]: Access = 167817, Miss = 67411, Miss_rate = 0.402, Pending_hits = 12601, Reservation_fails = 261761
	L1D_total_cache_accesses = 1597736
	L1D_total_cache_misses = 488375
	L1D_total_cache_miss_rate = 0.3057
	L1D_total_cache_pending_hits = 28700
	L1D_total_cache_reservation_fails = 1011179
	L1D_cache_data_port_util = 0.262
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 76999
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1065315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 399616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 76436
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 448113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 611563
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2560832
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6176
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11290, 11290, 11290, 11290, 11290, 11290, 11290, 11290, 11290, 11290, 11290, 11290, 11290, 11290, 11290, 11290, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 11270, 
gpgpu_n_tot_thrd_icount = 149118720
gpgpu_n_tot_w_icount = 4659960
gpgpu_n_stall_shd_mem = 1270269
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 40262
gpgpu_n_mem_write_global = 470388
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 3068314
gpgpu_n_store_insn = 1426080
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2269040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1267254
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1903578	W0_Idle:783703	W0_Scoreboard:900641	W1:3678854	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:25	W9:0	W10:1146	W11:0	W12:0	W13:0	W14:0	W15:0	W16:90	W17:0	W18:38554	W19:0	W20:148245	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:785821
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 322096 {8:40262,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22103584 {40:423710,72:18641,136:28037,}
traffic_breakdown_coretomem[INST_ACC_R] = 2088 {8:261,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5475632 {136:40262,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3763104 {8:470388,}
traffic_breakdown_memtocore[INST_ACC_R] = 35496 {136:261,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 582 
averagemflatency = 205 
max_icnt2mem_latency = 261 
max_icnt2sh_latency = 729994 
mrq_lat_table:25112 	1928 	754 	1130 	2927 	1356 	572 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	482844 	27821 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	127316 	39809 	33478 	310066 	262 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21401 	13369 	5266 	241 	6 	0 	0 	15 	1591 	3434 	2745 	7698 	58570 	161805 	183868 	36509 	14153 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1407 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        36        37        64        64        64        64 
dram[1]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[2]:        32        32        32        32        32        32        32        32        32        32        36        40        64        64        64        64 
dram[3]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
dram[4]:        32        32        32        32        32        32        32        32        32        32        40        40        64        64        64        64 
dram[5]:        32        32        32        32        32        32        32        32        32        32        38        40        64        64        64        64 
maximum service time to same row:
dram[0]:     63315     63275     63320     63394     63413     63194     63163     63182     63288     61784     63339     86746     63249     63287     63255     63265 
dram[1]:     11816     11971     13629     12056     14500     15653     26135     29967     11984     86950     35491     13634     11744     15117     13025     25894 
dram[2]:     11833     12115     17747     17462     17902     13597     22808     35672     82141     88142     60225     17999     11724     16575     15928     22324 
dram[3]:     63328     63333     63400     63284     63410     63402     66139     63151     63269     63289     76658     63319     63277     63234     63263     63244 
dram[4]:     14366     11855     11825     13390     16648     16910     22225     28734     85959     90348     80559     11962     20806     13448     28795     22156 
dram[5]:     14880     11813     11906     12701     12222     19985     19176     26793     85449     91706     83796     11968     14000     11884     26949     18697 
average row accesses per activate:
dram[0]:  2.463768  2.626984  2.302521  2.310924  2.160584  2.251908  2.251748  2.171053  2.059140  1.969388  2.430303  2.571429  2.974026  2.911950  3.176471  2.818182 
dram[1]:  2.321429  2.280576  2.224138  2.345454  2.044776  2.148438  2.020134  2.205674  2.159763  1.947090  2.503311  2.629371  2.940397  3.125000  2.743421  2.732026 
dram[2]:  2.436090  2.302158  2.150000  2.263158  2.014706  2.121212  2.013245  2.235714  1.994536  2.120690  2.467105  2.600000  2.871795  3.013514  2.875862  2.863014 
dram[3]:  2.434783  2.338028  2.182540  2.209677  2.027778  2.282443  2.281690  2.169935  2.175141  2.086021  2.544872  2.649007  2.893750  2.980645  2.788461  2.793548 
dram[4]:  2.446154  2.225352  2.150000  2.303571  2.051852  1.971831  2.082192  2.151724  2.068182  2.067416  2.493421  2.438710  2.835443  2.934211  2.936620  2.950355 
dram[5]:  2.548387  2.488189  2.072000  2.072000  2.216000  2.155039  2.100000  2.234043  2.061453  2.091429  2.438710  2.461039  2.980132  2.934211  2.875862  2.643312 
average row locality = 33818/14028 = 2.410750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       254       247       210       211       230       229       248       252       286       286       279       276       304       307       294       296 
dram[1]:       239       233       194       194       210       211       229       233       269       268       256       254       290       294       279       280 
dram[2]:       238       236       194       194       210       214       232       235       269       269       255       255       292       290       279       280 
dram[3]:       252       250       211       210       228       233       250       254       286       287       277       278       307       306       297       295 
dram[4]:       234       234       194       194       213       214       230       234       266       269       258       256       292       290       279       278 
dram[5]:       232       234       195       195       213       212       237       238       269       268       258       257       294       290       279       279 
total reads: 24190
bank skew: 307/194 = 1.58
chip skew: 4221/3933 = 1.07
number of total write accesses:
dram[0]:        86        84        64        64        66        66        74        78        97       100       122       120       154       156       138       138 
dram[1]:        86        84        64        64        64        64        72        78        96       100       122       122       154       156       138       138 
dram[2]:        86        84        64        64        64        66        72        78        96       100       120       122       156       156       138       138 
dram[3]:        84        82        64        64        64        66        74        78        99       101       120       122       156       156       138       138 
dram[4]:        84        82        64        64        64        66        74        78        98        99       121       122       156       156       138       138 
dram[5]:        84        82        64        64        64        66        78        77       100        98       120       122       156       156       138       136 
total reads: 9628
bank skew: 156/64 = 2.44
chip skew: 1607/1602 = 1.00
average mf latency per bank:
dram[0]:       1933       467       506       503      1178      1185       476       886     18390     18258       568       551       451       467       536       538
dram[1]:       1776       409       464       425      1147      1198       423       815     19152     19123       463       486       467       450       433       482
dram[2]:       1736      1847       435       436      1176      1151       424       826     19133     19090       510       474       482       450       479       433
dram[3]:       1255      1922       493       500      1162      1154       890       863     24244     18144       579       536       450       493       542       526
dram[4]:        446      1668       413       485      1109      1093       840       655     19206     12808       541       423       464       466       479       456
dram[5]:        433      1933       442       425      1163      1119       830       415     18996     19031       452       479       509       464       439       445
maximum mf latency per bank:
dram[0]:        443       407       452       386       397       582       387       408       415       453       457       415       448       427       421       468
dram[1]:        516       406       406       439       395       415       385       434       382       455       391       453       463       392       388       462
dram[2]:        463       581       393       466       491       459       383       450       396       523       458       495       450       497       476       508
dram[3]:        417       437       513       395       384       409       380       474       395       391       396       403       438       446       426       449
dram[4]:        470       437       452       404       435       418       391       507       439       424       465       442       499       430       487       411
dram[5]:        419       405       427       376       398       389       378       411       438       433       421       411       435       428       463       412

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963578 n_nop=947222 n_act=2370 n_pre=2354 n_req=5816 n_rd=8418 n_write=3214 bw_util=0.02414
n_activity=113256 dram_eff=0.2054
bk0: 508a 957309i bk1: 494a 958043i bk2: 420a 958478i bk3: 422a 958609i bk4: 460a 958082i bk5: 458a 958135i bk6: 496a 957994i bk7: 504a 957494i bk8: 572a 956204i bk9: 572a 955625i bk10: 558a 956115i bk11: 552a 956301i bk12: 608a 955741i bk13: 614a 955440i bk14: 588a 956444i bk15: 592a 955971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0460565
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963578 n_nop=947906 n_act=2309 n_pre=2293 n_req=5535 n_rd=7866 n_write=3204 bw_util=0.02298
n_activity=107433 dram_eff=0.2061
bk0: 478a 957471i bk1: 466a 957653i bk2: 388a 958787i bk3: 388a 958945i bk4: 420a 958285i bk5: 422a 958290i bk6: 458a 957970i bk7: 466a 958027i bk8: 538a 956519i bk9: 536a 955657i bk10: 512a 956583i bk11: 508a 956858i bk12: 580a 955728i bk13: 588a 955663i bk14: 558a 956018i bk15: 560a 955793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.043654
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963578 n_nop=947874 n_act=2314 n_pre=2298 n_req=5546 n_rd=7884 n_write=3208 bw_util=0.02302
n_activity=106645 dram_eff=0.208
bk0: 476a 957887i bk1: 472a 957379i bk2: 388a 958711i bk3: 388a 958762i bk4: 420a 958179i bk5: 428a 958213i bk6: 464a 957793i bk7: 470a 957822i bk8: 538a 956248i bk9: 538a 956182i bk10: 510a 956447i bk11: 510a 956742i bk12: 584a 955590i bk13: 580a 955629i bk14: 558a 956109i bk15: 560a 956043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0463605
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963578 n_nop=947148 n_act=2396 n_pre=2380 n_req=5827 n_rd=8442 n_write=3212 bw_util=0.02419
n_activity=113277 dram_eff=0.2058
bk0: 504a 957732i bk1: 500a 957524i bk2: 422a 958439i bk3: 420a 958699i bk4: 456a 958033i bk5: 466a 958292i bk6: 500a 958029i bk7: 508a 957408i bk8: 572a 956468i bk9: 574a 955794i bk10: 554a 956528i bk11: 556a 956338i bk12: 614a 955285i bk13: 612a 955734i bk14: 594a 955591i bk15: 590a 955992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0423578
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963578 n_nop=947864 n_act=2326 n_pre=2310 n_req=5539 n_rd=7870 n_write=3208 bw_util=0.02299
n_activity=108369 dram_eff=0.2044
bk0: 468a 957768i bk1: 468a 957820i bk2: 388a 958613i bk3: 388a 958824i bk4: 426a 958281i bk5: 428a 957878i bk6: 460a 957839i bk7: 468a 957681i bk8: 532a 956384i bk9: 538a 956285i bk10: 516a 956548i bk11: 512a 955798i bk12: 584a 955409i bk13: 580a 955583i bk14: 558a 956374i bk15: 556a 956206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.04802
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=963578 n_nop=947856 n_act=2314 n_pre=2298 n_req=5555 n_rd=7900 n_write=3210 bw_util=0.02306
n_activity=106256 dram_eff=0.2091
bk0: 464a 958126i bk1: 468a 957897i bk2: 390a 958746i bk3: 390a 958455i bk4: 426a 958730i bk5: 424a 958380i bk6: 474a 957800i bk7: 476a 957785i bk8: 538a 956463i bk9: 536a 956567i bk10: 516a 956332i bk11: 514a 956348i bk12: 588a 955640i bk13: 580a 955721i bk14: 558a 956000i bk15: 558a 955819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0401784

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42899, Miss = 2105, Miss_rate = 0.049, Pending_hits = 385, Reservation_fails = 225
L2_cache_bank[1]: Access = 40564, Miss = 2104, Miss_rate = 0.052, Pending_hits = 352, Reservation_fails = 116
L2_cache_bank[2]: Access = 41443, Miss = 1966, Miss_rate = 0.047, Pending_hits = 381, Reservation_fails = 109
L2_cache_bank[3]: Access = 39318, Miss = 1967, Miss_rate = 0.050, Pending_hits = 365, Reservation_fails = 108
L2_cache_bank[4]: Access = 41672, Miss = 1969, Miss_rate = 0.047, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[5]: Access = 42007, Miss = 1973, Miss_rate = 0.047, Pending_hits = 375, Reservation_fails = 437
L2_cache_bank[6]: Access = 58201, Miss = 2108, Miss_rate = 0.036, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[7]: Access = 43489, Miss = 2113, Miss_rate = 0.049, Pending_hits = 366, Reservation_fails = 190
L2_cache_bank[8]: Access = 39305, Miss = 1966, Miss_rate = 0.050, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[9]: Access = 41278, Miss = 1969, Miss_rate = 0.048, Pending_hits = 361, Reservation_fails = 208
L2_cache_bank[10]: Access = 39300, Miss = 1977, Miss_rate = 0.050, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[11]: Access = 41456, Miss = 1973, Miss_rate = 0.048, Pending_hits = 363, Reservation_fails = 97
L2_total_cache_accesses = 510932
L2_total_cache_misses = 24190
L2_total_cache_miss_rate = 0.0473
L2_total_cache_pending_hits = 4421
L2_total_cache_reservation_fails = 1490
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 295
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 468807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 174
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1095
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=673066
icnt_total_pkts_simt_to_mem=1084072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.1694
	minimum = 6
	maximum = 74
Network latency average = 14.7177
	minimum = 6
	maximum = 51
Slowest packet = 1021814
Flit latency average = 15.3365
	minimum = 6
	maximum = 47
Slowest flit = 1757028
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0037187
	minimum = 0 (at node 0)
	maximum = 0.0356275 (at node 7)
Accepted packet rate average = 0.0037187
	minimum = 0 (at node 0)
	maximum = 0.0356275 (at node 7)
Injected flit rate average = 0.00935673
	minimum = 0 (at node 0)
	maximum = 0.0526316 (at node 17)
Accepted flit rate average= 0.00935673
	minimum = 0 (at node 0)
	maximum = 0.11336 (at node 7)
Injected packet length average = 2.51613
Accepted packet length average = 2.51613
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.0147 (17 samples)
	minimum = 6 (17 samples)
	maximum = 81.2353 (17 samples)
Network latency average = 10.6661 (17 samples)
	minimum = 6 (17 samples)
	maximum = 66.6471 (17 samples)
Flit latency average = 9.94642 (17 samples)
	minimum = 6 (17 samples)
	maximum = 63.1176 (17 samples)
Fragmentation average = 0.000530105 (17 samples)
	minimum = 0 (17 samples)
	maximum = 8.29412 (17 samples)
Injected packet rate average = 0.0220515 (17 samples)
	minimum = 0.00807042 (17 samples)
	maximum = 0.0635622 (17 samples)
Accepted packet rate average = 0.0220515 (17 samples)
	minimum = 0.00807042 (17 samples)
	maximum = 0.0635622 (17 samples)
Injected flit rate average = 0.0441953 (17 samples)
	minimum = 0.0175769 (17 samples)
	maximum = 0.163662 (17 samples)
Accepted flit rate average = 0.0441953 (17 samples)
	minimum = 0.0158228 (17 samples)
	maximum = 0.126422 (17 samples)
Injected packet size average = 2.00419 (17 samples)
Accepted packet size average = 2.00419 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 7 sec (247 sec)
gpgpu_simulation_rate = 128118 (inst/sec)
gpgpu_simulation_rate = 2955 (cycle/sec)
