V 000051 55 3353          1643197208727 Behavioral
(_unit VHDL(pwm_generator 0 19(behavioral 0 28))
	(_version ve4)
	(_time 1643197208728 2022.01.26 12:40:08)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 2c797d29787b2c397e7b3b76782a792a292b2e2a2d)
	(_coverage d)
	(_ent
		(_time 1643197208725)
	)
	(_comp
		(DFF_Debounce
			(_object
				(_port(_int CLK -1 0 32(_ent (_in))))
				(_port(_int en -1 0 33(_ent (_in))))
				(_port(_int D -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst stage0 0 60(_comp DFF_Debounce)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(DUTY_INCREASE))
			((Q)(tmp1))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage1 0 61(_comp DFF_Debounce)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(tmp1))
			((Q)(tmp2))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage2 0 64(_comp DFF_Debounce)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(DUTY_DECREASE))
			((Q)(tmp3))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage3 0 65(_comp DFF_Debounce)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(tmp3))
			((Q)(tmp4))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_port(_int DUTY_INCREASE -1 0 22(_ent(_in))))
		(_port(_int DUTY_DECREASE -1 0 23(_ent(_in))))
		(_port(_int PWM_OUT -1 0 24(_ent(_out))))
		(_sig(_int slow_clk_en -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 39(_array -1((_dto i 27 i 0)))))
		(_sig(_int counter_slow 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int tmp1 -1 0 40(_arch(_uni))))
		(_sig(_int tmp2 -1 0 40(_arch(_uni))))
		(_sig(_int duty_inc -1 0 40(_arch(_uni))))
		(_sig(_int tmp3 -1 0 41(_arch(_uni))))
		(_sig(_int tmp4 -1 0 41(_arch(_uni))))
		(_sig(_int duty_dec -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int counter_PWM 1 0 42(_arch(_uni((_others(i 2)))))))
		(_sig(_int DUTY_CYCLE 1 0 43(_arch(_uni(_string \"0101"\)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(5))(_sens(0))(_read(5)))))
			(line__58(_arch 1 0 58(_assignment(_trgt(4))(_sens(5)))))
			(line__62(_arch 2 0 62(_assignment(_trgt(8))(_sens(4)(6)(7)))))
			(line__66(_arch 3 0 66(_assignment(_trgt(11))(_sens(4)(9)(10)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(13))(_sens(0))(_read(8)(11)(13)))))
			(line__79(_arch 5 0 79(_prcs(_simple)(_trgt(12))(_sens(0))(_read(12)))))
			(line__88(_arch 6 0 88(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50463235)
		(50463234)
		(33686018)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 756           1643197422324 Behavioral
(_unit VHDL(dff_debounce 0 23(behavioral 0 31))
	(_version ve4)
	(_time 1643197422325 2022.01.26 12:43:42)
	(_source(\../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 86d6d18886d1d493d18892dcd2808480d0818380d3)
	(_coverage d)
	(_ent
		(_time 1643197422322)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int en -1 0 26(_ent(_in))))
		(_port(_int D -1 0 27(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3334          1643197452263 Behavioral
(_unit VHDL(tutorvhdl 0 19(behavioral 0 28))
	(_version ve4)
	(_time 1643197452264 2022.01.26 12:44:12)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 77777277752127612521652c20717f717371247073)
	(_coverage d)
	(_ent
		(_time 1643197325278)
	)
	(_comp
		(Debouncer
			(_object
				(_port(_int CLK -1 0 32(_ent (_in))))
				(_port(_int en -1 0 33(_ent (_in))))
				(_port(_int D -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst stage0 0 60(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(DUTY_INCREASE))
			((Q)(tmp1))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage1 0 61(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(tmp1))
			((Q)(tmp2))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage2 0 64(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(DUTY_DECREASE))
			((Q)(tmp3))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage3 0 65(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(tmp3))
			((Q)(tmp4))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_port(_int DUTY_INCREASE -1 0 22(_ent(_in))))
		(_port(_int DUTY_DECREASE -1 0 23(_ent(_in))))
		(_port(_int PWM_OUT -1 0 24(_ent(_out))))
		(_sig(_int slow_clk_en -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 39(_array -1((_dto i 27 i 0)))))
		(_sig(_int counter_slow 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int tmp1 -1 0 40(_arch(_uni))))
		(_sig(_int tmp2 -1 0 40(_arch(_uni))))
		(_sig(_int duty_inc -1 0 40(_arch(_uni))))
		(_sig(_int tmp3 -1 0 41(_arch(_uni))))
		(_sig(_int tmp4 -1 0 41(_arch(_uni))))
		(_sig(_int duty_dec -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int counter_PWM 1 0 42(_arch(_uni((_others(i 2)))))))
		(_sig(_int DUTY_CYCLE 1 0 43(_arch(_uni(_string \"0101"\)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(5))(_sens(0))(_read(5)))))
			(line__58(_arch 1 0 58(_assignment(_trgt(4))(_sens(5)))))
			(line__62(_arch 2 0 62(_assignment(_trgt(8))(_sens(4)(6)(7)))))
			(line__66(_arch 3 0 66(_assignment(_trgt(11))(_sens(4)(9)(10)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(13))(_sens(0))(_read(8)(11)(13)))))
			(line__79(_arch 5 0 79(_prcs(_simple)(_trgt(12))(_sens(0))(_read(12)))))
			(line__88(_arch 6 0 88(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50463235)
		(50463234)
		(33686018)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 3334          1643197483602 Behavioral
(_unit VHDL(tutorvhdl 0 19(behavioral 0 28))
	(_version ve4)
	(_time 1643197483603 2022.01.26 12:44:43)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code e7b5b1b5e5b1b7f1b5b1f5bcb0e1efe1e3e1b4e0e3)
	(_coverage d)
	(_ent
		(_time 1643197325278)
	)
	(_comp
		(Debouncer
			(_object
				(_port(_int CLK -1 0 32(_ent (_in))))
				(_port(_int en -1 0 33(_ent (_in))))
				(_port(_int D -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst stage0 0 60(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(DUTY_INCREASE))
			((Q)(tmp1))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage1 0 61(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(tmp1))
			((Q)(tmp2))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage2 0 64(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(DUTY_DECREASE))
			((Q)(tmp3))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst stage3 0 65(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(tmp3))
			((Q)(tmp4))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((en)(en))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_port(_int DUTY_INCREASE -1 0 22(_ent(_in))))
		(_port(_int DUTY_DECREASE -1 0 23(_ent(_in))))
		(_port(_int PWM_OUT -1 0 24(_ent(_out))))
		(_sig(_int slow_clk_en -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 39(_array -1((_dto i 27 i 0)))))
		(_sig(_int counter_slow 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int tmp1 -1 0 40(_arch(_uni))))
		(_sig(_int tmp2 -1 0 40(_arch(_uni))))
		(_sig(_int duty_inc -1 0 40(_arch(_uni))))
		(_sig(_int tmp3 -1 0 41(_arch(_uni))))
		(_sig(_int tmp4 -1 0 41(_arch(_uni))))
		(_sig(_int duty_dec -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int counter_PWM 1 0 42(_arch(_uni((_others(i 2)))))))
		(_sig(_int DUTY_CYCLE 1 0 43(_arch(_uni(_string \"0101"\)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(5))(_sens(0))(_read(5)))))
			(line__58(_arch 1 0 58(_assignment(_trgt(4))(_sens(5)))))
			(line__62(_arch 2 0 62(_assignment(_trgt(8))(_sens(4)(6)(7)))))
			(line__66(_arch 3 0 66(_assignment(_trgt(11))(_sens(4)(9)(10)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(13))(_sens(0))(_read(8)(11)(13)))))
			(line__79(_arch 5 0 79(_prcs(_simple)(_trgt(12))(_sens(0))(_read(12)))))
			(line__88(_arch 6 0 88(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50463235)
		(50463234)
		(33686018)
	)
	(_model . Behavioral 7 -1)
)
V 000050 55 1138          1643198018066 Prescaler
(_unit VHDL(prescaler 0 20(prescaler 0 31))
	(_version ve4)
	(_time 1643198018067 2022.01.26 12:53:38)
	(_source(\../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code acaaaffafdfbfdbbadacbff6fcaaffaaa9abaeabac)
	(_coverage d)
	(_ent
		(_time 1643198018064)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CE -1 0 23(_ent(_in))))
		(_port(_int CLR -1 0 24(_ent(_in))))
		(_port(_int CEO -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{19~downto~0}~13 0 33(_array -1((_dto i 19 i 0)))))
		(_sig(_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 34(_arch((i 1000000)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)(1)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
V 000051 55 756           1643198018082 Behavioral
(_unit VHDL(dff_debounce 0 23(behavioral 0 31))
	(_version ve4)
	(_time 1643198018083 2022.01.26 12:53:38)
	(_source(\../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code bbbcbcefefece9aeecb5afe1efbdb9bdedbcbebdee)
	(_coverage d)
	(_ent
		(_time 1643197422321)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int en -1 0 26(_ent(_in))))
		(_port(_int D -1 0 27(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3046          1643198018097 Behavioral
(_unit VHDL(tutorvhdl 0 19(behavioral 0 28))
	(_version ve4)
	(_time 1643198018098 2022.01.26 12:53:38)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code cbcdcc9f9c9d9bdd999dd9909ccdc3cdcfcd98cccf)
	(_coverage d)
	(_ent
		(_time 1643197325278)
	)
	(_comp
		(Debouncer
			(_object
				(_port(_int CLK -1 0 32(_ent (_in))))
				(_port(_int en -1 0 33(_ent (_in))))
				(_port(_int D -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst stage0 0 60(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(DUTY_INCREASE))
			((Q)(tmp1))
		)
		(_use(_ent . Debouncer)
		)
	)
	(_inst stage1 0 61(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(tmp1))
			((Q)(tmp2))
		)
		(_use(_ent . Debouncer)
		)
	)
	(_inst stage2 0 64(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(DUTY_DECREASE))
			((Q)(tmp3))
		)
		(_use(_ent . Debouncer)
		)
	)
	(_inst stage3 0 65(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(tmp3))
			((Q)(tmp4))
		)
		(_use(_ent . Debouncer)
		)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_port(_int DUTY_INCREASE -1 0 22(_ent(_in))))
		(_port(_int DUTY_DECREASE -1 0 23(_ent(_in))))
		(_port(_int PWM_OUT -1 0 24(_ent(_out))))
		(_sig(_int slow_clk_en -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 39(_array -1((_dto i 27 i 0)))))
		(_sig(_int counter_slow 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int tmp1 -1 0 40(_arch(_uni))))
		(_sig(_int tmp2 -1 0 40(_arch(_uni))))
		(_sig(_int duty_inc -1 0 40(_arch(_uni))))
		(_sig(_int tmp3 -1 0 41(_arch(_uni))))
		(_sig(_int tmp4 -1 0 41(_arch(_uni))))
		(_sig(_int duty_dec -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int counter_PWM 1 0 42(_arch(_uni((_others(i 2)))))))
		(_sig(_int DUTY_CYCLE 1 0 43(_arch(_uni(_string \"0101"\)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(5))(_sens(0))(_read(5)))))
			(line__58(_arch 1 0 58(_assignment(_trgt(4))(_sens(5)))))
			(line__62(_arch 2 0 62(_assignment(_trgt(8))(_sens(4)(6)(7)))))
			(line__66(_arch 3 0 66(_assignment(_trgt(11))(_sens(4)(9)(10)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(13))(_sens(0))(_read(8)(11)(13)))))
			(line__79(_arch 5 0 79(_prcs(_simple)(_trgt(12))(_sens(0))(_read(12)))))
			(line__88(_arch 6 0 88(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50463235)
		(50463234)
		(33686018)
	)
	(_model . Behavioral 7 -1)
)
V 000044 55 2938          1643198018112 Top
(_unit VHDL(top 0 27(top 0 43))
	(_version ve4)
	(_time 1643198018113 2022.01.26 12:53:38)
	(_source(\../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code dbdddc89df8d8fccd9de9d808adcdfdd8ddcdbdcdf)
	(_coverage d)
	(_ent
		(_time 1643198018110)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int CLK -1 0 67(_ent (_in))))
				(_port(_int CE -1 0 68(_ent (_in))))
				(_port(_int LOAD -1 0 69(_ent (_in))))
				(_port(_int DATA 1 0 70(_ent (_in))))
				(_port(_int DIR -1 0 71(_ent (_in))))
				(_port(_int SEL -1 0 72(_ent (_in))))
				(_port(_int OE -1 0 73(_ent (_in))))
				(_port(_int LE -1 0 74(_ent (_in))))
				(_port(_int Q 1 0 75(_ent (_out))))
			)
		)
		(Prescaler
			(_object
				(_port(_int CLK -1 0 58(_ent (_in))))
				(_port(_int CE -1 0 59(_ent (_in))))
				(_port(_int CLR -1 0 60(_ent (_in))))
				(_port(_int CEO -1 0 61(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int CLR -1 0 51(_ent (_in))))
				(_port(_int PE -1 0 52(_ent (_out))))
				(_port(_int CLK -1 0 53(_ent (_in))))
			)
		)
	)
	(_inst U1 0 88(_comp TutorVHDL)
		(_port
			((CLR)(CLR))
			((CLK)(CLK))
			((CE)(PE))
			((LOAD)(LOAD))
			((DATA)(DATA))
			((DIR)(DIR))
			((SEL)(SEL))
			((OE)(OE))
			((LE)(LE))
			((Q)(Q))
		)
		(_use(_implicit)
			(_port
				((CLR)(CLR))
				((CLK)(CLK))
				((CE)(CE))
				((LOAD)(LOAD))
				((DATA)(DATA))
				((DIR)(DIR))
				((SEL)(SEL))
				((OE)(OE))
				((LE)(LE))
				((Q)(Q))
			)
		)
	)
	(_inst U2 0 102(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((CLR)(CLR))
			((CEO)(CEI))
		)
		(_use(_ent . Prescaler)
		)
	)
	(_inst U3 0 110(_comp Debouncer)
		(_port
			((CEI)(CEI))
			((PUSH)(PUSH))
			((CLR)(CLR))
			((PE)(PE))
			((CLK)(CLK))
		)
		(_use(_implicit)
			(_port
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1((_dto i 3 i 0)))))
		(_port(_int DATA 0 0 29(_ent(_in))))
		(_port(_int LOAD -1 0 30(_ent(_in))))
		(_port(_int DIR -1 0 31(_ent(_in))))
		(_port(_int LE -1 0 32(_ent(_in))))
		(_port(_int OE -1 0 33(_ent(_in))))
		(_port(_int SEL -1 0 34(_ent(_in))))
		(_port(_int CLR -1 0 35(_ent(_in))))
		(_port(_int CLK -1 0 36(_ent(_in))))
		(_port(_int CE -1 0 37(_ent(_in))))
		(_port(_int Q 0 0 38(_ent(_out))))
		(_port(_int PUSH -1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 70(_array -1((_dto i 3 i 0)))))
		(_sig(_int CEI -1 0 81(_arch(_uni))))
		(_sig(_int PE -1 0 82(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000062 55 312           1643198020072 $root 0000000000470 3
™U    ™U      ÷  öJ y%54ŸRÒÒUU)¢˛¸WÓc˘ºn;°uﬂ¡MGÍ|l≈E∫¸/0üÏÃ¿Ø_í%Ci∑dYÕ>8y{"⁄£Åñ„7∫l{ˇ[)bã'!ôﬁÿ>õf
ÇÀ≠Óó ŸsBmŒ^9‘≈g‚√¸N“êïÏ»Ò¯-gAﬁaÔ’ø…/ pW3ªòƒ·ÔE‡œíª”.∆Œ?å‡˙ÛªO‘°÷Ã§tSUØØNXykg∆\•vÀ≈ù$˚ÁxœòÆˇOC+∫9åé¯$Èú·1›,˙Ω®¿d°pÅfNÌàc◊—∑π‘◊$ÖÈÉ™ “œ¢≠u•ÿ≈m¥¶W`†*ß5qt&Ù~szX§äùÃnÛéî#—5U™U™V 000050 55 1895          1643198020074 Debouncer
(_unit VERILOG 6.3619.6.774 (Debouncer 0 15(Debouncer 0 15))
	(_version ve4)
	(_time 1643198019997 2022.01.26 12:53:39)
	(_source (\./../implement/Top.v\ VERILOG (\./../implement/Top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 3d386b386c6a6b2b68392867393b3e3b383a3f3939)
	(_ent
		(_time 1643198019997)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs           )
	(_object
		(_port (_int CLK ~wire 0 16 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int DELAY_reg[2]_0 ~wire 0 17 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[0:0]wire~ 0 18 (_array ~wire ((_to i 0 i 0)))))
		(_port (_int AR ~[0:0]wire~ 0 18 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int D ~[0:0]wire~ 0 19 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int E ~[0:0]wire~ 0 20 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[2:0]wire~ 0 30 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int DELAY ~[2:0]wire~ 0 30 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_scope
	)
	(_inst DELAY_reg[0] 0 34 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (E))
			((CLR) (AR))
			((D) (D))
			((Q) (DELAY(0)))
		)
		(_delay (0.000000))
	)
	(_inst DELAY_reg[1] 0 42 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (E))
			((CLR) (AR))
			((D) (DELAY(0)))
			((Q) (DELAY(1)))
		)
		(_delay (0.000000))
	)
	(_inst DELAY_reg[2] 0 50 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (E))
			((CLR) (AR))
			((D) (DELAY(1)))
			((Q) (DELAY(2)))
		)
		(_delay (0.000000))
	)
	(_inst Q_INT[3]_i_3 0 58 (_ent . LUT3)
		(_gen
			((INIT) (_cnst \8'h40\))
		)
		(_port
			((I0) (DELAY(2)))
			((I1) (DELAY(0)))
			((I2) (DELAY(1)))
			((O) (DELAY_reg[2]_0))
		)
		(_delay (64.000000))
	)
	(_model . Debouncer 1 -1)

)
V 000050 55 21692         1643198020076 Prescaler
(_unit VERILOG 6.3619.6.774 (Prescaler 0 67(Prescaler 0 67))
	(_version ve4)
	(_time 1643198019997 2022.01.26 12:53:39)
	(_source (\./../implement/Top.v\ VERILOG (\./../implement/Top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 3d396f396b6a6c2a3e393e322c673f3b383a3f383d3a3f)
	(_ent
		(_time 1643198019997)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs           )
	(_object
		(_port (_int CE_IBUF ~wire 0 68 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLK ~wire 0 69 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:3]wire~ 0 70 (_array ~wire ((_to i 3 i 3)))))
		(_port (_int Q_INT_reg ~[3:3]wire~ 0 70 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:0]wire~ 0 71 (_array ~wire ((_to i 0 i 0)))))
		(_port (_int AR ~[0:0]wire~ 0 71 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int DELAY_reg[2] ~[0:0]wire~ 0 72 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int E ~[0:0]wire~ 0 73 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int DIVIDER[0]_i_2_n_0 ~wire 0 85 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[0]_i_3_n_0 ~wire 0 86 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[0]_i_4_n_0 ~wire 0 87 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[0]_i_5_n_0 ~wire 0 88 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[0]_i_6_n_0 ~wire 0 89 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[12]_i_2_n_0 ~wire 0 90 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[12]_i_3_n_0 ~wire 0 91 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[12]_i_4_n_0 ~wire 0 92 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[12]_i_5_n_0 ~wire 0 93 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[16]_i_2_n_0 ~wire 0 94 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[16]_i_3_n_0 ~wire 0 95 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[16]_i_4_n_0 ~wire 0 96 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[16]_i_5_n_0 ~wire 0 97 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[4]_i_2_n_0 ~wire 0 98 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[4]_i_3_n_0 ~wire 0 99 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[4]_i_4_n_0 ~wire 0 100 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[4]_i_5_n_0 ~wire 0 101 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[8]_i_2_n_0 ~wire 0 102 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[8]_i_3_n_0 ~wire 0 103 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[8]_i_4_n_0 ~wire 0 104 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER[8]_i_5_n_0 ~wire 0 105 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[19:0]wire~ 0 106 (_array ~wire ((_dto i 19 i 0)))))
		(_sig (_int DIVIDER_reg ~[19:0]wire~ 0 106 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[0]_i_1_n_0 ~wire 0 107 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[0]_i_1_n_4 ~wire 0 108 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[0]_i_1_n_5 ~wire 0 109 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[0]_i_1_n_6 ~wire 0 110 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[0]_i_1_n_7 ~wire 0 111 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[12]_i_1_n_0 ~wire 0 112 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[12]_i_1_n_4 ~wire 0 113 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[12]_i_1_n_5 ~wire 0 114 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[12]_i_1_n_6 ~wire 0 115 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[12]_i_1_n_7 ~wire 0 116 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[16]_i_1_n_4 ~wire 0 117 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[16]_i_1_n_5 ~wire 0 118 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[16]_i_1_n_6 ~wire 0 119 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[16]_i_1_n_7 ~wire 0 120 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[4]_i_1_n_0 ~wire 0 121 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[4]_i_1_n_4 ~wire 0 122 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[4]_i_1_n_5 ~wire 0 123 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[4]_i_1_n_6 ~wire 0 124 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[4]_i_1_n_7 ~wire 0 125 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[8]_i_1_n_0 ~wire 0 126 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[8]_i_1_n_4 ~wire 0 127 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[8]_i_1_n_5 ~wire 0 128 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[8]_i_1_n_6 ~wire 0 129 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIVIDER_reg[8]_i_1_n_7 ~wire 0 130 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT[3]_i_4_n_0 ~wire 0 132 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT[3]_i_5_n_0 ~wire 0 133 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT[3]_i_6_n_0 ~wire 0 134 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT[3]_i_7_n_0 ~wire 0 135 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[2:0]wire~ 0 137 (_array ~wire ((_dto i 2 i 0)))))
		(_sig (_int NLW_DIVIDER_reg[0]_i_1_CO_UNCONNECTED ~[2:0]wire~ 0 137 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int NLW_DIVIDER_reg[12]_i_1_CO_UNCONNECTED ~[2:0]wire~ 0 138 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[3:0]wire~ 0 139 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int NLW_DIVIDER_reg[16]_i_1_CO_UNCONNECTED ~[3:0]wire~ 0 139 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int NLW_DIVIDER_reg[4]_i_1_CO_UNCONNECTED ~[2:0]wire~ 0 140 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int NLW_DIVIDER_reg[8]_i_1_CO_UNCONNECTED ~[2:0]wire~ 0 141 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2)(_cnst c))
		(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2)(_cnst c))
		(_sig (_int \5 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2)(_cnst c))
		(_sig (_int \6 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2)(_cnst c))
		(_sig (_int \7 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2)(_cnst c))
		(_sig (_int \11 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2)(_cnst c))
		(_type (_int ~[3:0]reg~ 0 0 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int \12 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'h0\))))(_reg)(_flags2)(_cnst c))
		(_sig (_int \15 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2)(_cnst c))
		(_sig (_int \16 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'h0\))))(_reg)(_flags2)(_cnst c))
		(_sig (_int \20 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2)(_cnst c))
		(_sig (_int \21 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'h0\))))(_reg)(_flags2)(_cnst c))
		(_sig (_int \25 \ ~reg -1 0 (_int (_uni((i 0)))))(_reg)(_flags2)(_cnst c))
		(_sig (_int \26 \ ~[3:0]reg~ -1 0 (_int (_uni(_cnst \4'h0\))))(_reg)(_flags2)(_cnst c))
		(_sig (_virtual \28 \ 0 532 (_uni ((23)(24)(25)(26)))))
		(_sig (_virtual \27 \ 0 531 (_uni ((48)(49)(50)(51)))))
		(_sig (_virtual \24 \ 0 528 (_uni ((47)(60)))))
		(_sig (_virtual \23 \ 0 492 (_uni ((19)(20)(21)(22)))))
		(_sig (_virtual \22 \ 0 491 (_uni ((43)(44)(45)(46)))))
		(_sig (_virtual \19 \ 0 488 (_uni ((42)(59)))))
		(_sig (_virtual \18 \ 0 428 (_uni ((15)(16)(17)(18)))))
		(_sig (_virtual \17 \ 0 427 (_uni ((38)(39)(40)(41)))))
		(_sig (_virtual \14 \ 0 388 (_uni ((11)(12)(13)(14)))))
		(_sig (_virtual \13 \ 0 387 (_uni ((34)(35)(36)(37)))))
		(_sig (_virtual \10 \ 0 384 (_uni ((33)(57)))))
		(_sig (_virtual \9 \ 0 356 (_uni ((7)(8)(9)(10)))))
		(_sig (_virtual \8 \ 0 355 (_uni ((29)(30)(31)(32)))))
		(_sig (_virtual \4 \ 0 354 (_uni ((63)(64)(65)(6)))))
		(_sig (_virtual \2 \ 0 352 (_uni ((28)(56)))))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
	)
	
	
	(_scope
	)
	(_inst DELAY[2]_i_1 0 143 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'h0800000\))
		)
		(_port
			((I0) (Q_INT[3]_i_7_n_0))
			((I1) (Q_INT[3]_i_6_n_0))
			((I2) (Q_INT[3]_i_5_n_0))
			((I3) (Q_INT[3]_i_4_n_0))
			((I4) (CE_IBUF))
			((O) (E))
		)
		(_delay (8388608.000000))
	)
	(_inst DIVIDER[0]_i_2 0 152 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(0)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[0]_i_2_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[0]_i_3 0 161 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(3)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[0]_i_3_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[0]_i_4 0 170 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(2)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[0]_i_4_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[0]_i_5 0 179 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(1)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[0]_i_5_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[0]_i_6 0 188 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'h55551555\))
		)
		(_port
			((I0) (DIVIDER_reg(0)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[0]_i_6_n_0))
		)
		(_delay (1431639381.000000))
	)
	(_inst DIVIDER[12]_i_2 0 197 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(15)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[12]_i_2_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[12]_i_3 0 206 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(14)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[12]_i_3_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[12]_i_4 0 215 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(13)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[12]_i_4_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[12]_i_5 0 224 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(12)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[12]_i_5_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[16]_i_2 0 233 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(19)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[16]_i_2_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[16]_i_3 0 242 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(18)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[16]_i_3_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[16]_i_4 0 251 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(17)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[16]_i_4_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[16]_i_5 0 260 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(16)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[16]_i_5_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[4]_i_2 0 269 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(7)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[4]_i_2_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[4]_i_3 0 278 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(6)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[4]_i_3_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[4]_i_4 0 287 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(5)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[4]_i_4_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[4]_i_5 0 296 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(4)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[4]_i_5_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[8]_i_2 0 305 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(11)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[8]_i_2_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[8]_i_3 0 314 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(10)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[8]_i_3_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[8]_i_4 0 323 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(9)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[8]_i_4_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER[8]_i_5 0 332 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hAAAA2AAA\))
		)
		(_port
			((I0) (DIVIDER_reg(8)))
			((I1) (Q_INT[3]_i_7_n_0))
			((I2) (Q_INT[3]_i_6_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_4_n_0))
			((O) (DIVIDER[8]_i_5_n_0))
		)
		(_delay (2863278762.000000))
	)
	(_inst DIVIDER_reg[0] 0 341 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[0]_i_1_n_7))
			((Q) (DIVIDER_reg(0)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[0]_i_1 0 350 (_ent . CARRY4)
		(_port
			((CI) (\1 \))
			((CO) (\2 \))
			((CYINIT) (\3 \))
			((DI) (\4 \))
			((O) (\8 \))
			((S) (\9 \))
		)
	)
	(_inst DIVIDER_reg[10] 0 357 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[8]_i_1_n_5))
			((Q) (DIVIDER_reg(10)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[11] 0 365 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[8]_i_1_n_4))
			((Q) (DIVIDER_reg(11)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[12] 0 373 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[12]_i_1_n_7))
			((Q) (DIVIDER_reg(12)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[12]_i_1 0 382 (_ent . CARRY4)
		(_port
			((CI) (DIVIDER_reg[8]_i_1_n_0))
			((CO) (\10 \))
			((CYINIT) (\11 \))
			((DI) (\12 \))
			((O) (\13 \))
			((S) (\14 \))
		)
	)
	(_inst DIVIDER_reg[13] 0 389 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[12]_i_1_n_6))
			((Q) (DIVIDER_reg(13)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[14] 0 397 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[12]_i_1_n_5))
			((Q) (DIVIDER_reg(14)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[15] 0 405 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[12]_i_1_n_4))
			((Q) (DIVIDER_reg(15)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[16] 0 413 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[16]_i_1_n_7))
			((Q) (DIVIDER_reg(16)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[16]_i_1 0 422 (_ent . CARRY4)
		(_port
			((CI) (DIVIDER_reg[12]_i_1_n_0))
			((CO) (NLW_DIVIDER_reg[16]_i_1_CO_UNCONNECTED))
			((CYINIT) (\15 \))
			((DI) (\16 \))
			((O) (\17 \))
			((S) (\18 \))
		)
	)
	(_inst DIVIDER_reg[17] 0 429 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[16]_i_1_n_6))
			((Q) (DIVIDER_reg(17)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[18] 0 437 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[16]_i_1_n_5))
			((Q) (DIVIDER_reg(18)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[19] 0 445 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[16]_i_1_n_4))
			((Q) (DIVIDER_reg(19)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[1] 0 453 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[0]_i_1_n_6))
			((Q) (DIVIDER_reg(1)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[2] 0 461 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[0]_i_1_n_5))
			((Q) (DIVIDER_reg(2)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[3] 0 469 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[0]_i_1_n_4))
			((Q) (DIVIDER_reg(3)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[4] 0 477 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[4]_i_1_n_7))
			((Q) (DIVIDER_reg(4)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[4]_i_1 0 486 (_ent . CARRY4)
		(_port
			((CI) (DIVIDER_reg[0]_i_1_n_0))
			((CO) (\19 \))
			((CYINIT) (\20 \))
			((DI) (\21 \))
			((O) (\22 \))
			((S) (\23 \))
		)
	)
	(_inst DIVIDER_reg[5] 0 493 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[4]_i_1_n_6))
			((Q) (DIVIDER_reg(5)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[6] 0 501 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[4]_i_1_n_5))
			((Q) (DIVIDER_reg(6)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[7] 0 509 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[4]_i_1_n_4))
			((Q) (DIVIDER_reg(7)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[8] 0 517 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[8]_i_1_n_7))
			((Q) (DIVIDER_reg(8)))
		)
		(_delay (0.000000))
	)
	(_inst DIVIDER_reg[8]_i_1 0 526 (_ent . CARRY4)
		(_port
			((CI) (DIVIDER_reg[4]_i_1_n_0))
			((CO) (\24 \))
			((CYINIT) (\25 \))
			((DI) (\26 \))
			((O) (\27 \))
			((S) (\28 \))
		)
	)
	(_inst DIVIDER_reg[9] 0 533 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (CE_IBUF))
			((CLR) (AR))
			((D) (DIVIDER_reg[8]_i_1_n_6))
			((Q) (DIVIDER_reg(9)))
		)
		(_delay (0.000000))
	)
	(_inst Q_INT[3]_i_1 0 541 (_ent . LUT6)
		(_gen
			((INIT) (_cnst \64'h0800000000000000\))
		)
		(_port
			((I0) (Q_INT_reg))
			((I1) (CE_IBUF))
			((I2) (Q_INT[3]_i_4_n_0))
			((I3) (Q_INT[3]_i_5_n_0))
			((I4) (Q_INT[3]_i_6_n_0))
			((I5) (Q_INT[3]_i_7_n_0))
			((O) (DELAY_reg[2]))
		)
		(_delay (576460752303423488.000000))
	)
	(_inst Q_INT[3]_i_4 0 551 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'hFFFFFFBF\))
		)
		(_port
			((I0) (DIVIDER_reg(6)))
			((I1) (DIVIDER_reg(19)))
			((I2) (DIVIDER_reg(18)))
			((I3) (DIVIDER_reg(8)))
			((I4) (DIVIDER_reg(7)))
			((O) (Q_INT[3]_i_4_n_0))
		)
		(_delay (4294967231.000000))
	)
	(_inst Q_INT[3]_i_5 0 560 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'h01\))
		)
		(_port
			((I0) (DIVIDER_reg(15)))
			((I1) (DIVIDER_reg(13)))
			((I2) (DIVIDER_reg(10)))
			((I3) (DIVIDER_reg(11)))
			((I4) (DIVIDER_reg(12)))
			((O) (Q_INT[3]_i_5_n_0))
		)
		(_delay (1.000000))
	)
	(_inst Q_INT[3]_i_6 0 569 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'h80000000\))
		)
		(_port
			((I0) (DIVIDER_reg(5)))
			((I1) (DIVIDER_reg(9)))
			((I2) (DIVIDER_reg(14)))
			((I3) (DIVIDER_reg(17)))
			((I4) (DIVIDER_reg(16)))
			((O) (Q_INT[3]_i_6_n_0))
		)
		(_delay (2147483648.000000))
	)
	(_inst Q_INT[3]_i_7 0 578 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'h80000000\))
		)
		(_port
			((I0) (DIVIDER_reg(0)))
			((I1) (DIVIDER_reg(1)))
			((I2) (DIVIDER_reg(2)))
			((I3) (DIVIDER_reg(4)))
			((I4) (DIVIDER_reg(3)))
			((O) (Q_INT[3]_i_7_n_0))
		)
		(_delay (2147483648.000000))
	)
	(_model . Prescaler 1 -1)

)
V 000044 55 5295          1643198020078 Top
(_unit VERILOG 6.3619.6.774 (Top 0 592(Top 0 592))
	(_version ve4)
	(_time 1643198019997 2022.01.26 12:53:39)
	(_source (\./../implement/Top.v\ VERILOG (\./../implement/Top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 3d396b383f6b6928316d7b666c38393b6b3a3d3839)
	(_ent
		(_time 1643198019997)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs           )
	(_object
		(_port (_int CE ~wire 0 593 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLK ~wire 0 594 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int CLR ~wire 0 595 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int DIR ~wire 0 596 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int LE ~wire 0 597 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int LOAD ~wire 0 598 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int OE ~wire 0 599 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int PUSH ~wire 0 600 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int SEL ~wire 0 601 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 602 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int DATA ~[3:0]wire~ 0 602 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q ~[3:0]wire~ 0 603 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int CEI ~wire 0 617 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CE_IBUF ~wire 0 618 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLK_IBUF ~wire 0 620 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLK_IBUF_BUFG ~wire 0 621 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int CLR_IBUF ~wire 0 623 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DATA_IBUF ~[3:0]wire~ 0 625 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int DIR_IBUF ~wire 0 627 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int LE_IBUF ~wire 0 629 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int LE_IBUF_BUFG ~wire 0 630 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int LOAD_IBUF ~wire 0 632 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int OE_IBUF ~wire 0 634 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int PE ~wire 0 635 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int PUSH_IBUF ~wire 0 637 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_OBUF ~[3:0]wire~ 0 639 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[0:0]wire~ 0 640 (_array ~wire ((_to i 0 i 0)))))
		(_sig (_int Q_TRI ~[0:0]wire~ 0 640 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int SEL_IBUF ~wire 0 642 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int U3_n_0 ~wire 0 643 (_arch (_uni)))(_net)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
	)
	
	
	(_scope
	)
	(_inst CE_IBUF_inst 0 645 (_ent . IBUF)
		(_port
			((I) (CE))
			((O) (CE_IBUF))
		)
	)
	(_inst CLK_IBUF_BUFG_inst 0 648 (_ent . BUFG)
		(_port
			((I) (CLK_IBUF))
			((O) (CLK_IBUF_BUFG))
		)
	)
	(_inst CLK_IBUF_inst 0 651 (_ent . IBUF)
		(_port
			((I) (CLK))
			((O) (CLK_IBUF))
		)
	)
	(_inst CLR_IBUF_inst 0 654 (_ent . IBUF)
		(_port
			((I) (CLR))
			((O) (CLR_IBUF))
		)
	)
	(_inst DATA_IBUF[0]_inst 0 657 (_ent . IBUF)
		(_port
			((I) (DATA(0)))
			((O) (DATA_IBUF(0)))
		)
	)
	(_inst DATA_IBUF[1]_inst 0 660 (_ent . IBUF)
		(_port
			((I) (DATA(1)))
			((O) (DATA_IBUF(1)))
		)
	)
	(_inst DATA_IBUF[2]_inst 0 663 (_ent . IBUF)
		(_port
			((I) (DATA(2)))
			((O) (DATA_IBUF(2)))
		)
	)
	(_inst DATA_IBUF[3]_inst 0 666 (_ent . IBUF)
		(_port
			((I) (DATA(3)))
			((O) (DATA_IBUF(3)))
		)
	)
	(_inst DIR_IBUF_inst 0 669 (_ent . IBUF)
		(_port
			((I) (DIR))
			((O) (DIR_IBUF))
		)
	)
	(_inst LE_IBUF_BUFG_inst 0 672 (_ent . BUFG)
		(_port
			((I) (LE_IBUF))
			((O) (LE_IBUF_BUFG))
		)
	)
	(_inst LE_IBUF_inst 0 675 (_ent . IBUF)
		(_port
			((I) (LE))
			((O) (LE_IBUF))
		)
	)
	(_inst LOAD_IBUF_inst 0 678 (_ent . IBUF)
		(_port
			((I) (LOAD))
			((O) (LOAD_IBUF))
		)
	)
	(_inst OE_IBUF_inst 0 681 (_ent . IBUF)
		(_port
			((I) (OE))
			((O) (OE_IBUF))
		)
	)
	(_inst PUSH_IBUF_inst 0 684 (_ent . IBUF)
		(_port
			((I) (PUSH))
			((O) (PUSH_IBUF))
		)
	)
	(_inst Q_OBUFT[0]_inst 0 687 (_ent . OBUFT)
		(_port
			((I) (Q_OBUF(0)))
			((O) (Q(0)))
			((T) (Q_TRI))
		)
	)
	(_inst Q_OBUFT[1]_inst 0 691 (_ent . OBUFT)
		(_port
			((I) (Q_OBUF(1)))
			((O) (Q(1)))
			((T) (Q_TRI))
		)
	)
	(_inst Q_OBUFT[2]_inst 0 695 (_ent . OBUFT)
		(_port
			((I) (Q_OBUF(2)))
			((O) (Q(2)))
			((T) (Q_TRI))
		)
	)
	(_inst Q_OBUFT[3]_inst 0 699 (_ent . OBUFT)
		(_port
			((I) (Q_OBUF(3)))
			((O) (Q(3)))
			((T) (Q_TRI))
		)
	)
	(_inst Q_OBUFT[3]_inst_i_2 0 703 (_ent . LUT1)
		(_gen
			((INIT) (_cnst \2'h1\))
		)
		(_port
			((I0) (OE_IBUF))
			((O) (Q_TRI))
		)
		(_delay (1.000000))
	)
	(_inst SEL_IBUF_inst 0 708 (_ent . IBUF)
		(_port
			((I) (SEL))
			((O) (SEL_IBUF))
		)
	)
	(_inst U1 0 711 (_ent . TutorVHDL)
		(_port
			((AR) (CLR_IBUF))
			((CLK) (CLK_IBUF_BUFG))
			((D) (DATA_IBUF))
			((DIR_IBUF) (DIR_IBUF))
			((E) (LE_IBUF_BUFG))
			((LOAD_IBUF) (LOAD_IBUF))
			((Q_INT_reg[3]_0) (PE))
			((Q_OBUF) (Q_OBUF))
			((SEL_IBUF) (SEL_IBUF))
		)
	)
	(_inst U2 0 721 (_ent . Prescaler)
		(_port
			((AR) (CLR_IBUF))
			((CE_IBUF) (CE_IBUF))
			((CLK) (CLK_IBUF_BUFG))
			((DELAY_reg[2]) (PE))
			((E) (CEI))
			((Q_INT_reg) (U3_n_0))
		)
	)
	(_inst U3 0 728 (_ent . Debouncer)
		(_port
			((AR) (CLR_IBUF))
			((CLK) (CLK_IBUF_BUFG))
			((D) (PUSH_IBUF))
			((DELAY_reg[2]_0) (U3_n_0))
			((E) (CEI))
		)
	)
	(_model . Top 1 -1)

)
V 000050 55 7867          1643198020083 TutorVHDL
(_unit VERILOG 6.3619.6.774 (TutorVHDL 0 736(TutorVHDL 0 736))
	(_version ve4)
	(_time 1643198019997 2022.01.26 12:53:39)
	(_source (\./../implement/Top.v\ VERILOG (\./../implement/Top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 3d396b396c6b6d2b3f682f646a39353939396e3839)
	(_ent
		(_time 1643198019997)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs           )
	(_object
		(_port (_int CLK ~wire 0 737 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int DIR_IBUF ~wire 0 738 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int LOAD_IBUF ~wire 0 739 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int SEL_IBUF ~wire 0 740 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[0:0]wire~ 0 741 (_array ~wire ((_to i 0 i 0)))))
		(_port (_int AR ~[0:0]wire~ 0 741 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[3:0]wire~ 0 742 (_array ~wire ((_dto i 3 i 0)))))
		(_port (_int D ~[3:0]wire~ 0 742 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int E ~[0:0]wire~ 0 743 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q_INT_reg[3]_0 ~[0:0]wire~ 0 744 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int Q_OBUF ~[3:0]wire~ 0 745 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int L_DAT ~[3:0]wire~ 0 762 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT[0]_i_1_n_0 ~wire 0 763 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT[1]_i_2_n_0 ~wire 0 764 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT[1]_i_3_n_0 ~wire 0 765 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT[2]_i_2_n_0 ~wire 0 766 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT[2]_i_3_n_0 ~wire 0 767 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT[3]_i_8_n_0 ~wire 0 768 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT[3]_i_9_n_0 ~wire 0 769 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT_reg[1]_i_1_n_0 ~wire 0 770 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT_reg[2]_i_1_n_0 ~wire 0 771 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT_reg[3]_i_2_n_0 ~wire 0 773 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int Q_INT_reg_n_0_ ~[3:0]wire~ 0 774 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2)(_cnst c))
		(_sig (_int \2 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2)(_cnst c))
		(_sig (_int \3 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2)(_cnst c))
		(_sig (_int \4 \ ~reg -1 0 (_int (_uni((i 1)))))(_reg)(_flags2)(_cnst c))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
	)
	
	
	(_scope
	)
	(_inst L_DAT_reg[0] 0 779 (_ent . LDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((CLR) (AR))
			((D) (D(0)))
			((G) (E))
			((GE) (\1 \))
			((Q) (L_DAT(0)))
		)
		(_delay (0.000000))
	)
	(_inst L_DAT_reg[1] 0 788 (_ent . LDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((CLR) (AR))
			((D) (D(1)))
			((G) (E))
			((GE) (\2 \))
			((Q) (L_DAT(1)))
		)
		(_delay (0.000000))
	)
	(_inst L_DAT_reg[2] 0 797 (_ent . LDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((CLR) (AR))
			((D) (D(2)))
			((G) (E))
			((GE) (\3 \))
			((Q) (L_DAT(2)))
		)
		(_delay (0.000000))
	)
	(_inst L_DAT_reg[3] 0 806 (_ent . LDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((CLR) (AR))
			((D) (D(3)))
			((G) (E))
			((GE) (\4 \))
			((Q) (L_DAT(3)))
		)
		(_delay (0.000000))
	)
	(_inst Q_INT[0]_i_1 0 814 (_ent . LUT3)
		(_gen
			((INIT) (_cnst \8'h8B\))
		)
		(_port
			((I0) (D(0)))
			((I1) (LOAD_IBUF))
			((I2) (Q_INT_reg_n_0_(0)))
			((O) (Q_INT[0]_i_1_n_0))
		)
		(_delay (139.000000))
	)
	(_inst Q_INT[1]_i_2 0 821 (_ent . LUT6)
		(_gen
			((INIT) (_cnst \64'h8B888BB8B88BB888\))
		)
		(_port
			((I0) (D(1)))
			((I1) (LOAD_IBUF))
			((I2) (DIR_IBUF))
			((I3) (Q_INT_reg_n_0_(1)))
			((I4) (Q_INT_reg_n_0_(3)))
			((I5) (Q_INT_reg_n_0_(0)))
			((O) (Q_INT[1]_i_2_n_0))
		)
		(_delay (10054439793591040000.000000))
	)
	(_inst Q_INT[1]_i_3 0 831 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'h8BB8B88B\))
		)
		(_port
			((I0) (D(1)))
			((I1) (LOAD_IBUF))
			((I2) (DIR_IBUF))
			((I3) (Q_INT_reg_n_0_(1)))
			((I4) (Q_INT_reg_n_0_(0)))
			((O) (Q_INT[1]_i_3_n_0))
		)
		(_delay (2344138891.000000))
	)
	(_inst Q_INT[2]_i_2 0 840 (_ent . LUT6)
		(_gen
			((INIT) (_cnst \64'hB888B888888B8888\))
		)
		(_port
			((I0) (D(2)))
			((I1) (LOAD_IBUF))
			((I2) (DIR_IBUF))
			((I3) (Q_INT_reg_n_0_(0)))
			((I4) (Q_INT_reg_n_0_(3)))
			((I5) (Q_INT_reg_n_0_(1)))
			((O) (Q_INT[2]_i_2_n_0))
		)
		(_delay (13297080796357298176.000000))
	)
	(_inst Q_INT[2]_i_3 0 850 (_ent . LUT5)
		(_gen
			((INIT) (_cnst \32'h8BBBBBB8\))
		)
		(_port
			((I0) (D(2)))
			((I1) (LOAD_IBUF))
			((I2) (DIR_IBUF))
			((I3) (Q_INT_reg_n_0_(0)))
			((I4) (Q_INT_reg_n_0_(1)))
			((O) (Q_INT[2]_i_3_n_0))
		)
		(_delay (2344336312.000000))
	)
	(_inst Q_INT[3]_i_8 0 859 (_ent . LUT6)
		(_gen
			((INIT) (_cnst \64'hBB8B8888BBB8888B\))
		)
		(_port
			((I0) (D(3)))
			((I1) (LOAD_IBUF))
			((I2) (DIR_IBUF))
			((I3) (Q_INT_reg_n_0_(1)))
			((I4) (Q_INT_reg_n_0_(3)))
			((I5) (Q_INT_reg_n_0_(0)))
			((O) (Q_INT[3]_i_8_n_0))
		)
		(_delay (13514045227701667840.000000))
	)
	(_inst Q_INT[3]_i_9 0 869 (_ent . LUT6)
		(_gen
			((INIT) (_cnst \64'h8BBBBBBBB8888888\))
		)
		(_port
			((I0) (D(3)))
			((I1) (LOAD_IBUF))
			((I2) (Q_INT_reg_n_0_(0)))
			((I3) (Q_INT_reg_n_0_(1)))
			((I4) (DIR_IBUF))
			((I5) (Q_INT_reg_n_0_(3)))
			((O) (Q_INT[3]_i_9_n_0))
		)
		(_delay (10068847806846109696.000000))
	)
	(_inst Q_INT_reg[0] 0 879 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (Q_INT_reg[3]_0))
			((CLR) (AR))
			((D) (Q_INT[0]_i_1_n_0))
			((Q) (Q_INT_reg_n_0_(0)))
		)
		(_delay (0.000000))
	)
	(_inst Q_INT_reg[1] 0 887 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (Q_INT_reg[3]_0))
			((CLR) (AR))
			((D) (Q_INT_reg[1]_i_1_n_0))
			((Q) (Q_INT_reg_n_0_(1)))
		)
		(_delay (0.000000))
	)
	(_inst Q_INT_reg[1]_i_1 0 895 (_ent . MUXF7)
		(_port
			((I0) (Q_INT[1]_i_2_n_0))
			((I1) (Q_INT[1]_i_3_n_0))
			((O) (Q_INT_reg[1]_i_1_n_0))
			((S) (Q_INT_reg_n_0_(2)))
		)
	)
	(_inst Q_INT_reg[2] 0 900 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (Q_INT_reg[3]_0))
			((CLR) (AR))
			((D) (Q_INT_reg[2]_i_1_n_0))
			((Q) (Q_INT_reg_n_0_(2)))
		)
		(_delay (0.000000))
	)
	(_inst Q_INT_reg[2]_i_1 0 908 (_ent . MUXF7)
		(_port
			((I0) (Q_INT[2]_i_2_n_0))
			((I1) (Q_INT[2]_i_3_n_0))
			((O) (Q_INT_reg[2]_i_1_n_0))
			((S) (Q_INT_reg_n_0_(2)))
		)
	)
	(_inst Q_INT_reg[3] 0 913 (_ent . FDCE)
		(_gen
			((INIT) (_cnst \1'b0\))
		)
		(_port
			((C) (CLK))
			((CE) (Q_INT_reg[3]_0))
			((CLR) (AR))
			((D) (Q_INT_reg[3]_i_2_n_0))
			((Q) (Q_INT_reg_n_0_(3)))
		)
		(_delay (0.000000))
	)
	(_inst Q_INT_reg[3]_i_2 0 921 (_ent . MUXF7)
		(_port
			((I0) (Q_INT[3]_i_8_n_0))
			((I1) (Q_INT[3]_i_9_n_0))
			((O) (Q_INT_reg[3]_i_2_n_0))
			((S) (Q_INT_reg_n_0_(2)))
		)
	)
	(_inst Q_OBUFT[0]_inst_i_1 0 926 (_ent . LUT3)
		(_gen
			((INIT) (_cnst \8'hB8\))
		)
		(_port
			((I0) (L_DAT(0)))
			((I1) (SEL_IBUF))
			((I2) (Q_INT_reg_n_0_(0)))
			((O) (Q_OBUF(0)))
		)
		(_delay (184.000000))
	)
	(_inst Q_OBUFT[1]_inst_i_1 0 933 (_ent . LUT3)
		(_gen
			((INIT) (_cnst \8'hB8\))
		)
		(_port
			((I0) (L_DAT(1)))
			((I1) (SEL_IBUF))
			((I2) (Q_INT_reg_n_0_(1)))
			((O) (Q_OBUF(1)))
		)
		(_delay (184.000000))
	)
	(_inst Q_OBUFT[2]_inst_i_1 0 940 (_ent . LUT3)
		(_gen
			((INIT) (_cnst \8'hB8\))
		)
		(_port
			((I0) (L_DAT(2)))
			((I1) (SEL_IBUF))
			((I2) (Q_INT_reg_n_0_(2)))
			((O) (Q_OBUF(2)))
		)
		(_delay (184.000000))
	)
	(_inst Q_OBUFT[3]_inst_i_1 0 947 (_ent . LUT3)
		(_gen
			((INIT) (_cnst \8'hB8\))
		)
		(_port
			((I0) (L_DAT(3)))
			((I1) (SEL_IBUF))
			((I2) (Q_INT_reg_n_0_(3)))
			((O) (Q_OBUF(3)))
		)
		(_delay (184.000000))
	)
	(_model . TutorVHDL 1 -1)

)
V 000045 55 3939          1643198020090 glbl
(_unit VERILOG 6.3619.6.774 (glbl 0 959(glbl 0 959))
	(_version ve4)
	(_time 1643198019997 2022.01.26 12:53:39)
	(_source (\./../implement/Top.v\ VERILOG (\./../implement/Top.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 7))
	(_code 3d3a68383a6a6b2b6a3a2a673f3b3f3b6e3b3a3b6e)
	(_ent
		(_time 1643198019997)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs           )
	(_object
		(_type (_int ~vector~0 0 961 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int ROC_WIDTH ~vector~0 0 961 \100000\ (_ent -1 (_cnst \100000\))))
		(_type (_int ~vector~1 0 962 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int TOC_WIDTH ~vector~1 0 962 \0\ (_ent -1 (_cnst \0\))))
		(_sig (_int GSR ~wire 0 965 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int GTS ~wire 0 966 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int GWE ~wire 0 967 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int PRLD ~wire 0 968 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int p_up_tmp ~tri1 0 969 (_arch (_uni)))(_net tri1)(_flags1))
		(_sig (_int PLL_LOCKG ~tri 0 970 (_arch (_uni)))(_net tri)(_flags2))
		(_sig (_int PROGB_GLBL ~wire 0 972 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int CCLKO_GLBL ~wire 0 973 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int FCSBO_GLBL ~wire 0 974 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[3:0]wire~ 0 975 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int DO_GLBL ~[3:0]wire~ 0 975 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int DI_GLBL ~[3:0]wire~ 0 976 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int GSR_int ~reg 0 978 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int GTS_int ~reg 0 979 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int PRLD_int ~reg 0 980 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int JTAG_TDO_GLBL ~wire 0 983 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int JTAG_TCK_GLBL ~wire 0 984 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int JTAG_TDI_GLBL ~wire 0 985 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int JTAG_TMS_GLBL ~wire 0 986 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int JTAG_TRST_GLBL ~wire 0 987 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int JTAG_CAPTURE_GLBL ~reg 0 989 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int JTAG_RESET_GLBL ~reg 0 990 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int JTAG_SHIFT_GLBL ~reg 0 991 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int JTAG_UPDATE_GLBL ~reg 0 992 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int JTAG_RUNTEST_GLBL ~reg 0 993 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int JTAG_SEL1_GLBL ~reg 0 995 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_sig (_int JTAG_SEL2_GLBL ~reg 0 996 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_sig (_int JTAG_SEL3_GLBL ~reg 0 997 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_sig (_int JTAG_SEL4_GLBL ~reg 0 998 (_arch (_uni(_cnst \0\))))(_reg)(_flags2))
		(_sig (_int JTAG_USER_TDO1_GLBL ~reg 0 1000 (_arch (_uni(_cnst \1'bz\))))(_reg)(_flags2))
		(_sig (_int JTAG_USER_TDO2_GLBL ~reg 0 1001 (_arch (_uni(_cnst \1'bz\))))(_reg)(_flags2))
		(_sig (_int JTAG_USER_TDO3_GLBL ~reg 0 1002 (_arch (_uni(_cnst \1'bz\))))(_reg)(_flags2))
		(_sig (_int JTAG_USER_TDO4_GLBL ~reg 0 1003 (_arch (_uni(_cnst \1'bz\))))(_reg)(_flags2))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_type (_ext ~tri1 (1 tri1)))
		(_type (_ext ~tri (1 tri)))
		(_prcs
			(@ASSIGN#970_0@ (_arch 0 0 970 (_prcs 0(_ass)(_simple)(_trgt(5))(_sens(4))
(_strength weak1 strong0)			)))
			(@ASSIGN#1005_1@ (_arch 1 0 1005 (_prcs 1(_ass)(_simple)(_trgt(0))(_sens(11))
(_strength strong1 weak0)			)))
			(@ASSIGN#1006_2@ (_arch 2 0 1006 (_prcs 2(_ass)(_simple)(_trgt(1))(_sens(12))
(_strength strong1 weak0)			)))
			(@ASSIGN#1007_3@ (_arch 3 0 1007 (_prcs 3(_ass)(_simple)(_trgt(3))(_sens(13))
(_strength weak1 weak0)			)))
			(@INITIAL#1009_4@ (_arch 4 0 1009 (_prcs 4(_trgt(11)(13))
			)))
			(@INITIAL#1017_5@ (_arch 5 0 1017 (_prcs 5(_trgt(12))
			)))
			(@INTERNAL#0_6@ (_int 6 0 0 0 (_prcs 6 (_virtual))))
		)
	)
	
	
	(_model . glbl 7 -1)

)
V 000051 55 3046          1643198213698 Behavioral
(_unit VHDL(tutorvhdl 0 19(behavioral 0 28))
	(_version ve4)
	(_time 1643198213699 2022.01.26 12:56:53)
	(_source(\../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d5d28786d58385c38783c78e82d3ddd3d1d386d2d1)
	(_coverage d)
	(_ent
		(_time 1643197325278)
	)
	(_comp
		(Debouncer
			(_object
				(_port(_int CLK -1 0 32(_ent (_in))))
				(_port(_int en -1 0 33(_ent (_in))))
				(_port(_int D -1 0 34(_ent (_in))))
				(_port(_int Q -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst stage0 0 60(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(DUTY_INCREASE))
			((Q)(tmp1))
		)
		(_use(_ent . Debouncer)
		)
	)
	(_inst stage1 0 61(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(tmp1))
			((Q)(tmp2))
		)
		(_use(_ent . Debouncer)
		)
	)
	(_inst stage2 0 64(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(DUTY_DECREASE))
			((Q)(tmp3))
		)
		(_use(_ent . Debouncer)
		)
	)
	(_inst stage3 0 65(_comp Debouncer)
		(_port
			((CLK)(clk))
			((en)(slow_clk_en))
			((D)(tmp3))
			((Q)(tmp4))
		)
		(_use(_ent . Debouncer)
		)
	)
	(_object
		(_port(_int clk -1 0 21(_ent(_in)(_event))))
		(_port(_int DUTY_INCREASE -1 0 22(_ent(_in))))
		(_port(_int DUTY_DECREASE -1 0 23(_ent(_in))))
		(_port(_int PWM_OUT -1 0 24(_ent(_out))))
		(_sig(_int slow_clk_en -1 0 38(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 39(_array -1((_dto i 27 i 0)))))
		(_sig(_int counter_slow 0 0 39(_arch(_uni((_others(i 2)))))))
		(_sig(_int tmp1 -1 0 40(_arch(_uni))))
		(_sig(_int tmp2 -1 0 40(_arch(_uni))))
		(_sig(_int duty_inc -1 0 40(_arch(_uni))))
		(_sig(_int tmp3 -1 0 41(_arch(_uni))))
		(_sig(_int tmp4 -1 0 41(_arch(_uni))))
		(_sig(_int duty_dec -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int counter_PWM 1 0 42(_arch(_uni((_others(i 2)))))))
		(_sig(_int DUTY_CYCLE 1 0 43(_arch(_uni(_string \"0101"\)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(5))(_sens(0))(_read(5)))))
			(line__58(_arch 1 0 58(_assignment(_trgt(4))(_sens(5)))))
			(line__62(_arch 2 0 62(_assignment(_trgt(8))(_sens(4)(6)(7)))))
			(line__66(_arch 3 0 66(_assignment(_trgt(11))(_sens(4)(9)(10)))))
			(line__68(_arch 4 0 68(_prcs(_simple)(_trgt(13))(_sens(0))(_read(8)(11)(13)))))
			(line__79(_arch 5 0 79(_prcs(_simple)(_trgt(12))(_sens(0))(_read(12)))))
			(line__88(_arch 6 0 88(_assignment(_trgt(3))(_sens(12)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 50463234)
		(50463235)
		(50463234)
		(33686018)
	)
	(_model . Behavioral 7 -1)
)
V 000062 55 328           1643198214266 $root 0000000000528 3
™U    ™U   0    8≤èâ≤ÔÂOŒ'¿q"Á˙ZêDc¨÷=0âååS!äí°¢â‘áíº∆i©WÙ23mf/»∂iæÙIà ¡«÷û˘k∞1¢ƒ¢∆Ÿ¥<Ô’(D˚å…§r‚+mC_)vúw ∆ñ#¿ô°wpB}¸œHá´ mØ‚óÔ≤ª#Ò≈‘‚O‡ﬂXèzÏÕ∆›ÂÁ}πÂºÇæ’yÍ¸PæœgΩùv# õCé]ˆì.K}˘)É=Â“&¿P@ç|òw,)|Â!"ŒÇÔ∑ë‚ˆNsj†è¥∑Ω E¡!IúA˘à^-ë÷P¨[Œ;^ÖçPéÑŒaÜﬂ⁄{RÉK¬°1ÉñHJõaO#/ÄA}2±X‡áîx¡z¬N•ÊH#£fPƒ
åÅã¥U™U™V 000057 55 2380          1643198214268 tutorvhdl_tb_tim
(_unit VERILOG 6.3619.6.774 (tutorvhdl_tb_tim 0 22(tutorvhdl_tb_tim 0 22))
	(_version ve4)
	(_time 1643198214197 2022.01.26 12:56:54)
	(_source (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG (\./../src/TestBench/tutorvhdl_TB_tim.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_code c9cfcc9dc59f99df9fcfc89fdf9390cfcdcf9acc9fcecd)
	(_ent
		(_time 1643198214197)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs           )
	(_object
		(_sig (_int CLR ~reg 0 26 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CLK ~reg 0 27 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int CE ~reg 0 28 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LOAD ~reg 0 29 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int DIR ~reg 0 30 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int SEL ~reg 0 31 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]reg~ 0 32 (_array ~reg ((_dto i 3 i 0)))))
		(_sig (_int DATA ~[3:0]reg~ 0 32 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int OE ~reg 0 33 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_sig (_int LE ~reg 0 34 (_arch (_uni)))(_reg)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_type (_int ~[3:0]wire~ 0 35 (_array ~wire ((_dto i 3 i 0)))))
		(_sig (_int Q ~[3:0]wire~ 0 35 (_arch (_uni)))(_net)(_nonbaction)(_noedge)(_nodynauto)(_noforceassign))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@MONITOR#53_0@ (_int 0 0 53 (_prcs 0(_postponed 1)(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_mon(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))
			)))
			(@INITIAL#52_1@ (_arch 1 0 52 (_prcs 1(_mon)(_child_mon(0))
			)))
			(@INITIAL#STIMUL@ (_arch 2 0 57 (_prcs 2(_trgt(8)(7)(6)(0)(1)(2)(3)(5)(4))
			)))
		)
	)
	
	
	(_scope
		(_unit STIMUL begin 0 58)
	)
	(_inst UUT 0 40 (_ent . tutorVHDL)
		(_port
			((CLR) (CLR))
			((CLK) (CLK))
			((CE) (CE))
			((LOAD) (LOAD))
			((DIR) (DIR))
			((SEL) (SEL))
			((DATA) (DATA))
			((OE) (OE))
			((LE) (LE))
			((Q) (Q))
			((DUTY_INCREASE) (_open))
			((DUTY_DECREASE) (_open))
			((PWM_OUT) (_open))
		)
	)
	(_model . tutorvhdl_tb_tim 4 -1)

)
