Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Sep 12 04:53:00 2024
| Host         : DESKTOP-9UI98RB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file blk_diag1_wrapper_control_sets_placed.rpt
| Design       : blk_diag1_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             234 |           73 |
| No           | No                    | Yes                    |             178 |           64 |
| No           | Yes                   | No                     |              87 |           23 |
| Yes          | No                    | No                     |             176 |           63 |
| Yes          | No                    | Yes                    |              85 |           21 |
| Yes          | Yes                   | No                     |              38 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                         Enable Signal                        |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
| ~blk_diag1_i/bck_divider/U0/clk_out_BUFG              |                                                              |                                                              |                1 |              1 |         1.00 |
|  blk_diag1_i/sck_divider/U0/clk_out                   |                                                              | blk_diag1_i/processing_system7_0/inst/FCLK_RESET2_N          |                1 |              1 |         1.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK1      |                                                              |                                                              |                1 |              1 |         1.00 |
|  blk_diag1_i/midi_receiver_0/U0/int_clk_reg_n_0_BUFG  |                                                              |                                                              |                2 |              2 |         1.00 |
|  blk_diag1_i/midi_receiver_0/U0/int_clk_reg_n_0_BUFG  |                                                              | blk_diag1_i/midi_receiver_0/U0/status[2]_i_1_n_0             |                1 |              3 |         3.00 |
|  blk_diag1_i/bck_divider/U0/clk_out_BUFG              |                                                              |                                                              |                2 |              4 |         2.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0      |                                                              | clear_params_IBUF                                            |                3 |              4 |         1.33 |
|  blk_diag1_i/midi_receiver_0/U0/int_clk_reg_n_0_BUFG  | blk_diag1_i/midi_receiver_0/U0/param_change_i_1_n_0          | blk_diag1_i/util_vector_logic_0/Res[0]                       |                2 |              6 |         3.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0      | blk_diag1_i/processing_system7_0/inst/FCLK_RESET0_N          | blk_diag1_i/oscillator_0/U0/wav/voice_inverted[21]_i_1_n_0   |                3 |              6 |         2.00 |
|  blk_diag1_i/midi_receiver_0/U0/int_clk_reg_n_0_BUFG  | blk_diag1_i/midi_receiver_0/U0/packet_2_1                    | blk_diag1_i/util_vector_logic_0/Res[0]                       |                3 |              8 |         2.67 |
|  blk_diag1_i/midi_receiver_0/U0/int_clk_reg_n_0_BUFG  | blk_diag1_i/midi_receiver_0/U0/packet_1_0                    | blk_diag1_i/util_vector_logic_0/Res[0]                       |                1 |              8 |         8.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0      | blk_diag1_i/oscillator_0/U0/wav/dds_phase0                   |                                                              |                8 |             10 |         1.25 |
|  blk_diag1_i/midi_receiver_0/U0/int_clk_reg_n_0_BUFG  | blk_diag1_i/midi_receiver_0/U0/note_number[7]_i_1_n_0        | blk_diag1_i/util_vector_logic_0/Res[0]                       |                3 |             15 |         5.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0      |                                                              | blk_diag1_i/oscillator_0/U0/wav/clear                        |                5 |             16 |         3.20 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0      | blk_diag1_i/oscillator_0/U0/wav/phase_acc[1][15]_i_1_n_0     | blk_diag1_i/oscillator_0/U0/wav/clear                        |                5 |             16 |         3.20 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0      | blk_diag1_i/oscillator_0/U0/wav/phase_acc[2][15]_i_1_n_0     | blk_diag1_i/oscillator_0/U0/wav/clear                        |                3 |             16 |         5.33 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0      | blk_diag1_i/oscillator_0/U0/wav/phase_acc[3][15]_i_1_n_0     | blk_diag1_i/oscillator_0/U0/wav/clear                        |                4 |             16 |         4.00 |
|  blk_diag1_i/bck_divider/U0/clk_out_BUFG              | blk_diag1_i/audio_out_enc/U0/shift_register_0                |                                                              |                6 |             24 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0      |                                                              | blk_diag1_i/processing_system7_0/inst/FCLK_RESET0_N          |                9 |             24 |         2.67 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0      |                                                              | blk_diag1_i/audio_mixer_0/U0/sum[25]_i_1_n_0                 |                7 |             26 |         3.71 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0      |                                                              | blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/sclr_i   |                7 |             27 |         3.86 |
|  blk_diag1_i/bck_divider/U0/clk_out_BUFG              |                                                              | blk_diag1_i/audio_out_enc/U0/shift_register_0                |                8 |             28 |         3.50 |
|  blk_diag1_i/midi_receiver_0/U0/int_clk_reg_n_0_BUFG  | blk_diag1_i/midi_receiver_0/U0/data_receive.count[0]_i_2_n_0 | blk_diag1_i/midi_receiver_0/U0/data_receive.count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK1      |                                                              | blk_diag1_i/midi_receiver_0/U0/clear                         |                8 |             32 |         4.00 |
|  blk_diag1_i/bck_divider/U0/clk_out_BUFG              |                                                              | blk_diag1_i/processing_system7_0/inst/FCLK_RESET2_N          |               13 |             33 |         2.54 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG |                                                              | blk_diag1_i/processing_system7_0/inst/FCLK_RESET2_N          |               14 |             33 |         2.36 |
|  blk_diag1_i/midi_receiver_0/U0/int_clk_reg_n_0_BUFG  |                                                              | blk_diag1_i/util_vector_logic_0/Res[0]                       |               11 |             38 |         3.45 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0      | blk_diag1_i/processing_system7_0/inst/FCLK_RESET0_N          |                                                              |               49 |            142 |         2.90 |
|  blk_diag1_i/processing_system7_0/inst/FCLK_CLK0      |                                                              |                                                              |               67 |            226 |         3.37 |
+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+


