#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Jun 28 13:26:32 2024
# Process ID: 5564
# Current directory: C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/viv
# Command line: vivado.exe -mode batch -source .\script.tcl
# Log file: C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/viv/vivado.log
# Journal file: C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/viv\vivado.jou
# Running On: DESKTOP-O5663KL, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 16, Host memory: 137167 MB
#-----------------------------------------------------------
source {.\script.tcl}
# create_project viv ./ -part xczu9eg-ffvb1156-2-e
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1910.582 ; gain = 163.254
# add_files -fileset constrs_1 ./const.xdc
# set_property top hdv_engine [current_fileset]
# launch_runs synth_1 -jobs 24
CRITICAL WARNING: [filemgmt 20-742] The top module "hdv_engine" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL sources found in project
INFO: [Common 17-206] Exiting Vivado at Fri Jun 28 13:26:43 2024...
