<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: tisci_procboot</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__tisci__procboot.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">tisci_procboot<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__SCICLIENT__MODULE.html">APIs for SCI Client or SYSFW/DMSC FW</a> &raquo; <a class="el" href="group__TISCI.html">Texas Instruments System Controller Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>DMSC controls the power management, security and resource management of the device. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__request__req.html">tisci_msg_proc_request_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file contains:  <a href="structtisci__msg__proc__request__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__request__resp.html">tisci_msg_proc_request_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request for physical processor control response.  <a href="structtisci__msg__proc__request__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__release__req.html">tisci_msg_proc_release_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release physical processor control request.  <a href="structtisci__msg__proc__release__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__release__resp.html">tisci_msg_proc_release_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release physical processor control response.  <a href="structtisci__msg__proc__release__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__handover__req.html">tisci_msg_proc_handover_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request to handover control of a processor to another host if permitted.  <a href="structtisci__msg__proc__handover__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__handover__resp.html">tisci_msg_proc_handover_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response to handover of control of a processor to another host if permitted.  <a href="structtisci__msg__proc__handover__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__set__config__req.html">tisci_msg_proc_set_config_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor Boot Configuration.  <a href="structtisci__msg__proc__set__config__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__set__config__resp.html">tisci_msg_proc_set_config_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response to Processor Boot Configuration message.  <a href="structtisci__msg__proc__set__config__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__set__control__req.html">tisci_msg_proc_set_control_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optional processor specific message for sequence control.  <a href="structtisci__msg__proc__set__control__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__set__control__resp.html">tisci_msg_proc_set_control_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response to optional processor specific message for sequence control.  <a href="structtisci__msg__proc__set__control__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__auth__boot__req.html">tisci_msg_proc_auth_boot_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Authenticate and start image.  <a href="structtisci__msg__proc__auth__boot__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__auth__boot__resp.html">tisci_msg_proc_auth_boot_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response to authenticate and start image request.  <a href="structtisci__msg__proc__auth__boot__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__get__status__req.html">tisci_msg_proc_get_status_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor Status request.  <a href="structtisci__msg__proc__get__status__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__get__status__resp.html">tisci_msg_proc_get_status_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor Status Response.  <a href="structtisci__msg__proc__get__status__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__status__wait__req.html">tisci_msg_proc_status_wait_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor Status Wait.  <a href="structtisci__msg__proc__status__wait__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__proc__status__wait__resp.html">tisci_msg_proc_status_wait_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor Status Wait Response.  <a href="structtisci__msg__proc__status__wait__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga7b0eb821fddd8ecc8b8c4c486ee1573c"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structtisci__msg__proc__request__req.html">tisci_msg_proc_request_req</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga7b0eb821fddd8ecc8b8c4c486ee1573c">__attribute__</a> ((__packed__))</td></tr>
<tr class="separator:ga7b0eb821fddd8ecc8b8c4c486ee1573c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga589064ee69fb72855cc4d2def0a444fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga589064ee69fb72855cc4d2def0a444fc">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_DBG_EN</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga589064ee69fb72855cc4d2def0a444fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbc768e400e734de6c194ac5f32e754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga9fbc768e400e734de6c194ac5f32e754">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_DBG_NIDEN</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga9fbc768e400e734de6c194ac5f32e754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc381e0e1585690613d53783b041e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga8cc381e0e1585690613d53783b041e64">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_DBG_SPIDEN</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga8cc381e0e1585690613d53783b041e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6783ec124daa2074a4f35c6e2fe0469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gab6783ec124daa2074a4f35c6e2fe0469">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_DBG_SPNIDEN</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gab6783ec124daa2074a4f35c6e2fe0469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09a7adb2f9d133f553f3e562200c758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gaf09a7adb2f9d133f553f3e562200c758">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_AARCH32</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:gaf09a7adb2f9d133f553f3e562200c758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2608f88b3bee29b02b9fa34df5f276e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga2608f88b3bee29b02b9fa34df5f276e4">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_DBG_EN</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga2608f88b3bee29b02b9fa34df5f276e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8ded9c43c71661684cde94a9861120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga1b8ded9c43c71661684cde94a9861120">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_DBG_NIDEN</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga1b8ded9c43c71661684cde94a9861120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7dc29c8984b9b582c616bf7ccfb5149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gab7dc29c8984b9b582c616bf7ccfb5149">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_LOCKSTEP</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:gab7dc29c8984b9b582c616bf7ccfb5149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37af9eec19024b15330368186a7b99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gac37af9eec19024b15330368186a7b99d">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_TEINIT</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gac37af9eec19024b15330368186a7b99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ccb80f9ddf26b46a1b5210f0f49295c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga8ccb80f9ddf26b46a1b5210f0f49295c">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_NMFI_EN</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga8ccb80f9ddf26b46a1b5210f0f49295c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bb86c3f978b65a71f9b9cc0d0841b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gac3bb86c3f978b65a71f9b9cc0d0841b5">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_TCM_RSTBASE</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:gac3bb86c3f978b65a71f9b9cc0d0841b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb33e1ef2ab7a08baadde61db0b699dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gadb33e1ef2ab7a08baadde61db0b699dd">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_BTCM_EN</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gadb33e1ef2ab7a08baadde61db0b699dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20c801445898fe108ffbd760ca29f80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gaf20c801445898fe108ffbd760ca29f80">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_ATCM_EN</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gaf20c801445898fe108ffbd760ca29f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad416330f8742d58ca6d7f660200df23e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gad416330f8742d58ca6d7f660200df23e">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_MEM_INIT_DIS</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:gad416330f8742d58ca6d7f660200df23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c0c1223a3e5793a06013c9bd6369e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga88c0c1223a3e5793a06013c9bd6369e0">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_SINGLE_CORE</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga88c0c1223a3e5793a06013c9bd6369e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff4f8a86673a34cf165074c6d8a4b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gabff4f8a86673a34cf165074c6d8a4b3f">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_MASK</a>&#160;&#160;&#160;(0x0000000FU)</td></tr>
<tr class="separator:gabff4f8a86673a34cf165074c6d8a4b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4fac5139fd5fcfebeb18ba8084e987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gaac4fac5139fd5fcfebeb18ba8084e987">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_SHIFT</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaac4fac5139fd5fcfebeb18ba8084e987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeeeae9b1f554b85971a33c425eacaa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gabeeeae9b1f554b85971a33c425eacaa5">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_1</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gabeeeae9b1f554b85971a33c425eacaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299b5cfb1f61a52acc0d1ec2edceab6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga299b5cfb1f61a52acc0d1ec2edceab6a">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_2</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga299b5cfb1f61a52acc0d1ec2edceab6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35591cff8eefd6fb76ce76c3f52fbcd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga35591cff8eefd6fb76ce76c3f52fbcd9">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_3</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:ga35591cff8eefd6fb76ce76c3f52fbcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadda324b346485d055a38e4b731f13155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gadda324b346485d055a38e4b731f13155">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_4</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gadda324b346485d055a38e4b731f13155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa756fec76759f6354510dc456755e7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gaa756fec76759f6354510dc456755e7cc">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_5</a>&#160;&#160;&#160;(0x00000005U)</td></tr>
<tr class="separator:gaa756fec76759f6354510dc456755e7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084f4f01b6b352a6ac859324fc48e3a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga084f4f01b6b352a6ac859324fc48e3a2">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_MASK</a>&#160;&#160;&#160;(0x000000F0U)</td></tr>
<tr class="separator:ga084f4f01b6b352a6ac859324fc48e3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61574765b364a5f0c65812c254b41a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga61574765b364a5f0c65812c254b41a5f">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_SHIFT</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga61574765b364a5f0c65812c254b41a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958044b7fc088f393a0b76a8fd037ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga958044b7fc088f393a0b76a8fd037ced">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_2</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga958044b7fc088f393a0b76a8fd037ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68ab83c3363d6c75e21bc69b511f971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gae68ab83c3363d6c75e21bc69b511f971">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_3</a>&#160;&#160;&#160;(0x00000030U)</td></tr>
<tr class="separator:gae68ab83c3363d6c75e21bc69b511f971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c4591fdabcf895fe9b3d0cfd6d8be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gae8c4591fdabcf895fe9b3d0cfd6d8be7">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_4</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:gae8c4591fdabcf895fe9b3d0cfd6d8be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8286e72391c1235194d4d5ed17fef0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gaa8286e72391c1235194d4d5ed17fef0f">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_5</a>&#160;&#160;&#160;(0x00000050U)</td></tr>
<tr class="separator:gaa8286e72391c1235194d4d5ed17fef0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76eca2f5ec9d35a8435af17fcb21f729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga76eca2f5ec9d35a8435af17fcb21f729">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_MASK</a>&#160;&#160;&#160;(0x00000007U)</td></tr>
<tr class="separator:ga76eca2f5ec9d35a8435af17fcb21f729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac466fd7ee851dd06dca429f602609478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gac466fd7ee851dd06dca429f602609478">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_SHIFT</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gac466fd7ee851dd06dca429f602609478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad35846355acd333f732b3495558632ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gad35846355acd333f732b3495558632ce">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_DIV2</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gad35846355acd333f732b3495558632ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dfcaf0d8d645d3b177c4ea4fee569e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga3dfcaf0d8d645d3b177c4ea4fee569e6">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_DIV3</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga3dfcaf0d8d645d3b177c4ea4fee569e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c960a1a94d5aede62b9f150ca9a9d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga9c960a1a94d5aede62b9f150ca9a9d5b">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_DIV4</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:ga9c960a1a94d5aede62b9f150ca9a9d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a267b62fea7bf1d944763d4a91085e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga14a267b62fea7bf1d944763d4a91085e">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_M4F_DBG_EN</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga14a267b62fea7bf1d944763d4a91085e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e02db21a21bdc5aa250a3c7ad49285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga24e02db21a21bdc5aa250a3c7ad49285">TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_M4F_DBG_NIDEN</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga24e02db21a21bdc5aa250a3c7ad49285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8d8ff1d150b812ed1f429975741578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga5a8d8ff1d150b812ed1f429975741578">TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_ARMV8_ACINACTM</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga5a8d8ff1d150b812ed1f429975741578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0737ba4e98c126af735f7f55fa9752ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga0737ba4e98c126af735f7f55fa9752ca">TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_ARMV8_AINACTS</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga0737ba4e98c126af735f7f55fa9752ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935010dccad8e7af7f80b7cda026c22e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga935010dccad8e7af7f80b7cda026c22e">TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_ARMV8_L2FLUSHREQ</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga935010dccad8e7af7f80b7cda026c22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e78a64b0479cf4970e9b9f92a7be3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga01e78a64b0479cf4970e9b9f92a7be3f">TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_R5_CORE_HALT</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga01e78a64b0479cf4970e9b9f92a7be3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d18e3fbec62354184e147784a2857ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga3d18e3fbec62354184e147784a2857ea">TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_R5_LPSC</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga3d18e3fbec62354184e147784a2857ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a1d692822469e4ab514181241ce095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga11a1d692822469e4ab514181241ce095">TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_R5_RESET</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga11a1d692822469e4ab514181241ce095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eae8a47e368a9ccf1876b41f1195afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga5eae8a47e368a9ccf1876b41f1195afd">TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_ARMV8_WFE</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga5eae8a47e368a9ccf1876b41f1195afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921439c4141e53b08488450e107e0b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga921439c4141e53b08488450e107e0b76">TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_ARMV8_WFI</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga921439c4141e53b08488450e107e0b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9841fe926b4ba7112511b1ded9550aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga9841fe926b4ba7112511b1ded9550aee">TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_ARMV8_L2F_DONE</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga9841fe926b4ba7112511b1ded9550aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f0fc7dfd77b89b90c18550b16b74ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gad2f0fc7dfd77b89b90c18550b16b74ff">TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_ARMV8_STANDBYWFIL2</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:gad2f0fc7dfd77b89b90c18550b16b74ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5681e8b328474abacde66c62560f423e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga5681e8b328474abacde66c62560f423e">TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_WFE</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga5681e8b328474abacde66c62560f423e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a6f33ffa5077d5be1328b70a3853a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga6a6f33ffa5077d5be1328b70a3853a2f">TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_WFI</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga6a6f33ffa5077d5be1328b70a3853a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea395343dca520501ffec36dc8530dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gaea395343dca520501ffec36dc8530dd7">TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_CLK_GATED</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gaea395343dca520501ffec36dc8530dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035235447283eac31a6e20e7585136ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga035235447283eac31a6e20e7585136ca">TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_LOCKSTEP_PERMITTED</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga035235447283eac31a6e20e7585136ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf167aedb0d1891dd829e8b255f9b790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gaaf167aedb0d1891dd829e8b255f9b790">TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_SINGLECORE_ONLY</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gaaf167aedb0d1891dd829e8b255f9b790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f9815a3f5929ab75b7669cea8d53aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gaf3f9815a3f5929ab75b7669cea8d53aa">TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_C7X_WFE</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gaf3f9815a3f5929ab75b7669cea8d53aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f374b67575ba48621c0a82dfb145bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#gad5f374b67575ba48621c0a82dfb145bc">TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_C7X_WFI</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gad5f374b67575ba48621c0a82dfb145bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f10c6eebb8a5ad28ee2590dd53a6d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__procboot.html#ga4f10c6eebb8a5ad28ee2590dd53a6d08">TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_M4F_WFI</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga4f10c6eebb8a5ad28ee2590dd53a6d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga589064ee69fb72855cc4d2def0a444fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga589064ee69fb72855cc4d2def0a444fc">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_DBG_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_DBG_EN&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARMV8 Invasive debug </p>

</div>
</div>
<a id="ga9fbc768e400e734de6c194ac5f32e754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fbc768e400e734de6c194ac5f32e754">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_DBG_NIDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_DBG_NIDEN&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARMV8 Non-Invasive debug </p>

</div>
</div>
<a id="ga8cc381e0e1585690613d53783b041e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cc381e0e1585690613d53783b041e64">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_DBG_SPIDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_DBG_SPIDEN&#160;&#160;&#160;(0x00000004U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARMV8 Secure invasive Debug </p>

</div>
</div>
<a id="gab6783ec124daa2074a4f35c6e2fe0469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6783ec124daa2074a4f35c6e2fe0469">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_DBG_SPNIDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_DBG_SPNIDEN&#160;&#160;&#160;(0x00000008U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARMV8 Secure Non-invasive Debug </p>

</div>
</div>
<a id="gaf09a7adb2f9d133f553f3e562200c758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf09a7adb2f9d133f553f3e562200c758">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_AARCH32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_ARMV8_AARCH32&#160;&#160;&#160;(0x00000100U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARMV8 AARCH32 </p>

</div>
</div>
<a id="ga2608f88b3bee29b02b9fa34df5f276e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2608f88b3bee29b02b9fa34df5f276e4">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_DBG_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_DBG_EN&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Invasive debug </p>

</div>
</div>
<a id="ga1b8ded9c43c71661684cde94a9861120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b8ded9c43c71661684cde94a9861120">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_DBG_NIDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_DBG_NIDEN&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Non-Invasive debug </p>

</div>
</div>
<a id="gab7dc29c8984b9b582c616bf7ccfb5149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7dc29c8984b9b582c616bf7ccfb5149">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_LOCKSTEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_LOCKSTEP&#160;&#160;&#160;(0x00000100U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Lockstep </p>

</div>
</div>
<a id="gac37af9eec19024b15330368186a7b99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac37af9eec19024b15330368186a7b99d">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_TEINIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_TEINIT&#160;&#160;&#160;(0x00000200U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Exception handling state at reset </p>

</div>
</div>
<a id="ga8ccb80f9ddf26b46a1b5210f0f49295c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ccb80f9ddf26b46a1b5210f0f49295c">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_NMFI_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_NMFI_EN&#160;&#160;&#160;(0x00000400U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Enable Core Non-Maskable Fast Interrupts </p>

</div>
</div>
<a id="gac3bb86c3f978b65a71f9b9cc0d0841b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3bb86c3f978b65a71f9b9cc0d0841b5">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_TCM_RSTBASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_TCM_RSTBASE&#160;&#160;&#160;(0x00000800U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Core A/BTCM Reset Base address Indicator </p>

</div>
</div>
<a id="gadb33e1ef2ab7a08baadde61db0b699dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb33e1ef2ab7a08baadde61db0b699dd">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_BTCM_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_BTCM_EN&#160;&#160;&#160;(0x00001000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Enable Core BTCM RAM at reset </p>

</div>
</div>
<a id="gaf20c801445898fe108ffbd760ca29f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf20c801445898fe108ffbd760ca29f80">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_ATCM_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_ATCM_EN&#160;&#160;&#160;(0x00002000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Enable Core ATCM RAM at reset </p>

</div>
</div>
<a id="gad416330f8742d58ca6d7f660200df23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad416330f8742d58ca6d7f660200df23e">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_MEM_INIT_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_MEM_INIT_DIS&#160;&#160;&#160;(0x00004000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Disables SRAM initialization (TCM, etc) at reset </p>

</div>
</div>
<a id="ga88c0c1223a3e5793a06013c9bd6369e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88c0c1223a3e5793a06013c9bd6369e0">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_SINGLE_CORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_R5_SINGLE_CORE&#160;&#160;&#160;(0x00008000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Single / Dual CPU Mode 0 = Both CPUs are enabled, 1 = CPU1 Core is disabled </p>

</div>
</div>
<a id="gabff4f8a86673a34cf165074c6d8a4b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabff4f8a86673a34cf165074c6d8a4b3f">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_MASK&#160;&#160;&#160;(0x0000000FU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_PIPELINE_LATENCY_VALUES shifted mask for config </p>

</div>
</div>
<a id="gaac4fac5139fd5fcfebeb18ba8084e987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac4fac5139fd5fcfebeb18ba8084e987">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_SHIFT&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_PIPELINE_LATENCY_VALUES bit shift for config </p>

</div>
</div>
<a id="gabeeeae9b1f554b85971a33c425eacaa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeeeae9b1f554b85971a33c425eacaa5">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_1&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_PIPELINE_LATENCY_VALUES Latency of 1 </p>

</div>
</div>
<a id="ga299b5cfb1f61a52acc0d1ec2edceab6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga299b5cfb1f61a52acc0d1ec2edceab6a">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_2&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_PIPELINE_LATENCY_VALUES Latency of 2 </p>

</div>
</div>
<a id="ga35591cff8eefd6fb76ce76c3f52fbcd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35591cff8eefd6fb76ce76c3f52fbcd9">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_3&#160;&#160;&#160;(0x00000003U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_PIPELINE_LATENCY_VALUES Latency of 3 </p>

</div>
</div>
<a id="gadda324b346485d055a38e4b731f13155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadda324b346485d055a38e4b731f13155">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_4&#160;&#160;&#160;(0x00000004U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_PIPELINE_LATENCY_VALUES Latency of 4 </p>

</div>
</div>
<a id="gaa756fec76759f6354510dc456755e7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa756fec76759f6354510dc456755e7cc">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2PL_5&#160;&#160;&#160;(0x00000005U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_PIPELINE_LATENCY_VALUES Latency of 5 </p>

</div>
</div>
<a id="ga084f4f01b6b352a6ac859324fc48e3a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga084f4f01b6b352a6ac859324fc48e3a2">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_MASK&#160;&#160;&#160;(0x000000F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_ACCESS_LATENCY_VALUE shifted mask for config </p>

</div>
</div>
<a id="ga61574765b364a5f0c65812c254b41a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61574765b364a5f0c65812c254b41a5f">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_SHIFT&#160;&#160;&#160;(0x00000004U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_ACCESS_LATENCY_VALUE bit shift for config </p>

</div>
</div>
<a id="ga958044b7fc088f393a0b76a8fd037ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga958044b7fc088f393a0b76a8fd037ced">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_2&#160;&#160;&#160;(0x00000020U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_ACCESS_LATENCY_VALUE Latency of 2 </p>

</div>
</div>
<a id="gae68ab83c3363d6c75e21bc69b511f971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae68ab83c3363d6c75e21bc69b511f971">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_3&#160;&#160;&#160;(0x00000030U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_ACCESS_LATENCY_VALUE Latency of 3 </p>

</div>
</div>
<a id="gae8c4591fdabcf895fe9b3d0cfd6d8be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8c4591fdabcf895fe9b3d0cfd6d8be7">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_4&#160;&#160;&#160;(0x00000040U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_ACCESS_LATENCY_VALUE Latency of 4 </p>

</div>
</div>
<a id="gaa8286e72391c1235194d4d5ed17fef0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8286e72391c1235194d4d5ed17fef0f">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C7X_L2AL_5&#160;&#160;&#160;(0x00000050U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L2_ACCESS_LATENCY_VALUE Latency of 5 </p>

</div>
</div>
<a id="ga76eca2f5ec9d35a8435af17fcb21f729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76eca2f5ec9d35a8435af17fcb21f729">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_MASK&#160;&#160;&#160;(0x00000007U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSCLK_MODE_DIV_CLK_MODE_VALUE shifted mask for config </p>

</div>
</div>
<a id="gac466fd7ee851dd06dca429f602609478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac466fd7ee851dd06dca429f602609478">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_SHIFT&#160;&#160;&#160;(0x00000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSCLK_MODE_DIV_CLK_MODE_VALUE bit shift for config </p>

</div>
</div>
<a id="gad35846355acd333f732b3495558632ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad35846355acd333f732b3495558632ce">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_DIV2&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSCLK_MODE_DIV_CLK_MODE_VALUE Div2 clock mode. </p>

</div>
</div>
<a id="ga3dfcaf0d8d645d3b177c4ea4fee569e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dfcaf0d8d645d3b177c4ea4fee569e6">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_DIV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_DIV3&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSCLK_MODE_DIV_CLK_MODE_VALUE Div3 clock mode. </p>

</div>
</div>
<a id="ga9c960a1a94d5aede62b9f150ca9a9d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c960a1a94d5aede62b9f150ca9a9d5b">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_C6X_SSCLKMV_DIV4&#160;&#160;&#160;(0x00000003U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSCLK_MODE_DIV_CLK_MODE_VALUE Div4 clock mode. </p>

</div>
</div>
<a id="ga14a267b62fea7bf1d944763d4a91085e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14a267b62fea7bf1d944763d4a91085e">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_M4F_DBG_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_M4F_DBG_EN&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M4F Invasive debug </p>

</div>
</div>
<a id="ga24e02db21a21bdc5aa250a3c7ad49285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24e02db21a21bdc5aa250a3c7ad49285">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_M4F_DBG_NIDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CFG_FLAG_M4F_DBG_NIDEN&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M4F Non-Invasive debug </p>

</div>
</div>
<a id="ga5a8d8ff1d150b812ed1f429975741578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a8d8ff1d150b812ed1f429975741578">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_ARMV8_ACINACTM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_ARMV8_ACINACTM&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARMV8 ACINACTM control: with the primary core of cluster </p>

</div>
</div>
<a id="ga0737ba4e98c126af735f7f55fa9752ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0737ba4e98c126af735f7f55fa9752ca">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_ARMV8_AINACTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_ARMV8_AINACTS&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARMV8 AINACTS control: with primary core of cluster </p>

</div>
</div>
<a id="ga935010dccad8e7af7f80b7cda026c22e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga935010dccad8e7af7f80b7cda026c22e">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_ARMV8_L2FLUSHREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_ARMV8_L2FLUSHREQ&#160;&#160;&#160;(0x00000100U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARMV8 SoC L2FLUSHREQ control: with primary core of cluster </p>

</div>
</div>
<a id="ga01e78a64b0479cf4970e9b9f92a7be3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01e78a64b0479cf4970e9b9f92a7be3f">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_R5_CORE_HALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_R5_CORE_HALT&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Core Halt </p>

</div>
</div>
<a id="ga3d18e3fbec62354184e147784a2857ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d18e3fbec62354184e147784a2857ea">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_R5_LPSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_R5_LPSC&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5F Processor LPSC Control </p>

</div>
</div>
<a id="ga11a1d692822469e4ab514181241ce095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11a1d692822469e4ab514181241ce095">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_R5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_CTRL_FLAG_R5_RESET&#160;&#160;&#160;(0x00000004U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5F Processor Reset Control </p>

</div>
</div>
<a id="ga5eae8a47e368a9ccf1876b41f1195afd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eae8a47e368a9ccf1876b41f1195afd">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_ARMV8_WFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_ARMV8_WFE&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARMV8 Set if the core is in WFE state </p>

</div>
</div>
<a id="ga921439c4141e53b08488450e107e0b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga921439c4141e53b08488450e107e0b76">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_ARMV8_WFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_ARMV8_WFI&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARMV8 Set if the core is in WFI state </p>

</div>
</div>
<a id="ga9841fe926b4ba7112511b1ded9550aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9841fe926b4ba7112511b1ded9550aee">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_ARMV8_L2F_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_ARMV8_L2F_DONE&#160;&#160;&#160;(0x00000010U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARMV8 L2 Hardware Flush complete </p>

</div>
</div>
<a id="gad2f0fc7dfd77b89b90c18550b16b74ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2f0fc7dfd77b89b90c18550b16b74ff">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_ARMV8_STANDBYWFIL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_ARMV8_STANDBYWFIL2&#160;&#160;&#160;(0x00000020U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARMV8 STANDBYWFIL2 WFI achieved </p>

</div>
</div>
<a id="ga5681e8b328474abacde66c62560f423e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5681e8b328474abacde66c62560f423e">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_WFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_WFE&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Set if the core is in WFE state </p>

</div>
</div>
<a id="ga6a6f33ffa5077d5be1328b70a3853a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a6f33ffa5077d5be1328b70a3853a2f">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_WFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_WFI&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Set if the core is in WFI state </p>

</div>
</div>
<a id="gaea395343dca520501ffec36dc8530dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea395343dca520501ffec36dc8530dd7">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_CLK_GATED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_CLK_GATED&#160;&#160;&#160;(0x00000004U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Core Clock Stopped due to WFI or WFE state </p>

</div>
</div>
<a id="ga035235447283eac31a6e20e7585136ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga035235447283eac31a6e20e7585136ca">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_LOCKSTEP_PERMITTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_LOCKSTEP_PERMITTED&#160;&#160;&#160;(0x00000100U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Is Lockstep configuration permitted </p>

</div>
</div>
<a id="gaaf167aedb0d1891dd829e8b255f9b790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf167aedb0d1891dd829e8b255f9b790">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_SINGLECORE_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_R5_SINGLECORE_ONLY&#160;&#160;&#160;(0x00000200U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5 Single Core configuration Only Efuse setting </p>

</div>
</div>
<a id="gaf3f9815a3f5929ab75b7669cea8d53aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3f9815a3f5929ab75b7669cea8d53aa">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_C7X_WFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_C7X_WFE&#160;&#160;&#160;(0x00000001U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>C7x Set if the core is in WFE state </p>

</div>
</div>
<a id="gad5f374b67575ba48621c0a82dfb145bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5f374b67575ba48621c0a82dfb145bc">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_C7X_WFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_C7X_WFI&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>C7x Set if the core is in WFI state </p>

</div>
</div>
<a id="ga4f10c6eebb8a5ad28ee2590dd53a6d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f10c6eebb8a5ad28ee2590dd53a6d08">&#9670;&nbsp;</a></span>TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_M4F_WFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VAL_PROC_BOOT_STATUS_FLAG_M4F_WFI&#160;&#160;&#160;(0x00000002U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M4F Set if the core is in WFI state </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga7b0eb821fddd8ecc8b8c4c486ee1573c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b0eb821fddd8ecc8b8c4c486ee1573c">&#9670;&nbsp;</a></span>__attribute__()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structtisci__msg__proc__request__req.html">tisci_msg_proc_request_req</a> __attribute__ </td>
          <td>(</td>
          <td class="paramtype">(__packed__)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
