#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 29 13:17:34 2023
# Process ID: 8056
# Current directory: B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5644 B:\Vivado_Projects\EEX7436\EEX7436_NEW11\EEX7436_Project\EEX7436_Project.xpr
# Log file: B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/vivado.log
# Journal file: B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.xpr
INFO: [Project 1-313] Project file moved from 'B:/Vivado_Projects/EEX7436_NEW7/EEX7436_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 647.086 ; gain = 10.816
update_compile_order -fileset sources_1
update_module_reference design_1_Processor_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ctr_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:sensor_val:1.0 - sensor_val_0
Adding component instance block -- xilinx.com:module_ref:RAM:1.0 - RAM_0
Adding component instance block -- xilinx.com:module_ref:Processor:1.0 - Processor_0
Successfully read diagram <design_1> from BD file <B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Processor_0_0 from Processor_v1_0 1.0 to Processor_v1_0 1.0
Wrote  : <B:\Vivado_Projects\EEX7436\EEX7436_NEW11\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 801.469 ; gain = 111.004
update_module_reference: Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 801.469 ; gain = 111.004
launch_runs synth_2 -jobs 4
Wrote  : <B:\Vivado_Projects\EEX7436\EEX7436_NEW11\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_val_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Processor_0 .
Exporting to file B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Dec 29 13:24:51 2023] Launched synth_2...
Run output will be captured here: B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 931.238 ; gain = 120.102
update_module_reference design_1_RAM_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_RAM_0_0 from RAM_v1_0 1.0 to RAM_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'r_add'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'r_add_in'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_RAM_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'r_add' is not found on the upgraded version of the cell '/RAM_0'. Its connection to the net 'Processor_0_ROM_r_add' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_RAM_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <B:\Vivado_Projects\EEX7436\EEX7436_NEW11\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins RAM_0/r_add_in] [get_bd_pins Processor_0/ROM_r_add]
save_bd_design
Wrote  : <B:\Vivado_Projects\EEX7436\EEX7436_NEW11\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_2
generate_target all [get_files  B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <B:\Vivado_Projects\EEX7436\EEX7436_NEW11\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_val_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Processor_0 .
Exporting to file B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.ip_user_files/sim_scripts -ip_user_files_dir B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.ip_user_files -ipstatic_source_dir B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/modelsim} {questa=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/questa} {riviera=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/riviera} {activehdl=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference design_1_sensor_val_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_sensor_val_0_0 from sensor_val_v1_0 1.0 to sensor_val_v1_0 1.0
Wrote  : <B:\Vivado_Projects\EEX7436\EEX7436_NEW11\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_RAM_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_RAM_0_0 from RAM_v1_0 1.0 to RAM_v1_0 1.0
Wrote  : <B:\Vivado_Projects\EEX7436\EEX7436_NEW11\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 937.516 ; gain = 0.984
generate_target all [get_files  B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <B:\Vivado_Projects\EEX7436\EEX7436_NEW11\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_val_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Processor_0 .
Exporting to file B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.ip_user_files/sim_scripts -ip_user_files_dir B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.ip_user_files -ipstatic_source_dir B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/modelsim} {questa=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/questa} {riviera=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/riviera} {activehdl=B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_2 -jobs 4
[Fri Dec 29 13:32:39 2023] Launched synth_2...
Run output will be captured here: B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_2
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1106.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 735 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'flg_mem' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/constrs_2/new/MAP1.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_0' matched to 'port' objects. [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/constrs_2/new/MAP1.xdc:45]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/constrs_2/new/MAP1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1230.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1344.148 ; gain = 399.688
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_0_IBUF_BUFG ]]
set_property port_width 12 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Actuator_output_value_0_OBUF[0]} {Actuator_output_value_0_OBUF[1]} {Actuator_output_value_0_OBUF[2]} {Actuator_output_value_0_OBUF[3]} {Actuator_output_value_0_OBUF[4]} {Actuator_output_value_0_OBUF[5]} {Actuator_output_value_0_OBUF[6]} {Actuator_output_value_0_OBUF[7]} {Actuator_output_value_0_OBUF[8]} {Actuator_output_value_0_OBUF[9]} {Actuator_output_value_0_OBUF[10]} {Actuator_output_value_0_OBUF[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/Current_state[0]} {design_1_i/Processor_0/U0/CONTROL_U/Current_state[1]} {design_1_i/Processor_0/U0/CONTROL_U/Current_state[2]} {design_1_i/Processor_0/U0/CONTROL_U/Current_state[3]} {design_1_i/Processor_0/U0/CONTROL_U/Current_state[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[0]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[0]_i_2_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[0]_i_3_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[1]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[1]_i_2_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[1]_i_3_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[1]_i_4_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[2]_i_2_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[2]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[3]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[3]_i_2_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[4]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[4]_i_3_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[4]_i_4_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/Processor_0/U0/CONTROL_U/FSM_sequential_Next_state_reg[4]_i_5_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/Processor_0/U0/CONTROL_U/PC_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/Processor_0/U0/CONTROL_U/PC_ld ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/Processor_0/U0/CONTROL_U/PC_rst ]]
save_constraints
launch_runs impl_3 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1364.027 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1375.090 ; gain = 11.062
[Fri Dec 29 13:48:05 2023] Launched impl_3...
Run output will be captured here: B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.runs/impl_3/runme.log
open_run impl_3
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.412 . Memory (MB): peak = 1375.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 982 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2063.969 ; gain = 0.000
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2063.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2063.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 120 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2172.617 ; gain = 797.527
open_report: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2250.965 ; gain = 75.648
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 29 14:18:49 2023...
