Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 15 14:46:18 2025
| Host         : LENOVO8305 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sum4bdec_mej_control_sets_placed.rpt
| Design       : sum4bdec_mej
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            9 |
| No           | No                    | Yes                    |              34 |            9 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+-------------------+------------------+----------------+--------------+
|     Clock Signal    | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+---------------+-------------------+------------------+----------------+--------------+
|  CCS_reg[2]_i_2_n_0 |               |                   |                1 |              1 |         1.00 |
|  D2_reg[0]_i_1_n_0  |               | D2_reg[0]_i_2_n_0 |                1 |              1 |         1.00 |
|  CCS_reg[1]_i_2_n_0 |               |                   |                1 |              1 |         1.00 |
|  p_0_in             |               | ltOp              |                1 |              1 |         1.00 |
|  CC2_reg[2]_i_2_n_0 |               |                   |                1 |              2 |         2.00 |
|  p_1_out[2]         |               |                   |                1 |              2 |         2.00 |
|  U2_reg[3]_i_2_n_0  |               |                   |                2 |              4 |         2.00 |
|  U1_reg[3]_i_2_n_0  |               |                   |                1 |              4 |         4.00 |
|  US__0              |               |                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG      |               | reset_IBUF        |                9 |             34 |         3.78 |
+---------------------+---------------+-------------------+------------------+----------------+--------------+


