# Sprint 8 â€“ Parallel input and output

> **General description of the problem**: Include a parallel input and output mapped in memory. This will finalize
the minimum set of CPU features.
> 
> **Note 1**: [Video](https://www.youtube.com/watch?v=96r6yV-ZW-Q) (Portuguese) by Prof. Rafael.
> 
> **Note 2**: [PDF](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%208/images/Sprint8%20-%20EntradaSa%C3%ADda%20Paralela%20-%20CPU%20MIPS.pdf) (Portuguese)

# Code

1. Following the configurations shown in Figure 1:
  - Module [Paralell IN](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%208/respostas/Parallel_IN.v);
  - Module [Paralell OUT](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%208/respostas/Parallel_OUT.v);
  - Module [Mod_Teste](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%208/respostas/Mod_Teste.v) 
