--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Pipeline_fpga.twx Pipeline_fpga.ncd -o Pipeline_fpga.twr
Pipeline_fpga.pcf -ucf Pipeline.ucf

Design file:              Pipeline_fpga.ncd
Physical constraint file: Pipeline_fpga.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 162606155 paths analyzed, 10673 endpoints analyzed, 413 failing endpoints
 413 timing errors detected. (413 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.103ns.
--------------------------------------------------------------------------------

Paths for end point Pipeline_Core_INST/ID_EX_REG_INST/oPCSrc_1 (SLICE_X28Y21.A6), 504097 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2 (FF)
  Destination:          Pipeline_Core_INST/ID_EX_REG_INST/oPCSrc_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.072ns (Levels of Logic = 14)
  Clock Path Skew:      0.004ns (0.266 - 0.262)
  Source Clock:         clk_BUFG rising at 0.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2 to Pipeline_Core_INST/ID_EX_REG_INST/oPCSrc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DQ      Tcko                  0.408   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<2>
                                                       Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2
    SLICE_X14Y19.C5      net (fanout=3)        0.876   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<2>
    SLICE_X14Y19.COUT    Topcyc                0.277   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<4>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_lut<0>2
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_2
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>3
    SLICE_X14Y20.BMUX    Tcinb                 0.292   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<10>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_6
    SLICE_X25Y20.C5      net (fanout=2)        0.762   Pipeline_Core_INST/WB_CurrentPC<5>
    SLICE_X25Y20.C       Tilo                  0.259   Pipeline_Core_INST/EX_MEM_REG_INST/oReadData2<5>
                                                       Pipeline_Core_INST/MemToReg_MUX/Mmux_oData281_1
    SLICE_X26Y22.CX      net (fanout=3)        0.627   Pipeline_Core_INST/MemToReg_MUX/Mmux_oData281
    SLICE_X26Y22.CMUX    Tcxc                  0.164   N306
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/n0025<5>1
    SLICE_X18Y19.B3      net (fanout=1)        1.052   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/n0025<5>
    SLICE_X18Y19.BMUX    Tilo                  0.261   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<7>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S5
    SLICE_X18Y19.C5      net (fanout=2)        0.380   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S5
    SLICE_X18Y19.COUT    Topcyc                0.277   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<7>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_lut<0>6
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_6
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>7
    SLICE_X18Y20.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<11>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_10
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>11
    SLICE_X18Y21.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_14
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>15
    SLICE_X18Y22.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<19>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_18
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>19
    SLICE_X18Y23.AQ      Tito_logic            0.611   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<23>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_22
                                                       Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>_rt
    SLICE_X19Y23.A4      net (fanout=2)        0.694   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>
    SLICE_X19Y23.A       Tilo                  0.259   N235
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero115
    SLICE_X19Y22.A1      net (fanout=2)        1.046   Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero114
    SLICE_X19Y22.A       Tilo                  0.259   Pipeline_Core_INST/ALU_INST/Zero
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero117_SW0
    SLICE_X17Y22.C4      net (fanout=6)        0.715   N611
    SLICE_X17Y22.C       Tilo                  0.259   Pipeline_Core_INST/ID_EX_REG_INST/oRt<2>
                                                       Pipeline_Core_INST/ALU_INST/Mmux_S110_4
    SLICE_X28Y21.A6      net (fanout=20)       1.010   Pipeline_Core_INST/ALU_INST/Mmux_S1103
    SLICE_X28Y21.CLK     Tas                   0.341   Pipeline_Core_INST/ID_EX_REG_INST/oPCSrc<1>
                                                       Pipeline_Core_INST/ID_EX_REG_INST/Mmux_PCSrc[2]_GND_37_o_mux_0_OUT21
                                                       Pipeline_Core_INST/ID_EX_REG_INST/oPCSrc_1
    -------------------------------------------------  ---------------------------
    Total                                     11.072ns (3.895ns logic, 7.177ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2 (FF)
  Destination:          Pipeline_Core_INST/ID_EX_REG_INST/oPCSrc_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.037ns (Levels of Logic = 14)
  Clock Path Skew:      0.004ns (0.266 - 0.262)
  Source Clock:         clk_BUFG rising at 0.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2 to Pipeline_Core_INST/ID_EX_REG_INST/oPCSrc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DQ      Tcko                  0.408   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<2>
                                                       Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2
    SLICE_X14Y19.C5      net (fanout=3)        0.876   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<2>
    SLICE_X14Y19.COUT    Topcyc                0.277   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<4>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_lut<0>2
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_2
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>3
    SLICE_X14Y20.COUT    Tbyp                  0.076   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<10>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_6
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>7
    SLICE_X14Y21.COUT    Tbyp                  0.076   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<15>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_10
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>11
    SLICE_X14Y22.AMUX    Tcina                 0.202   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<8>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_14
    SLICE_X24Y23.B4      net (fanout=2)        0.899   Pipeline_Core_INST/WB_CurrentPC<12>
    SLICE_X24Y23.B       Tilo                  0.205   Pipeline_Core_INST/MemToReg_MUX/Mmux_oData41
                                                       Pipeline_Core_INST/MemToReg_MUX/Mmux_oData41_1
    SLICE_X24Y19.CX      net (fanout=3)        0.735   Pipeline_Core_INST/MemToReg_MUX/Mmux_oData41
    SLICE_X24Y19.CMUX    Tcxc                  0.163   Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/n0025<12>1
    SLICE_X18Y21.A3      net (fanout=1)        0.778   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/n0025<12>
    SLICE_X18Y21.AMUX    Tilo                  0.261   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S12
    SLICE_X18Y21.BX      net (fanout=2)        0.671   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S12
    SLICE_X18Y21.COUT    Tbxcy                 0.125   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_14
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>15
    SLICE_X18Y22.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<19>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_18
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>19
    SLICE_X18Y23.AQ      Tito_logic            0.611   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<23>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_22
                                                       Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>_rt
    SLICE_X19Y23.A4      net (fanout=2)        0.694   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>
    SLICE_X19Y23.A       Tilo                  0.259   N235
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero115
    SLICE_X19Y22.A1      net (fanout=2)        1.046   Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero114
    SLICE_X19Y22.A       Tilo                  0.259   Pipeline_Core_INST/ALU_INST/Zero
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero117_SW0
    SLICE_X17Y22.C4      net (fanout=6)        0.715   N611
    SLICE_X17Y22.C       Tilo                  0.259   Pipeline_Core_INST/ID_EX_REG_INST/oRt<2>
                                                       Pipeline_Core_INST/ALU_INST/Mmux_S110_4
    SLICE_X28Y21.A6      net (fanout=20)       1.010   Pipeline_Core_INST/ALU_INST/Mmux_S1103
    SLICE_X28Y21.CLK     Tas                   0.341   Pipeline_Core_INST/ID_EX_REG_INST/oPCSrc<1>
                                                       Pipeline_Core_INST/ID_EX_REG_INST/Mmux_PCSrc[2]_GND_37_o_mux_0_OUT21
                                                       Pipeline_Core_INST/ID_EX_REG_INST/oPCSrc_1
    -------------------------------------------------  ---------------------------
    Total                                     11.037ns (3.598ns logic, 7.439ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult_14 (FF)
  Destination:          Pipeline_Core_INST/ID_EX_REG_INST/oPCSrc_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.023ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.266 - 0.262)
  Source Clock:         clk_BUFG rising at 0.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult_14 to Pipeline_Core_INST/ID_EX_REG_INST/oPCSrc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.CQ      Tcko                  0.391   Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult<15>
                                                       Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult_14
    SLICE_X25Y23.B3      net (fanout=2)        2.566   Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult<14>
    SLICE_X25Y23.B       Tilo                  0.259   Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult<15>
                                                       Pipeline_Core_INST/MemToReg_MUX/Mmux_oData61_1
    SLICE_X25Y23.C4      net (fanout=3)        0.311   Pipeline_Core_INST/MemToReg_MUX/Mmux_oData61
    SLICE_X25Y23.C       Tilo                  0.259   Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult<15>
                                                       Pipeline_Core_INST/ALUSrc1_MUX_INST/Mmux_oData61
    SLICE_X18Y21.C2      net (fanout=4)        1.028   Pipeline_Core_INST/EX_ALUSrc1<14>
    SLICE_X18Y21.CMUX    Tilo                  0.261   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S14
    SLICE_X18Y21.DX      net (fanout=2)        0.585   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S14
    SLICE_X18Y21.COUT    Tdxcy                 0.087   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_14
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>15
    SLICE_X18Y22.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<19>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_18
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>19
    SLICE_X18Y23.AQ      Tito_logic            0.611   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<23>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_22
                                                       Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>_rt
    SLICE_X19Y23.A4      net (fanout=2)        0.694   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>
    SLICE_X19Y23.A       Tilo                  0.259   N235
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero115
    SLICE_X19Y22.A1      net (fanout=2)        1.046   Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero114
    SLICE_X19Y22.A       Tilo                  0.259   Pipeline_Core_INST/ALU_INST/Zero
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero117_SW0
    SLICE_X17Y22.C4      net (fanout=6)        0.715   N611
    SLICE_X17Y22.C       Tilo                  0.259   Pipeline_Core_INST/ID_EX_REG_INST/oRt<2>
                                                       Pipeline_Core_INST/ALU_INST/Mmux_S110_4
    SLICE_X28Y21.A6      net (fanout=20)       1.010   Pipeline_Core_INST/ALU_INST/Mmux_S1103
    SLICE_X28Y21.CLK     Tas                   0.341   Pipeline_Core_INST/ID_EX_REG_INST/oPCSrc<1>
                                                       Pipeline_Core_INST/ID_EX_REG_INST/Mmux_PCSrc[2]_GND_37_o_mux_0_OUT21
                                                       Pipeline_Core_INST/ID_EX_REG_INST/oPCSrc_1
    -------------------------------------------------  ---------------------------
    Total                                     11.023ns (3.062ns logic, 7.961ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2 (SLICE_X24Y19.B6), 504097 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2 (FF)
  Destination:          Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.011ns (Levels of Logic = 14)
  Clock Path Skew:      -0.005ns (0.257 - 0.262)
  Source Clock:         clk_BUFG rising at 0.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2 to Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DQ      Tcko                  0.408   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<2>
                                                       Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2
    SLICE_X14Y19.C5      net (fanout=3)        0.876   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<2>
    SLICE_X14Y19.COUT    Topcyc                0.277   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<4>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_lut<0>2
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_2
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>3
    SLICE_X14Y20.BMUX    Tcinb                 0.292   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<10>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_6
    SLICE_X25Y20.C5      net (fanout=2)        0.762   Pipeline_Core_INST/WB_CurrentPC<5>
    SLICE_X25Y20.C       Tilo                  0.259   Pipeline_Core_INST/EX_MEM_REG_INST/oReadData2<5>
                                                       Pipeline_Core_INST/MemToReg_MUX/Mmux_oData281_1
    SLICE_X26Y22.CX      net (fanout=3)        0.627   Pipeline_Core_INST/MemToReg_MUX/Mmux_oData281
    SLICE_X26Y22.CMUX    Tcxc                  0.164   N306
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/n0025<5>1
    SLICE_X18Y19.B3      net (fanout=1)        1.052   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/n0025<5>
    SLICE_X18Y19.BMUX    Tilo                  0.261   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<7>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S5
    SLICE_X18Y19.C5      net (fanout=2)        0.380   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S5
    SLICE_X18Y19.COUT    Topcyc                0.277   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<7>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_lut<0>6
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_6
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>7
    SLICE_X18Y20.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<11>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_10
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>11
    SLICE_X18Y21.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_14
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>15
    SLICE_X18Y22.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<19>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_18
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>19
    SLICE_X18Y23.AQ      Tito_logic            0.611   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<23>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_22
                                                       Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>_rt
    SLICE_X19Y23.A4      net (fanout=2)        0.694   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>
    SLICE_X19Y23.A       Tilo                  0.259   N235
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero115
    SLICE_X19Y22.A1      net (fanout=2)        1.046   Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero114
    SLICE_X19Y22.A       Tilo                  0.259   Pipeline_Core_INST/ALU_INST/Zero
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero117_SW0
    SLICE_X15Y22.A5      net (fanout=6)        0.682   N611
    SLICE_X15Y22.A       Tilo                  0.259   Pipeline_Core_INST/EX_MEM_REG_INST/oALUResult<1>
                                                       Pipeline_Core_INST/ALU_INST/Mmux_S110
    SLICE_X24Y19.B6      net (fanout=19)       0.982   Pipeline_Core_INST/EX_ALUResult<0>
    SLICE_X24Y19.CLK     Tas                   0.341   Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2
                                                       Pipeline_Core_INST/ID_EX_REG_INST/Mmux_ALUSrc2_GND_37_o_MUX_1213_o11
                                                       Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2
    -------------------------------------------------  ---------------------------
    Total                                     11.011ns (3.895ns logic, 7.116ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2 (FF)
  Destination:          Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.976ns (Levels of Logic = 14)
  Clock Path Skew:      -0.005ns (0.257 - 0.262)
  Source Clock:         clk_BUFG rising at 0.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2 to Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DQ      Tcko                  0.408   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<2>
                                                       Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2
    SLICE_X14Y19.C5      net (fanout=3)        0.876   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<2>
    SLICE_X14Y19.COUT    Topcyc                0.277   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<4>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_lut<0>2
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_2
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>3
    SLICE_X14Y20.COUT    Tbyp                  0.076   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<10>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_6
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>7
    SLICE_X14Y21.COUT    Tbyp                  0.076   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<15>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_10
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>11
    SLICE_X14Y22.AMUX    Tcina                 0.202   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<8>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_14
    SLICE_X24Y23.B4      net (fanout=2)        0.899   Pipeline_Core_INST/WB_CurrentPC<12>
    SLICE_X24Y23.B       Tilo                  0.205   Pipeline_Core_INST/MemToReg_MUX/Mmux_oData41
                                                       Pipeline_Core_INST/MemToReg_MUX/Mmux_oData41_1
    SLICE_X24Y19.CX      net (fanout=3)        0.735   Pipeline_Core_INST/MemToReg_MUX/Mmux_oData41
    SLICE_X24Y19.CMUX    Tcxc                  0.163   Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/n0025<12>1
    SLICE_X18Y21.A3      net (fanout=1)        0.778   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/n0025<12>
    SLICE_X18Y21.AMUX    Tilo                  0.261   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S12
    SLICE_X18Y21.BX      net (fanout=2)        0.671   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S12
    SLICE_X18Y21.COUT    Tbxcy                 0.125   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_14
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>15
    SLICE_X18Y22.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<19>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_18
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>19
    SLICE_X18Y23.AQ      Tito_logic            0.611   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<23>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_22
                                                       Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>_rt
    SLICE_X19Y23.A4      net (fanout=2)        0.694   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>
    SLICE_X19Y23.A       Tilo                  0.259   N235
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero115
    SLICE_X19Y22.A1      net (fanout=2)        1.046   Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero114
    SLICE_X19Y22.A       Tilo                  0.259   Pipeline_Core_INST/ALU_INST/Zero
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero117_SW0
    SLICE_X15Y22.A5      net (fanout=6)        0.682   N611
    SLICE_X15Y22.A       Tilo                  0.259   Pipeline_Core_INST/EX_MEM_REG_INST/oALUResult<1>
                                                       Pipeline_Core_INST/ALU_INST/Mmux_S110
    SLICE_X24Y19.B6      net (fanout=19)       0.982   Pipeline_Core_INST/EX_ALUResult<0>
    SLICE_X24Y19.CLK     Tas                   0.341   Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2
                                                       Pipeline_Core_INST/ID_EX_REG_INST/Mmux_ALUSrc2_GND_37_o_MUX_1213_o11
                                                       Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2
    -------------------------------------------------  ---------------------------
    Total                                     10.976ns (3.598ns logic, 7.378ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult_14 (FF)
  Destination:          Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.962ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFG rising at 0.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult_14 to Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.CQ      Tcko                  0.391   Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult<15>
                                                       Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult_14
    SLICE_X25Y23.B3      net (fanout=2)        2.566   Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult<14>
    SLICE_X25Y23.B       Tilo                  0.259   Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult<15>
                                                       Pipeline_Core_INST/MemToReg_MUX/Mmux_oData61_1
    SLICE_X25Y23.C4      net (fanout=3)        0.311   Pipeline_Core_INST/MemToReg_MUX/Mmux_oData61
    SLICE_X25Y23.C       Tilo                  0.259   Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult<15>
                                                       Pipeline_Core_INST/ALUSrc1_MUX_INST/Mmux_oData61
    SLICE_X18Y21.C2      net (fanout=4)        1.028   Pipeline_Core_INST/EX_ALUSrc1<14>
    SLICE_X18Y21.CMUX    Tilo                  0.261   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S14
    SLICE_X18Y21.DX      net (fanout=2)        0.585   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S14
    SLICE_X18Y21.COUT    Tdxcy                 0.087   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_14
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>15
    SLICE_X18Y22.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<19>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_18
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>19
    SLICE_X18Y23.AQ      Tito_logic            0.611   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<23>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_22
                                                       Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>_rt
    SLICE_X19Y23.A4      net (fanout=2)        0.694   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>
    SLICE_X19Y23.A       Tilo                  0.259   N235
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero115
    SLICE_X19Y22.A1      net (fanout=2)        1.046   Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero114
    SLICE_X19Y22.A       Tilo                  0.259   Pipeline_Core_INST/ALU_INST/Zero
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero117_SW0
    SLICE_X15Y22.A5      net (fanout=6)        0.682   N611
    SLICE_X15Y22.A       Tilo                  0.259   Pipeline_Core_INST/EX_MEM_REG_INST/oALUResult<1>
                                                       Pipeline_Core_INST/ALU_INST/Mmux_S110
    SLICE_X24Y19.B6      net (fanout=19)       0.982   Pipeline_Core_INST/EX_ALUResult<0>
    SLICE_X24Y19.CLK     Tas                   0.341   Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2
                                                       Pipeline_Core_INST/ID_EX_REG_INST/Mmux_ALUSrc2_GND_37_o_MUX_1213_o11
                                                       Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2
    -------------------------------------------------  ---------------------------
    Total                                     10.962ns (3.062ns logic, 7.900ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point Pipeline_Core_INST/ID_EX_REG_INST/oRt_4 (SLICE_X21Y23.A6), 504097 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2 (FF)
  Destination:          Pipeline_Core_INST/ID_EX_REG_INST/oRt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.939ns (Levels of Logic = 14)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         clk_BUFG rising at 0.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2 to Pipeline_Core_INST/ID_EX_REG_INST/oRt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DQ      Tcko                  0.408   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<2>
                                                       Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2
    SLICE_X14Y19.C5      net (fanout=3)        0.876   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<2>
    SLICE_X14Y19.COUT    Topcyc                0.277   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<4>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_lut<0>2
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_2
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>3
    SLICE_X14Y20.BMUX    Tcinb                 0.292   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<10>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_6
    SLICE_X25Y20.C5      net (fanout=2)        0.762   Pipeline_Core_INST/WB_CurrentPC<5>
    SLICE_X25Y20.C       Tilo                  0.259   Pipeline_Core_INST/EX_MEM_REG_INST/oReadData2<5>
                                                       Pipeline_Core_INST/MemToReg_MUX/Mmux_oData281_1
    SLICE_X26Y22.CX      net (fanout=3)        0.627   Pipeline_Core_INST/MemToReg_MUX/Mmux_oData281
    SLICE_X26Y22.CMUX    Tcxc                  0.164   N306
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/n0025<5>1
    SLICE_X18Y19.B3      net (fanout=1)        1.052   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/n0025<5>
    SLICE_X18Y19.BMUX    Tilo                  0.261   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<7>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S5
    SLICE_X18Y19.C5      net (fanout=2)        0.380   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S5
    SLICE_X18Y19.COUT    Topcyc                0.277   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<7>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_lut<0>6
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_6
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>7
    SLICE_X18Y20.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<11>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_10
    SLICE_X18Y21.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>11
    SLICE_X18Y21.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_14
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>15
    SLICE_X18Y22.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<19>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_18
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>19
    SLICE_X18Y23.AQ      Tito_logic            0.611   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<23>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_22
                                                       Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>_rt
    SLICE_X19Y23.A4      net (fanout=2)        0.694   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>
    SLICE_X19Y23.A       Tilo                  0.259   N235
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero115
    SLICE_X19Y22.A1      net (fanout=2)        1.046   Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero114
    SLICE_X19Y22.A       Tilo                  0.259   Pipeline_Core_INST/ALU_INST/Zero
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero117_SW0
    SLICE_X17Y22.C4      net (fanout=6)        0.715   N611
    SLICE_X17Y22.C       Tilo                  0.259   Pipeline_Core_INST/ID_EX_REG_INST/oRt<2>
                                                       Pipeline_Core_INST/ALU_INST/Mmux_S110_4
    SLICE_X21Y23.A6      net (fanout=20)       0.896   Pipeline_Core_INST/ALU_INST/Mmux_S1103
    SLICE_X21Y23.CLK     Tas                   0.322   Pipeline_Core_INST/ID_EX_REG_INST/oRt<0>
                                                       Pipeline_Core_INST/ID_EX_REG_INST/Mmux_Rt[4]_GND_37_o_mux_14_OUT51
                                                       Pipeline_Core_INST/ID_EX_REG_INST/oRt_4
    -------------------------------------------------  ---------------------------
    Total                                     10.939ns (3.876ns logic, 7.063ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2 (FF)
  Destination:          Pipeline_Core_INST/ID_EX_REG_INST/oRt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.904ns (Levels of Logic = 14)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         clk_BUFG rising at 0.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2 to Pipeline_Core_INST/ID_EX_REG_INST/oRt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DQ      Tcko                  0.408   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<2>
                                                       Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC_2
    SLICE_X14Y19.C5      net (fanout=3)        0.876   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<2>
    SLICE_X14Y19.COUT    Topcyc                0.277   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<4>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_lut<0>2
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_2
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>3
    SLICE_X14Y20.COUT    Tbyp                  0.076   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<10>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_6
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>7
    SLICE_X14Y21.COUT    Tbyp                  0.076   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<15>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_10
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>11
    SLICE_X14Y22.AMUX    Tcina                 0.202   Pipeline_Core_INST/MEM_WB_REG_INST/oNextPC<8>
                                                       Pipeline_Core_INST/CurrentPC/m_add/Madd_S_cy<0>_14
    SLICE_X24Y23.B4      net (fanout=2)        0.899   Pipeline_Core_INST/WB_CurrentPC<12>
    SLICE_X24Y23.B       Tilo                  0.205   Pipeline_Core_INST/MemToReg_MUX/Mmux_oData41
                                                       Pipeline_Core_INST/MemToReg_MUX/Mmux_oData41_1
    SLICE_X24Y19.CX      net (fanout=3)        0.735   Pipeline_Core_INST/MemToReg_MUX/Mmux_oData41
    SLICE_X24Y19.CMUX    Tcxc                  0.163   Pipeline_Core_INST/ID_EX_REG_INST/oALUSrc2
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/n0025<12>1
    SLICE_X18Y21.A3      net (fanout=1)        0.778   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/n0025<12>
    SLICE_X18Y21.AMUX    Tilo                  0.261   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S12
    SLICE_X18Y21.BX      net (fanout=2)        0.671   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S12
    SLICE_X18Y21.COUT    Tbxcy                 0.125   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_14
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>15
    SLICE_X18Y22.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<19>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_18
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>19
    SLICE_X18Y23.AQ      Tito_logic            0.611   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<23>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_22
                                                       Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>_rt
    SLICE_X19Y23.A4      net (fanout=2)        0.694   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>
    SLICE_X19Y23.A       Tilo                  0.259   N235
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero115
    SLICE_X19Y22.A1      net (fanout=2)        1.046   Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero114
    SLICE_X19Y22.A       Tilo                  0.259   Pipeline_Core_INST/ALU_INST/Zero
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero117_SW0
    SLICE_X17Y22.C4      net (fanout=6)        0.715   N611
    SLICE_X17Y22.C       Tilo                  0.259   Pipeline_Core_INST/ID_EX_REG_INST/oRt<2>
                                                       Pipeline_Core_INST/ALU_INST/Mmux_S110_4
    SLICE_X21Y23.A6      net (fanout=20)       0.896   Pipeline_Core_INST/ALU_INST/Mmux_S1103
    SLICE_X21Y23.CLK     Tas                   0.322   Pipeline_Core_INST/ID_EX_REG_INST/oRt<0>
                                                       Pipeline_Core_INST/ID_EX_REG_INST/Mmux_Rt[4]_GND_37_o_mux_14_OUT51
                                                       Pipeline_Core_INST/ID_EX_REG_INST/oRt_4
    -------------------------------------------------  ---------------------------
    Total                                     10.904ns (3.579ns logic, 7.325ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult_14 (FF)
  Destination:          Pipeline_Core_INST/ID_EX_REG_INST/oRt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.890ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.238 - 0.262)
  Source Clock:         clk_BUFG rising at 0.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult_14 to Pipeline_Core_INST/ID_EX_REG_INST/oRt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.CQ      Tcko                  0.391   Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult<15>
                                                       Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult_14
    SLICE_X25Y23.B3      net (fanout=2)        2.566   Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult<14>
    SLICE_X25Y23.B       Tilo                  0.259   Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult<15>
                                                       Pipeline_Core_INST/MemToReg_MUX/Mmux_oData61_1
    SLICE_X25Y23.C4      net (fanout=3)        0.311   Pipeline_Core_INST/MemToReg_MUX/Mmux_oData61
    SLICE_X25Y23.C       Tilo                  0.259   Pipeline_Core_INST/MEM_WB_REG_INST/oALUResult<15>
                                                       Pipeline_Core_INST/ALUSrc1_MUX_INST/Mmux_oData61
    SLICE_X18Y21.C2      net (fanout=4)        1.028   Pipeline_Core_INST/EX_ALUSrc1<14>
    SLICE_X18Y21.CMUX    Tilo                  0.261   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S14
    SLICE_X18Y21.DX      net (fanout=2)        0.585   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S14
    SLICE_X18Y21.COUT    Tdxcy                 0.087   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<15>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_14
    SLICE_X18Y22.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>15
    SLICE_X18Y22.COUT    Tbyp                  0.076   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<19>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_18
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>19
    SLICE_X18Y23.AQ      Tito_logic            0.611   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<23>
                                                       Pipeline_Core_INST/ALU_INST/m_arith/m_sub/m_add/Madd_S_cy<0>_22
                                                       Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>_rt
    SLICE_X19Y23.A4      net (fanout=2)        0.694   Pipeline_Core_INST/ALU_INST/m_arith/S_SUB<20>
    SLICE_X19Y23.A       Tilo                  0.259   N235
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero115
    SLICE_X19Y22.A1      net (fanout=2)        1.046   Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero114
    SLICE_X19Y22.A       Tilo                  0.259   Pipeline_Core_INST/ALU_INST/Zero
                                                       Pipeline_Core_INST/ALU_INST/m_arith/Mmux_Zero117_SW0
    SLICE_X17Y22.C4      net (fanout=6)        0.715   N611
    SLICE_X17Y22.C       Tilo                  0.259   Pipeline_Core_INST/ID_EX_REG_INST/oRt<2>
                                                       Pipeline_Core_INST/ALU_INST/Mmux_S110_4
    SLICE_X21Y23.A6      net (fanout=20)       0.896   Pipeline_Core_INST/ALU_INST/Mmux_S1103
    SLICE_X21Y23.CLK     Tas                   0.322   Pipeline_Core_INST/ID_EX_REG_INST/oRt<0>
                                                       Pipeline_Core_INST/ID_EX_REG_INST/Mmux_Rt[4]_GND_37_o_mux_14_OUT51
                                                       Pipeline_Core_INST/ID_EX_REG_INST/oRt_4
    -------------------------------------------------  ---------------------------
    Total                                     10.890ns (3.043ns logic, 7.847ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_259 (SLICE_X32Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_259 (FF)
  Destination:          Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_259 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFG rising at 10.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_259 to Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_259
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.AQ      Tcko                  0.200   Pipeline_Core_INST/DataMem_INST/RAM_DATA_0<265>
                                                       Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_259
    SLICE_X32Y32.A6      net (fanout=2)        0.021   Pipeline_Core_INST/DataMem_INST/RAM_DATA_0<259>
    SLICE_X32Y32.CLK     Tah         (-Th)    -0.190   Pipeline_Core_INST/DataMem_INST/RAM_DATA_0<265>
                                                       Pipeline_Core_INST/DataMem_INST/mux24911
                                                       Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_259
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_128 (SLICE_X33Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_128 (FF)
  Destination:          Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_128 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFG rising at 10.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_128 to Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_128
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y33.AQ      Tcko                  0.198   Pipeline_Core_INST/DataMem_INST/RAM_DATA_0<135>
                                                       Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_128
    SLICE_X33Y33.A6      net (fanout=2)        0.022   Pipeline_Core_INST/DataMem_INST/RAM_DATA_0<128>
    SLICE_X33Y33.CLK     Tah         (-Th)    -0.215   Pipeline_Core_INST/DataMem_INST/RAM_DATA_0<135>
                                                       Pipeline_Core_INST/DataMem_INST/mux35211
                                                       Pipeline_Core_INST/DataMem_INST/RAM_DATA_0_128
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point Pipeline_Core_INST/IF_ID_REG_INST/oNextPC_13 (SLICE_X9Y24.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Pipeline_Core_INST/IF_ID_REG_INST/oNextPC_13 (FF)
  Destination:          Pipeline_Core_INST/IF_ID_REG_INST/oNextPC_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFG rising at 10.000ns
  Destination Clock:    clk_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Pipeline_Core_INST/IF_ID_REG_INST/oNextPC_13 to Pipeline_Core_INST/IF_ID_REG_INST/oNextPC_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.198   Pipeline_Core_INST/IF_ID_REG_INST/oNextPC<13>
                                                       Pipeline_Core_INST/IF_ID_REG_INST/oNextPC_13
    SLICE_X9Y24.D6       net (fanout=2)        0.023   Pipeline_Core_INST/IF_ID_REG_INST/oNextPC<13>
    SLICE_X9Y24.CLK      Tah         (-Th)    -0.215   Pipeline_Core_INST/IF_ID_REG_INST/oNextPC<13>
                                                       Pipeline_Core_INST/IF_ID_REG_INST/oNextPC_13_rstpot
                                                       Pipeline_Core_INST/IF_ID_REG_INST/oNextPC_13
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFG/I0
  Logical resource: clk_BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Pipeline_Core_INST/RegFile_INST/RF_DATA_1<714>/CLK
  Logical resource: Pipeline_Core_INST/RegFile_INST/RF_DATA_1_741/CK
  Location pin: SLICE_X0Y10.CLK
  Clock network: clk_BUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Pipeline_Core_INST/RegFile_INST/RF_DATA_1<714>/SR
  Logical resource: Pipeline_Core_INST/RegFile_INST/RF_DATA_1_741/SR
  Location pin: SLICE_X0Y10.SR
  Clock network: Pipeline_Core_INST/DataMem_INST/peripheral_inst/reset_inv
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |    2.934|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 413  Score: 171958  (Setup/Max: 171958, Hold: 0)

Constraints cover 162606155 paths, 0 nets, and 20437 connections

Design statistics:
   Minimum period:  11.103ns{1}   (Maximum frequency:  90.066MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 16 13:12:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 464 MB



