+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[9]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[2]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[13]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[4]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[12]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[7]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[6]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[17]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[24]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[10]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[15]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[3]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[18]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[5]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[27]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]/D|
|            cfg_bram_clkb |             adc_data_clk |   nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]/D|
|            cfg_bram_clkb |             adc_data_clk |  nolabel_line124/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[11]/D|
|             adc_data_clk |               clk_fpga_0 |                               nolabel_line124/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][315]_srl8/D|
|             adc_data_clk |               clk_fpga_0 |                               nolabel_line124/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][263]_srl8/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[10]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[11]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[35]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[34]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line124/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[9]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
