FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 *  Definitions for the Watchdog registers
 *
 *  Copyright 2002 Ryan Holm <ryan.holmQVist@idt.com>
 *  Copyright 2008 Florian Fainelli <florian@openwrt.org>
 *
 *  This program is free software; you can redistribute  it and/or modify it
 *  under  the terms of  the GNU General  Public License as published by the
 *  Free Software Foundation;  either version 2 of the  License, or (at your
 *  option) any later version.
 *
 *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS'' AND   ANY  EXPRESS OR IMPLIED
 *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF
/* bench 677.2.0 555547348399 */
/* bench 677.2.1 80d0bab03b42 */
/* bench 677.2.2 294e7a7ed335 */
/* bench 677.2.3 cb34d7c11306 */
/* bench 677.2.4 cb30e153af59 */
/* bench 677.2.5 da62236cb67c */
/* bench 677.2.6 1549a896dca6 */
/* bench 677.2.7 cbab1dd30393 */
/* bench 677.2.8 fe6cefcf4a5b */
 *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,
 *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF
 *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT
/* bench 26887.1.0 554e2e7c4cd8 */
/* bench 26887.1.1 55e6b8332eca */
/* bench 26887.1.2 7fc3af48e326 */
/* bench 26887.1.3 b3570619aff8 */
 *
 *  You should have received a copy of the  GNU General Public License along
 *  with this program; if not, write  to the Free Software Foundation, Inc.,
 *  675 Mass Ave, Cambridge, MA 02139, USA.
 *
 */

#ifndef __RC32434_INTEG_H__
#define __RC32434_INTEG_H__

#include <asm/mach-rc32434/rb.h>

#define INTEG0_BASE_ADDR	0x18030030

struct integ {
	u32 errcs;			/* sticky use ERRCS_ */
	u32 wtcount;			/* Watchdog timer count reg. */
	u32 wtcompare;			/* Watchdog timer timeout value. */
	u32 wtc;			/* Watchdog timer control. use WTC_ */
};

/* Error counters */
#define RC32434_ERR_WTO		0
#define RC32434_ERR_WNE		1
#define RC32434_ERR_UCW		2
#define RC32434_ERR_UCR		3
#define RC32434_ERR_UPW		4
#define RC32434_ERR_UPR		5
#define RC32434_ERR_UDW		6
#define RC32434_ERR_UDR		7
#define RC32434_ERR_SAE		8
#define RC32434_ERR_WRE		9

/* bench 28749.0.0 de8c075efe75 */
/* bench 28749.0.1 3966575fb689 */
/* bench 28749.0.2 562873af2a2f */
#define RC32434_WTC_EN		0
#define RC32434_WTC_TO		1

#endif	/* __RC32434_INTEG_H__ */
