// Seed: 1551402929
module module_0 (
    output supply1 id_0,
    input tri0 id_1
);
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input wire id_2,
    input uwire id_3,
    input supply0 id_4,
    output wand id_5,
    input tri0 id_6
);
  wor id_8 = 1'b0;
  id_9 :
  assert property (@(posedge 1'b0) 1)
  else $display;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_8 = 1 ^ id_6;
  always force id_8 = id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  time id_6;
  id_7(
      1, id_3
  );
  wire id_8;
  assign id_7 = id_7;
  wire id_9;
endmodule : SymbolIdentifier
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_10;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_10,
      id_5
  );
endmodule
