
*** Running vivado
    with args -log rv32i_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rv32i_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source rv32i_top.tcl -notrace
Command: synth_design -top rv32i_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 161352 
WARNING: [Synth 8-2611] redeclaration of ansi port fun3_id is not allowed [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:291]
WARNING: [Synth 8-976] fun3_id has already been declared [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:291]
WARNING: [Synth 8-2654] second declaration of fun3_id ignored [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:291]
INFO: [Synth 8-994] fun3_id is declared here [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:13]
WARNING: [Synth 8-2611] redeclaration of ansi port csr_data_sel_id is not allowed [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:352]
WARNING: [Synth 8-976] csr_data_sel_id has already been declared [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:352]
WARNING: [Synth 8-2654] second declaration of csr_data_sel_id ignored [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:352]
INFO: [Synth 8-994] csr_data_sel_id is declared here [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:87]
WARNING: [Synth 8-2611] redeclaration of ansi port csr_to_reg_id is not allowed [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:353]
WARNING: [Synth 8-976] csr_to_reg_id has already been declared [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:353]
WARNING: [Synth 8-2654] second declaration of csr_to_reg_id ignored [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:353]
INFO: [Synth 8-994] csr_to_reg_id is declared here [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:88]
WARNING: [Synth 8-992] csr_imm_id is already implicitly declared earlier [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:403]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1547.141 ; gain = 171.547 ; free physical = 15108 ; free virtual = 32039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv32i_top' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rv32i_top.sv:1]
	Parameter DMEM_DEPTH bound to: 1024 - type: integer 
	Parameter IMEM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csr_file' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:1]
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MIE bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_WRITE bound to: 3'b001 
	Parameter CSR_SET bound to: 3'b010 
	Parameter CSR_CLEAR bound to: 3'b011 
	Parameter TIMER_INT_CAUSE bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:155]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:166]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:174]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:182]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:190]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:198]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'csr_file' (1#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_path' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:3]
	Parameter DMEM_DEPTH bound to: 1024 - type: integer 
	Parameter IMEM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'program_counter' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/program_counter.sv:1]
	Parameter MAX_LIMIT bound to: 800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (2#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/program_counter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux2x1' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2x1' (3#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:131]
	Parameter n bound to: 1 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg' (4#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:131]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg_wclr' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
	Parameter n bound to: 64 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter CLR_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg_wclr' (5#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg_wclr__parameterized0' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
	Parameter n bound to: 32 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter CLR_VALUE bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg_wclr__parameterized0' (5#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg_wclr__parameterized1' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
	Parameter n bound to: 96 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter CLR_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg_wclr__parameterized1' (5#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/reg_file.sv:1]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (6#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/reg_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/imm_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'one_hot_mux2x1' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:103]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_hot_mux2x1' (7#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:103]
INFO: [Synth 8-6157] synthesizing module 'one_hot_mux2x1__parameterized0' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:103]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_hot_mux2x1__parameterized0' (7#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:103]
INFO: [Synth 8-6157] synthesizing module 'mux2x1__parameterized0' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2x1__parameterized0' (7#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'mux2x1__parameterized1' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
	Parameter n bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2x1__parameterized1' (7#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:45]
INFO: [Synth 8-6157] synthesizing module 'one_hot_mux3x1' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:117]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_hot_mux3x1' (8#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (9#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/imm_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg_wclr__parameterized2' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
	Parameter n bound to: 247 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter CLR_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg_wclr__parameterized2' (9#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
INFO: [Synth 8-6157] synthesizing module 'mux3x1' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:62]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3x1' (10#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:62]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'n_bit_add_sub' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu.sv:42]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_add_sub' (11#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg_wclr__parameterized3' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
	Parameter n bound to: 263 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter CLR_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg_wclr__parameterized3' (12#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
INFO: [Synth 8-6157] synthesizing module 'one_hot_mux3x1__parameterized0' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:117]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_hot_mux3x1__parameterized0' (12#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:117]
INFO: [Synth 8-6157] synthesizing module 'n_bit_reg_wclr__parameterized4' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
	Parameter n bound to: 73 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter CLR_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_bit_reg_wclr__parameterized4' (12#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv:156]
WARNING: [Synth 8-3848] Net csr_wdata_id in module/entity data_path does not have driver. [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'data_path' (13#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/control_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decode_control' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:14]
	Parameter LOAD_STORE bound to: 2'b00 
	Parameter R_TYPE bound to: 2'b11 
	Parameter I_TYPE bound to: 2'b01 
	Parameter B_TYPE bound to: 2'b10 
	Parameter MRET_FUNCT12 bound to: 12'b001100000010 
WARNING: [Synth 8-567] referenced signal 'is_mret_instr' should be on the sensitivity list [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:54]
WARNING: [Synth 8-567] referenced signal 'is_csr_instr' should be on the sensitivity list [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:54]
WARNING: [Synth 8-567] referenced signal 'func3' should be on the sensitivity list [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'decode_control' (14#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:14]
WARNING: [Synth 8-7023] instance 'dec_ctrl_inst' of module 'decode_control' has 19 connections declared, but only 18 given [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/control_unit.sv:79]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu_control.sv:2]
	Parameter LOAD_STORE bound to: 2'b00 
	Parameter R_TYPE bound to: 2'b11 
	Parameter I_TYPE bound to: 2'b01 
	Parameter B_TYPE bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (15#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu_control.sv:2]
INFO: [Synth 8-6157] synthesizing module 'branch_controller' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/branch_controller.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'branch_controller' (16#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/branch_controller.sv:10]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:1]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:20]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:21]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:25]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:26]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (17#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hazard_handler' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv:1]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'hazard_handler' (18#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_controller' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/pipeline_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_controller' (19#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/pipeline_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (20#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/control_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_top' (21#1) [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rv32i_top.sv:1]
WARNING: [Synth 8-3331] design imm_gen has unconnected port inst[6]
WARNING: [Synth 8-3331] design imm_gen has unconnected port inst[5]
WARNING: [Synth 8-3331] design imm_gen has unconnected port inst[4]
WARNING: [Synth 8-3331] design imm_gen has unconnected port inst[3]
WARNING: [Synth 8-3331] design imm_gen has unconnected port inst[2]
WARNING: [Synth 8-3331] design imm_gen has unconnected port inst[1]
WARNING: [Synth 8-3331] design imm_gen has unconnected port inst[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1584.047 ; gain = 208.453 ; free physical = 15110 ; free virtual = 32043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1601.859 ; gain = 226.266 ; free physical = 15113 ; free virtual = 32046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1609.863 ; gain = 234.270 ; free physical = 15113 ; free virtual = 32046
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_to_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_src" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lui" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "auipc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_type" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'reg_write_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'mem_write_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'mem_to_reg_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'branch_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'alu_src_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'jump_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'lui_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'auipc_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'jal_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'r_type_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'csr_write_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'csr_data_sel_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'csr_to_reg_reg' [/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1643.621 ; gain = 268.027 ; free physical = 14993 ; free virtual = 31943
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	              263 Bit    Registers := 1     
	              247 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               73 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 41    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    263 Bit        Muxes := 1     
	   2 Input    247 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 30    
	   7 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 51    
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module csr_file 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 15    
	   7 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module program_counter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module n_bit_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module n_bit_reg_wclr 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module n_bit_reg_wclr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module n_bit_reg_wclr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module mux2x1__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2x1__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module n_bit_reg_wclr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              247 Bit    Registers := 1     
+---Muxes : 
	   2 Input    247 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module n_bit_add_sub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
Module n_bit_reg_wclr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              263 Bit    Registers := 1     
+---Muxes : 
	   2 Input    263 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module n_bit_reg_wclr__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module data_path 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module decode_control 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 2     
Module alu_control 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module branch_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "dec_ctrl_inst/mem_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dec_ctrl_inst/mem_to_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dec_ctrl_inst/branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dec_ctrl_inst/alu_src" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "dec_ctrl_inst/jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dec_ctrl_inst/alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dec_ctrl_inst/lui" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dec_ctrl_inst/auipc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dec_ctrl_inst/jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dec_ctrl_inst/r_type" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design imm_gen has unconnected port inst[6]
WARNING: [Synth 8-3331] design imm_gen has unconnected port inst[5]
WARNING: [Synth 8-3331] design imm_gen has unconnected port inst[4]
WARNING: [Synth 8-3331] design imm_gen has unconnected port inst[3]
WARNING: [Synth 8-3331] design imm_gen has unconnected port inst[2]
WARNING: [Synth 8-3331] design imm_gen has unconnected port inst[1]
WARNING: [Synth 8-3331] design imm_gen has unconnected port inst[0]
WARNING: [Synth 8-3331] design csr_file has unconnected port current_pc[0]
INFO: [Synth 8-3886] merging instance 'data_path_inst/if1_if2_reg/n_bit_reg_reg[0]' (FDCE) to 'data_path_inst/if1_if2_reg/n_bit_reg_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mip_reg[31] )
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[63]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[178]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[64]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[179]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[65]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[180]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[67]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[182]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[181]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[66]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[49]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[99]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[48]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[164]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[39]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[174]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[42]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[177]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[41]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[176]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[38]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[173]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[3]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[165]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[4]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[166]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[5]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[167]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[40]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[175]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_path_inst/id_exe_reg/\n_bit_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_file_inst/mepc_reg[0] )
INFO: [Synth 8-3886] merging instance 'data_path_inst/if_id_reg/n_bit_reg_reg[32]' (FDCE) to 'data_path_inst/if_id_reg/n_bit_reg_reg[64]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/exe_mem_reg/n_bit_reg_reg[153]' (FDCE) to 'data_path_inst/exe_mem_reg/n_bit_reg_reg[49]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/exe_mem_reg/n_bit_reg_reg[39]' (FDCE) to 'data_path_inst/exe_mem_reg/n_bit_reg_reg[195]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/exe_mem_reg/n_bit_reg_reg[42]' (FDCE) to 'data_path_inst/exe_mem_reg/n_bit_reg_reg[198]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/exe_mem_reg/n_bit_reg_reg[41]' (FDCE) to 'data_path_inst/exe_mem_reg/n_bit_reg_reg[197]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/exe_mem_reg/n_bit_reg_reg[38]' (FDCE) to 'data_path_inst/exe_mem_reg/n_bit_reg_reg[194]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/exe_mem_reg/n_bit_reg_reg[3]' (FDCE) to 'data_path_inst/exe_mem_reg/n_bit_reg_reg[186]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/exe_mem_reg/n_bit_reg_reg[4]' (FDCE) to 'data_path_inst/exe_mem_reg/n_bit_reg_reg[187]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/exe_mem_reg/n_bit_reg_reg[5]' (FDCE) to 'data_path_inst/exe_mem_reg/n_bit_reg_reg[188]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/exe_mem_reg/n_bit_reg_reg[40]' (FDCE) to 'data_path_inst/exe_mem_reg/n_bit_reg_reg[196]'
INFO: [Synth 8-3886] merging instance 'data_path_inst/id_exe_reg/n_bit_reg_reg[183]' (FDCE) to 'data_path_inst/id_exe_reg/n_bit_reg_reg[215]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1790.090 ; gain = 414.496 ; free physical = 14878 ; free virtual = 31836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1793.059 ; gain = 417.465 ; free physical = 14877 ; free virtual = 31836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_path_inst/reg_file_inst/reg_file_reg[0][31] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1825.074 ; gain = 449.480 ; free physical = 14880 ; free virtual = 31840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin data_path_inst/current_pc_mem_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.043 ; gain = 452.449 ; free physical = 14878 ; free virtual = 31837
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.043 ; gain = 452.449 ; free physical = 14878 ; free virtual = 31837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.043 ; gain = 452.449 ; free physical = 14881 ; free virtual = 31839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.043 ; gain = 452.449 ; free physical = 14881 ; free virtual = 31839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.043 ; gain = 452.449 ; free physical = 14881 ; free virtual = 31839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.043 ; gain = 452.449 ; free physical = 14880 ; free virtual = 31839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |    37|
|4     |LUT2   |   503|
|5     |LUT3   |   254|
|6     |LUT4   |   283|
|7     |LUT5   |   391|
|8     |LUT6   |  1054|
|9     |MUXF7  |   256|
|10    |MUXF8  |   128|
|11    |FDCE   |  1891|
|12    |FDPE   |    20|
|13    |LD     |    15|
|14    |IBUF   |    68|
|15    |OBUF   |   102|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+-------------------------------+------+
|      |Instance                     |Module                         |Cells |
+------+-----------------------------+-------------------------------+------+
|1     |top                          |                               |  5039|
|2     |  controller_inst            |control_unit                   |    56|
|3     |    alu_controller_inst      |alu_control                    |     3|
|4     |    dec_ctrl_inst            |decode_control                 |    53|
|5     |  csr_file_inst              |csr_file                       |   340|
|6     |  data_path_inst             |data_path                      |  4472|
|7     |    alu_inst                 |alu                            |    14|
|8     |      add_sub_unit           |n_bit_add_sub                  |     8|
|9     |    PC_inst                  |program_counter                |   104|
|10    |    alu_op1_mux              |mux2x1                         |    33|
|11    |    alu_op2_mux              |mux2x1_0                       |    31|
|12    |    exe_mem_reg              |n_bit_reg_wclr__parameterized3 |   536|
|13    |    id_exe_reg               |n_bit_reg_wclr__parameterized2 |  1046|
|14    |    if1_if2_reg              |n_bit_reg_wclr                 |   126|
|15    |    if2_reg                  |n_bit_reg_wclr__parameterized0 |    76|
|16    |    if_id_reg                |n_bit_reg_wclr__parameterized1 |   307|
|17    |    if_id_reg_clr_ff_inst    |n_bit_reg                      |     2|
|18    |    if_id_reg_en_ff_inst     |n_bit_reg_1                    |     1|
|19    |    jalr_pc_mux              |mux2x1_2                       |    31|
|20    |    mem_data_in_mux          |mux2x1_3                       |    32|
|21    |    mem_stage_result_sel_mux |one_hot_mux3x1__parameterized0 |    32|
|22    |    mem_wb_reg               |n_bit_reg_wclr__parameterized4 |   107|
|23    |    reg_file_inst            |reg_file                       |  1889|
|24    |    write_back_mux           |mux2x1_4                       |    32|
+------+-----------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.043 ; gain = 452.449 ; free physical = 14880 ; free virtual = 31839
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 85 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.043 ; gain = 452.449 ; free physical = 14881 ; free virtual = 31839
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1828.051 ; gain = 452.449 ; free physical = 14881 ; free virtual = 31839
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 435 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1908.852 ; gain = 0.000 ; free physical = 14800 ; free virtual = 31793
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
191 Infos, 85 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1908.852 ; gain = 541.270 ; free physical = 14800 ; free virtual = 31793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1908.852 ; gain = 0.000 ; free physical = 14800 ; free virtual = 31793
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/binahmed/RV32I_MicroController/microcontroller_TeamBlack/rvsoc-baseline-main/project_1.runs/synth_1/rv32i_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rv32i_top_utilization_synth.rpt -pb rv32i_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  4 23:07:44 2025...
