Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Tue Mar 22 15:27:13 2022
| Host             : LAPTOP-TDKNUURL running 64-bit major release  (build 9200)
| Command          : report_power -file Chip_InstrIP_power_routed.rpt -pb Chip_InstrIP_power_summary_routed.pb -rpx Chip_InstrIP_power_routed.rpx
| Design           : Chip_InstrIP
| Device           : xc7vx485tffg1157-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 600.708 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 594.076                           |
| Device Static (W)        | 6.632                             |
| Effective TJA (C/W)      | 1.4                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    83.171 |     8329 |       --- |             --- |
|   LUT as Logic           |    78.707 |     4171 |    303600 |            1.37 |
|   F7/F8 Muxes            |     3.192 |     1678 |    303600 |            0.55 |
|   LUT as Distributed RAM |     0.756 |       44 |    130800 |            0.03 |
|   CARRY4                 |     0.484 |       78 |     75900 |            0.10 |
|   Register               |     0.025 |     2080 |    607200 |            0.34 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       12 |       --- |             --- |
| Signals                  |   147.193 |     4349 |       --- |             --- |
| I/O                      |   363.712 |      511 |       600 |           85.17 |
| Static Power             |     6.632 |          |           |                 |
| Total                    |   600.708 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   236.202 |     230.368 |      5.834 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |    30.088 |      29.774 |      0.314 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |   172.288 |     172.287 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.195 |       0.000 |      0.195 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| Chip_InstrIP                  |   594.076 |
|   u_alu                       |     3.627 |
|   u_datamem                   |    55.182 |
|   u_instrmembrom              |   140.741 |
|     u_mem_generator_0         |    16.931 |
|       SimpleCPU01Design_i     |     1.380 |
|     u_mem_generator_1         |     2.369 |
|       SimpleCPU01Design_i     |     2.369 |
|     u_mem_generator_2         |     6.788 |
|       SimpleCPU01Design_i     |     2.365 |
|     u_mem_generator_3         |   114.654 |
|       SimpleCPU01Design_i     |     3.034 |
|   u_pcaddr                    |     3.021 |
|   u_regfiles                  |    27.563 |
|     regs_reg_r1_0_31_0_5      |     0.821 |
|     regs_reg_r1_0_31_12_17    |     0.769 |
|     regs_reg_r1_0_31_18_23    |     0.840 |
|     regs_reg_r1_0_31_24_29    |     0.765 |
|     regs_reg_r1_0_31_30_31    |     0.125 |
|     regs_reg_r1_0_31_30_31__0 |     0.145 |
|     regs_reg_r1_0_31_6_11     |     0.789 |
|     regs_reg_r2_0_31_0_5      |     2.150 |
|     regs_reg_r2_0_31_12_17    |     0.874 |
|     regs_reg_r2_0_31_18_23    |     0.875 |
|     regs_reg_r2_0_31_24_29    |     0.939 |
|     regs_reg_r2_0_31_30_31    |     0.133 |
|     regs_reg_r2_0_31_30_31__0 |     0.174 |
|     regs_reg_r2_0_31_6_11     |     1.301 |
+-------------------------------+-----------+


