<stg><name>compute_Pipeline_VITIS_LOOP_134_2</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %reg_file_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_1_0_load

]]></Node>
<StgValue><ssdm name="reg_file_1_0_load_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %j_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j = load i7 %j_5

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln134 = br i1 %tmp, void %for.inc.split, void %for.inc33.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:2 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc.split:3 %add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_read, i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:4 %zext_ln137 = zext i11 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:6 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:10 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:13 %add_ln134 = add i7 %j, i7 2

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:14 %store_ln134 = store i7 %add_ln134, i7 %j_5

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:6 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:7 %mul = hmul i16 %reg_file_4_0_load, i16 %reg_file_1_0_load_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:10 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:11 %mul_1 = hmul i16 %reg_file_4_1_load, i16 %reg_file_1_0_load_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
for.inc33.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln135"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:7 %mul = hmul i16 %reg_file_4_0_load, i16 %reg_file_1_0_load_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc.split:8 %store_ln137 = store i16 %mul, i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:11 %mul_1 = hmul i16 %reg_file_4_1_load, i16 %reg_file_1_0_load_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc.split:12 %store_ln137 = store i16 %mul_1, i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:15 %br_ln134 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="reg_file_4_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="reg_file_4_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i"/></StgValue>
</port>
<port id="52" name="reg_file_1_0_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_file_1_0_load"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="54" from="StgValue_53" to="j_5" fromId="53" toId="6">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.half" to="reg_file_1_0_load_read" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="reg_file_1_0_load" to="reg_file_1_0_load_read" fromId="52" toId="7">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i6" to="i_read" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="i" to="i_read" fromId="51" toId="8">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="63" from="reg_file_4_1" to="specmemcore_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specmemcore_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specmemcore_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specmemcore_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="71" from="reg_file_4_0" to="specmemcore_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_64" to="specmemcore_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_66" to="specmemcore_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_68" to="specmemcore_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_75" to="store_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="j_5" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="78" from="j_5" to="j" fromId="6" toId="13">
</dataflow>
<dataflow id="80" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="79" toId="14">
</dataflow>
<dataflow id="81" from="j" to="tmp" fromId="13" toId="14">
</dataflow>
<dataflow id="83" from="StgValue_82" to="tmp" fromId="82" toId="14">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="84" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_86" to="empty" fromId="86" toId="15">
</dataflow>
<dataflow id="88" from="StgValue_86" to="empty" fromId="86" toId="15">
</dataflow>
<dataflow id="89" from="StgValue_86" to="empty" fromId="86" toId="15">
</dataflow>
<dataflow id="90" from="tmp" to="br_ln134" fromId="14" toId="16">
</dataflow>
<dataflow id="92" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="91" toId="17">
</dataflow>
<dataflow id="93" from="j" to="lshr_ln" fromId="13" toId="17">
</dataflow>
<dataflow id="94" from="StgValue_53" to="lshr_ln" fromId="53" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_95" to="lshr_ln" fromId="95" toId="17">
</dataflow>
<dataflow id="98" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln" fromId="97" toId="18">
</dataflow>
<dataflow id="99" from="i_read" to="add_ln" fromId="8" toId="18">
</dataflow>
<dataflow id="100" from="lshr_ln" to="add_ln" fromId="17" toId="18">
</dataflow>
<dataflow id="101" from="add_ln" to="zext_ln137" fromId="18" toId="19">
</dataflow>
<dataflow id="102" from="reg_file_4_0" to="reg_file_4_0_addr" fromId="50" toId="20">
</dataflow>
<dataflow id="104" from="StgValue_103" to="reg_file_4_0_addr" fromId="103" toId="20">
</dataflow>
<dataflow id="105" from="zext_ln137" to="reg_file_4_0_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="106" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="20" toId="21">
</dataflow>
<dataflow id="107" from="reg_file_4_1" to="reg_file_4_1_addr" fromId="49" toId="22">
</dataflow>
<dataflow id="108" from="StgValue_103" to="reg_file_4_1_addr" fromId="103" toId="22">
</dataflow>
<dataflow id="109" from="zext_ln137" to="reg_file_4_1_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="110" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="22" toId="23">
</dataflow>
<dataflow id="111" from="j" to="add_ln134" fromId="13" toId="24">
</dataflow>
<dataflow id="113" from="StgValue_112" to="add_ln134" fromId="112" toId="24">
</dataflow>
<dataflow id="114" from="add_ln134" to="store_ln134" fromId="24" toId="25">
</dataflow>
<dataflow id="115" from="j_5" to="store_ln134" fromId="6" toId="25">
</dataflow>
<dataflow id="116" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="20" toId="26">
</dataflow>
<dataflow id="117" from="reg_file_4_0_load" to="mul" fromId="26" toId="27">
</dataflow>
<dataflow id="118" from="reg_file_1_0_load_read" to="mul" fromId="7" toId="27">
</dataflow>
<dataflow id="119" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="22" toId="28">
</dataflow>
<dataflow id="120" from="reg_file_4_1_load" to="mul_1" fromId="28" toId="29">
</dataflow>
<dataflow id="121" from="reg_file_1_0_load_read" to="mul_1" fromId="7" toId="29">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecPipeline" to="specpipeline_ln135" fromId="122" toId="30">
</dataflow>
<dataflow id="124" from="StgValue_53" to="specpipeline_ln135" fromId="53" toId="30">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specpipeline_ln135" fromId="125" toId="30">
</dataflow>
<dataflow id="127" from="StgValue_125" to="specpipeline_ln135" fromId="125" toId="30">
</dataflow>
<dataflow id="128" from="StgValue_125" to="specpipeline_ln135" fromId="125" toId="30">
</dataflow>
<dataflow id="130" from="empty_1" to="specpipeline_ln135" fromId="129" toId="30">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="131" toId="31">
</dataflow>
<dataflow id="134" from="empty_11" to="specloopname_ln9" fromId="133" toId="31">
</dataflow>
<dataflow id="135" from="reg_file_4_0_load" to="mul" fromId="26" toId="32">
</dataflow>
<dataflow id="136" from="reg_file_1_0_load_read" to="mul" fromId="7" toId="32">
</dataflow>
<dataflow id="137" from="mul" to="store_ln137" fromId="32" toId="33">
</dataflow>
<dataflow id="138" from="reg_file_4_0_addr" to="store_ln137" fromId="20" toId="33">
</dataflow>
<dataflow id="139" from="reg_file_4_1_load" to="mul_1" fromId="28" toId="34">
</dataflow>
<dataflow id="140" from="reg_file_1_0_load_read" to="mul_1" fromId="7" toId="34">
</dataflow>
<dataflow id="141" from="mul_1" to="store_ln137" fromId="34" toId="35">
</dataflow>
<dataflow id="142" from="reg_file_4_1_addr" to="store_ln137" fromId="22" toId="35">
</dataflow>
<dataflow id="143" from="tmp" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="144" from="tmp" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
