#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug 27 20:01:19 2019
# Process ID: 11896
# Current directory: C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/system_VGA_SQUAREDRAW_0_1_synth_1
# Command line: vivado.exe -log system_VGA_SQUAREDRAW_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_VGA_SQUAREDRAW_0_1.tcl
# Log file: C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/system_VGA_SQUAREDRAW_0_1_synth_1/system_VGA_SQUAREDRAW_0_1.vds
# Journal file: C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/system_VGA_SQUAREDRAW_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source system_VGA_SQUAREDRAW_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Puszek/Desktop/Nowe_coS/ip_repo/VGA_SQUAREDRAW_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Puszek/Downloads/Mods/Nexys-Video-AXI-PS2-Keyboard-2018.2-1/vivado_proj/Nexys-Video-AXI-PS2-Keyboard.ipdefs/repo_0/local/ip/axi_ps2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Puszek/Desktop/Nowe_coS/ip_repo/VGA_Drawing_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top system_VGA_SQUAREDRAW_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13808 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.629 ; gain = 101.570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_VGA_SQUAREDRAW_0_1' [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_VGA_SQUAREDRAW_0_1/synth/system_VGA_SQUAREDRAW_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'VGA_SQUAREDRAW_v1_0' [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ipshared/279e/hdl/VGA_SQUAREDRAW_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'VGA_SQUAREDRAW_v1_0_S00_AXI' [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ipshared/279e/hdl/VGA_SQUAREDRAW_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Draw_Person' [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ipshared/279e/src/Draw_Person.v:23]
	Parameter NumberofRegisters bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Draw_Person' (1#1) [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ipshared/279e/src/Draw_Person.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_SQUAREDRAW_v1_0_S00_AXI' (2#1) [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ipshared/279e/hdl/VGA_SQUAREDRAW_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'VGA_SQUAREDRAW_v1_0' (3#1) [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ipshared/279e/hdl/VGA_SQUAREDRAW_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_VGA_SQUAREDRAW_0_1' (4#1) [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_VGA_SQUAREDRAW_0_1/synth/system_VGA_SQUAREDRAW_0_1.v:57]
WARNING: [Synth 8-3331] design VGA_SQUAREDRAW_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design VGA_SQUAREDRAW_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design VGA_SQUAREDRAW_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design VGA_SQUAREDRAW_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design VGA_SQUAREDRAW_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design VGA_SQUAREDRAW_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 472.598 ; gain = 161.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 472.598 ; gain = 161.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 472.598 ; gain = 161.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 793.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 793.484 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 796.086 ; gain = 2.602
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 796.086 ; gain = 485.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 796.086 ; gain = 485.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 796.086 ; gain = 485.027
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[0]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 796.086 ; gain = 485.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	               12 Bit    Registers := 21    
	               10 Bit    Registers := 80    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	  11 Input     32 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Draw_Person 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 21    
	               10 Bit    Registers := 80    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 20    
Module VGA_SQUAREDRAW_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	  11 Input     32 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_Rgb_Pixel_reg[19]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design system_VGA_SQUAREDRAW_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_VGA_SQUAREDRAW_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_VGA_SQUAREDRAW_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_VGA_SQUAREDRAW_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_VGA_SQUAREDRAW_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_VGA_SQUAREDRAW_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[19][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[19][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[18][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[18][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[17][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[17][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[16][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[16][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[15][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[15][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[14][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[14][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[13][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[13][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[12][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[12][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[11][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[11][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[10][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[10][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[9][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[9][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[8][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[8][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[7][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[7][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[6][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[5][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[5][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[4][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[3][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[2][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[1][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[0][10]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person/reg_Rgb_Pixel_reg[0][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[19][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[18][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[17][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[16][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[15][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[14][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[13][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[12][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[11][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[10][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[9][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[8][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[7][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[6][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[5][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/My_person /\reg_Rgb_Pixel_reg[0][11] )
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/VGA_SQUAREDRAW_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 796.086 ; gain = 485.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 796.699 ; gain = 485.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 798.734 ; gain = 487.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 846.203 ; gain = 535.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 846.203 ; gain = 535.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 846.203 ; gain = 535.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 846.203 ; gain = 535.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 846.203 ; gain = 535.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 846.203 ; gain = 535.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 846.203 ; gain = 535.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   160|
|2     |LUT1   |    81|
|3     |LUT2   |     2|
|4     |LUT3   |     3|
|5     |LUT4   |   824|
|6     |LUT5   |    42|
|7     |LUT6   |   248|
|8     |MUXF7  |    32|
|9     |FDRE   |  1377|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |  2770|
|2     |  inst                               |VGA_SQUAREDRAW_v1_0         |  2690|
|3     |    VGA_SQUAREDRAW_v1_0_S00_AXI_inst |VGA_SQUAREDRAW_v1_0_S00_AXI |  2690|
|4     |      My_person                      |Draw_Person                 |  2145|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 846.203 ; gain = 535.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 846.203 ; gain = 211.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 846.203 ; gain = 535.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 846.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 846.203 ; gain = 546.609
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 846.203 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/system_VGA_SQUAREDRAW_0_1_synth_1/system_VGA_SQUAREDRAW_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_VGA_SQUAREDRAW_0_1, cache-ID = 11b5862ea895c1d7
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 846.203 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/system_VGA_SQUAREDRAW_0_1_synth_1/system_VGA_SQUAREDRAW_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_VGA_SQUAREDRAW_0_1_utilization_synth.rpt -pb system_VGA_SQUAREDRAW_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 27 20:02:00 2019...
