// Seed: 1774231843
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    output wand id_8,
    output supply1 id_9
);
  logic id_11;
  assign id_1 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output logic id_2,
    input supply0 id_3
);
  initial if (~1) id_2 <= id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1
  );
endmodule
