
============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 0
  mem_to_reg: 0
IF Stage - PC: 0x0 Instruction: 0x20010001

CYCLE 0
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x20010001
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 0
  mem_to_reg: 0
IF Stage - PC: 0x4 Instruction: 0xac010000

CYCLE 1
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0xac010000
pc: 0x4

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 8
rs: 0
rt: 1
rd: 0
shamt: 0
funct: 1
imm: 0x1
pc: 0x0
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 3
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 0
  mem_to_reg: 0
IF Stage - PC: 0x8 Instruction: 0x8c0a0000

CYCLE 2
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x8c0a0000
pc: 0x8

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 43
rs: 0
rt: 1
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x4
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x1
write_data: 0x0
write_reg: 1
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0xc Instruction: 0x0

CYCLE 3
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0xc

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 35
rs: 0
rt: 10
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x8
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x1
write_reg: 1
pc: 0x4
Control Signals:
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x1
write_reg: 1
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x10 Instruction: 0xac0a0004

CYCLE 4
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0xac0a0004
pc: 0x10

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0xc
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 10
pc: 0x8
Control Signals:
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 1
pc: 0x4
Control Signals:
  reg_write: 0
  mem_to_reg: 0
IF Stage - PC: 0x14 Instruction: 0x8c020004

CYCLE 5
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x8c020004
pc: 0x14

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 43
rs: 0
rt: 10
rd: 0
shamt: 0
funct: 4
imm: 0x4
pc: 0x10
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0xc
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x1
alu_result: 0x0
write_reg: 10
pc: 0x8
Control Signals:
  reg_write: 1
  mem_to_reg: 1
IF Stage - PC: 0x18 Instruction: 0x210820

CYCLE 6
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x210820
pc: 0x18

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 35
rs: 0
rt: 2
rd: 0
shamt: 0
funct: 4
imm: 0x4
pc: 0x14
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x4
write_data: 0x1
write_reg: 10
pc: 0x10
Control Signals:
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0xc
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x1c Instruction: 0xac020008

CYCLE 7
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0xac020008
pc: 0x1c

----- ID/EX Register -----
read_data_1: 0x1
read_data_2: 0x1
opcode: 0
rs: 1
rt: 1
rd: 1
shamt: 0
funct: 32
imm: 0x820
pc: 0x18
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x4
write_data: 0x0
write_reg: 2
pc: 0x14
Control Signals:
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x4
write_reg: 10
pc: 0x10
Control Signals:
  reg_write: 0
  mem_to_reg: 0
IF Stage - PC: 0x20 Instruction: 0x8c030008

CYCLE 8
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x8c030008
pc: 0x20

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 43
rs: 0
rt: 2
rd: 0
shamt: 0
funct: 8
imm: 0x8
pc: 0x1c
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x2
write_data: 0x1
write_reg: 1
pc: 0x18
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x1
alu_result: 0x4
write_reg: 2
pc: 0x14
Control Signals:
  reg_write: 1
  mem_to_reg: 1
IF Stage - PC: 0x24 Instruction: 0x210820

CYCLE 9
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x210820
pc: 0x24

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 35
rs: 0
rt: 3
rd: 0
shamt: 0
funct: 8
imm: 0x8
pc: 0x20
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x8
write_data: 0x1
write_reg: 2
pc: 0x1c
Control Signals:
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x2
write_reg: 1
pc: 0x18
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x28 Instruction: 0xac010000

CYCLE 10
R[0]: 0
R[1]: 2
R[2]: 1
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0xac010000
pc: 0x28

----- ID/EX Register -----
read_data_1: 0x2
read_data_2: 0x2
opcode: 0
rs: 1
rt: 1
rd: 1
shamt: 0
funct: 32
imm: 0x820
pc: 0x24
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x8
write_data: 0x0
write_reg: 3
pc: 0x20
Control Signals:
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x8
write_reg: 2
pc: 0x1c
Control Signals:
  reg_write: 0
  mem_to_reg: 0
IF Stage - PC: 0x2c Instruction: 0x8c040000

CYCLE 11
R[0]: 0
R[1]: 2
R[2]: 1
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x8c040000
pc: 0x2c

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x2
opcode: 43
rs: 0
rt: 1
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x28
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x4
write_data: 0x2
write_reg: 1
pc: 0x24
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x1
alu_result: 0x8
write_reg: 3
pc: 0x20
Control Signals:
  reg_write: 1
  mem_to_reg: 1
IF Stage - PC: 0x30 Instruction: 0x210820

CYCLE 12
R[0]: 0
R[1]: 2
R[2]: 1
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x210820
pc: 0x30

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 35
rs: 0
rt: 4
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x2c
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x4
write_reg: 1
pc: 0x28
Control Signals:
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x4
write_reg: 1
pc: 0x24
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x34 Instruction: 0x421020

CYCLE 13
R[0]: 0
R[1]: 4
R[2]: 1
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x421020
pc: 0x34

----- ID/EX Register -----
read_data_1: 0x4
read_data_2: 0x4
opcode: 0
rs: 1
rt: 1
rd: 1
shamt: 0
funct: 32
imm: 0x820
pc: 0x30
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 4
pc: 0x2c
Control Signals:
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 1
pc: 0x28
Control Signals:
  reg_write: 0
  mem_to_reg: 0
IF Stage - PC: 0x38 Instruction: 0xac010004

CYCLE 14
R[0]: 0
R[1]: 4
R[2]: 1
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0xac010004
pc: 0x38

----- ID/EX Register -----
read_data_1: 0x1
read_data_2: 0x1
opcode: 0
rs: 2
rt: 2
rd: 2
shamt: 0
funct: 32
imm: 0x1020
pc: 0x34
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x8
write_data: 0x4
write_reg: 1
pc: 0x30
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x4
alu_result: 0x0
write_reg: 4
pc: 0x2c
Control Signals:
  reg_write: 1
  mem_to_reg: 1
IF Stage - PC: 0x3c Instruction: 0x8c050004

CYCLE 15
R[0]: 0
R[1]: 4
R[2]: 1
R[3]: 1
R[4]: 4
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x8c050004
pc: 0x3c

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x4
opcode: 43
rs: 0
rt: 1
rd: 0
shamt: 0
funct: 4
imm: 0x4
pc: 0x38
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x2
write_data: 0x1
write_reg: 2
pc: 0x34
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x8
write_reg: 1
pc: 0x30
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x40 Instruction: 0x0

CYCLE 16
R[0]: 0
R[1]: 8
R[2]: 1
R[3]: 1
R[4]: 4
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x40

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 35
rs: 0
rt: 5
rd: 0
shamt: 0
funct: 4
imm: 0x4
pc: 0x3c
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x4
write_data: 0x8
write_reg: 1
pc: 0x38
Control Signals:
  mem_read: 0
  mem_write: 1
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x2
write_reg: 2
pc: 0x34
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x44 Instruction: 0x0

CYCLE 17
R[0]: 0
R[1]: 8
R[2]: 2
R[3]: 1
R[4]: 4
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x44

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x40
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x4
write_data: 0x0
write_reg: 5
pc: 0x3c
Control Signals:
  mem_read: 1
  mem_write: 0
  reg_write: 1
  mem_to_reg: 1
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x4
write_reg: 1
pc: 0x38
Control Signals:
  reg_write: 0
  mem_to_reg: 0
IF Stage - PC: 0x48 Instruction: 0x0

CYCLE 18
R[0]: 0
R[1]: 8
R[2]: 2
R[3]: 1
R[4]: 4
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x48

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x44
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x40
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x8
alu_result: 0x4
write_reg: 5
pc: 0x3c
Control Signals:
  reg_write: 1
  mem_to_reg: 1
IF Stage - PC: 0x4c Instruction: 0x0

CYCLE 19
R[0]: 0
R[1]: 8
R[2]: 2
R[3]: 1
R[4]: 4
R[5]: 8
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x4c

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x48
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x44
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x40
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x50 Instruction: 0x0

CYCLE 20
R[0]: 0
R[1]: 8
R[2]: 2
R[3]: 1
R[4]: 4
R[5]: 8
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x50

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x4c
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x48
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x44
Control Signals:
  reg_write: 1
  mem_to_reg: 0
IF Stage - PC: 0x54 Instruction: 0x0

CYCLE 21
R[0]: 0
R[1]: 8
R[2]: 2
R[3]: 1
R[4]: 4
R[5]: 8
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

Completed execution in 11 nanoseconds.
