#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f34eb22ca0 .scope module, "top_module" "top_module" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
o000001f34eb44fe8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001f34eb23200 .functor BUFZ 1, o000001f34eb44fe8, C4<0>, C4<0>, C4<0>;
v000001f34eb23400_0 .net "in", 0 0, o000001f34eb44fe8;  0 drivers
v000001f34eb22e30_0 .net "out", 0 0, L_000001f34eb23200;  1 drivers
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "simple_wire.v";
