# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 3.2e-05 512 120 280 552960 28.0534 13.3405 96.0544 417.703 555.368 555.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 340 0.000128 4096 110 5980 21504 85.7281 28.312 626.949 835.311 1576.47 1576.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 430 0.000256 2048 120 2480 33792 14.1774 7.01248 201.907 212.615 435.851 435.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 540 0.000256 2048 210 900 26624 14.8534 7.03379 59.9676 209.035 291.019 291.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1540 6.4e-05 512 230 1700 284672 12.8216 6.712 286.608 208.938 515.292 515.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 450 0.000512 4096 80 4600 25664 6.6185 434.144 212.842 653.651 653.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1490 0.000256 4096 160 4710 73216 13.9828 1223.6 419.038 1656.67 1656.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1650 0.000128 1024 320 700 139776 10.9708 6.96374 119.094 209.633 346.795 346.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1790 0.000256 512 80 170 76352 1.7121 6.10154 52.5517 60.4076 60.4621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1910 0.001024 2048 50 50 19008 1.36637 1.8305 52.3665 55.6061 55.6619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 3.2e-05 512 120 280 552960 28.0746 13.3706 109.693 417.416 568.782 568.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 340 0.000128 4096 110 5980 20736 86.1135 28.3892 701.013 834.759 1650.44 1650.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 430 0.000256 2048 120 2480 33408 14.2555 7.0209 231.607 212.062 465.079 465.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 540 0.000256 2048 210 900 26496 14.9005 7.2192 67.7531 208.909 298.913 299.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1540 6.4e-05 512 230 1700 283392 12.9112 6.71731 343.394 208.79 572.018 572.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 450 0.000512 4096 80 4600 25632 6.61402 500.303 209.319 716.282 716.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1490 0.000256 4096 160 4710 73224 13.9861 1476.24 419.242 1909.51 1909.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1650 0.000128 1024 320 700 139392 11.0203 6.84653 134.621 209.58 362.198 362.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1790 0.000256 512 80 170 76320 1.71213 6.80995 52.4785 61.0429 61.1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1910 0.001024 2048 50 50 19008 1.37123 2.11763 52.3909 55.9227 55.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 3.2e-05 512 120 280 552960 28.3032 13.3916 114.658 419.433 576.007 576.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 340 0.000128 4096 110 5980 21760 85.9091 28.3778 763.593 838.834 1716.88 1717.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 430 0.000256 2048 120 2480 33280 14.1635 6.97696 239.839 211.09 472.196 472.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 540 0.000256 2048 210 900 26240 14.8167 6.97894 69.693 208.219 299.841 299.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1540 6.4e-05 512 230 1700 284160 12.9564 6.7217 358.724 209.797 588.401 588.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 450 0.000512 4096 80 4600 25680 6.62067 519.567 209.766 736.002 736.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1490 0.000256 4096 160 4710 73200 13.996 1527.65 419.451 1961.15 1961.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1650 0.000128 1024 320 700 139520 10.9834 6.84397 141.017 209.824 368.801 368.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1790 0.000256 512 80 170 76320 1.71162 7.11475 52.523 61.392 61.4472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1910 0.001024 2048 50 50 19040 1.37245 2.20525 52.5364 56.1556 56.2138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 3.2e-05 512 120 280 546816 28.1944 13.2987 105.608 416.692 564.014 564.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 340 0.000128 4096 110 5980 19968 85.9716 28.2915 654.661 833.417 1602.51 1602.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 430 0.000256 2048 120 2480 33024 14.1893 6.99107 222.201 210.979 454.497 454.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 540 0.000256 2048 210 900 26112 14.8183 6.98573 64.7594 208.606 295.299 295.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1540 6.4e-05 512 230 1700 282624 12.8073 6.68262 331.435 208.441 559.57 559.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 450 0.000512 4096 80 4600 25632 6.61709 484.612 209.758 701.034 701.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1490 0.000256 4096 160 4710 73152 13.9878 1423.96 419.275 1857.27 1857.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1650 0.000128 1024 320 700 139008 10.977 6.99389 130.78 209.499 358.384 358.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1790 0.000256 512 80 170 76320 1.71168 6.63629 52.5336 60.9236 60.9808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1910 0.001024 2048 50 50 19008 1.3703 2.06621 52.4943 55.9756 56.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 3.2e-05 512 120 280 550400 28.0796 13.3366 107.41 417.097 566.142 566.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 340 0.000128 4096 110 5980 20800 86.146 28.3847 687.783 833.878 1636.36 1636.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 430 0.000256 2048 120 2480 32800 14.3292 7.12467 223.54 210.014 455.155 455.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 540 0.000256 2048 210 900 26400 14.9179 7.02314 66.5153 208.725 297.31 297.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1540 6.4e-05 512 230 1700 281600 12.9441 6.70128 334.58 208.55 562.978 563.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 450 0.000512 4096 80 4600 25600 6.61504 489.26 209.472 705.391 705.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1490 0.000256 4096 160 4710 73100 13.9756 1435.81 419.074 1868.91 1868.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1650 0.000128 1024 320 700 139200 11.0391 6.85178 132.914 209.654 360.589 360.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1790 0.000256 512 80 170 76300 1.70851 6.72499 52.6056 61.0794 61.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1910 0.001024 2048 50 50 19000 1.37242 2.0521 52.4905 55.9596 56.0139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 3.2e-05 512 120 280 551936 28.2916 13.3851 112.045 418.734 572.673 572.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 340 0.000128 4096 110 5980 21504 85.8391 28.3666 729.68 837.558 1681.61 1681.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 430 0.000256 2048 120 2480 33152 14.274 7.07715 232.201 212.392 466.078 466.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 540 0.000256 2048 210 900 26880 14.8787 7.03952 69.8343 209.662 301.546 301.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1540 6.4e-05 512 230 1700 283136 12.9612 6.72294 345.929 209.461 575.274 575.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 450 0.000512 4096 80 4600 25648 6.62387 502.004 209.75 718.421 718.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1490 0.000256 4096 160 4710 73136 13.9756 1470.78 419.229 1904.03 1904.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1650 0.000128 1024 320 700 138880 10.9953 6.83379 136 209.502 363.464 363.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1790 0.000256 512 80 170 76272 1.71184 6.96109 52.5042 61.22 61.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1910 0.001024 2048 50 50 18928 1.36602 2.18051 52.3246 55.9113 55.9703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 3.2e-05 512 120 280 552960 28.077 13.3585 112.292 417.694 571.644 571.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 340 0.000128 4096 110 5980 21120 85.977 28.3914 721.02 835.531 1671.08 1671.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 430 0.000256 2048 120 2480 33600 14.24 7.02243 236.024 211.592 469.014 469.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 540 0.000256 2048 210 900 25920 14.9694 7.02867 67.5103 209.165 298.803 298.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1540 6.4e-05 512 230 1700 284160 12.8536 6.71955 349.257 208.95 577.98 578.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 450 0.000512 4096 80 4600 25560 6.61725 503.625 209.319 719.604 719.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1490 0.000256 4096 160 4710 73080 13.9756 1479.8 418.969 1912.79 1912.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1650 0.000128 1024 320 700 139200 10.9675 6.87104 137.016 209.003 363.988 364.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1790 0.000256 512 80 170 76200 1.71379 6.97101 52.4657 61.1928 61.2479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1910 0.001024 2048 50 50 18960 1.36915 2.1607 52.4319 56.0056 56.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 3.2e-05 512 120 280 548864 28.3715 13.3448 107.708 417.743 567.384 567.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 340 0.000128 4096 110 5980 20480 86.0997 28.3433 674.996 835.641 1625.24 1625.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 430 0.000256 2048 120 2480 33792 14.2032 7.1168 229.232 211.714 462.402 462.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 540 0.000256 2048 210 900 26624 14.8649 7.14547 66.9496 209.2 298.291 298.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1540 6.4e-05 512 230 1700 282624 12.9133 6.70787 335.812 208.973 564.609 564.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 450 0.000512 4096 80 4600 25600 6.61488 487.83 209.417 703.907 703.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1490 0.000256 4096 160 4710 73088 13.9796 1431.24 418.751 1864.02 1864.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1650 0.000128 1024 320 700 139264 10.9381 6.83158 132.516 209.029 359.444 359.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1790 0.000256 512 80 170 76288 1.71142 6.76486 52.486 61.0053 61.0614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1910 0.001024 2048 50 50 18944 1.36602 2.05434 52.3669 55.8308 55.8896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 3.2e-05 512 120 280 540672 28.0888 13.1465 107.162 412.675 561.289 561.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 340 0.000128 4096 110 5980 18432 85.6648 28.244 614.22 825.78 1554.07 1554.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 430 0.000256 2048 120 2480 32256 14.1144 6.93658 221.009 208.312 450.506 450.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 540 0.000256 2048 210 900 24576 14.8348 6.93318 62.3562 206.815 291.069 291.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1540 6.4e-05 512 230 1700 276480 12.8778 6.61347 332.17 206.467 558.329 558.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 450 0.000512 4096 80 4600 25536 6.61766 492.474 209.619 708.756 708.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1490 0.000256 4096 160 4710 72960 13.9774 1449.39 418.796 1882.21 1882.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1650 0.000128 1024 320 700 138240 10.9488 6.82598 132.254 208.624 358.783 358.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1790 0.000256 512 80 170 76224 1.71542 6.816 52.5394 61.1131 61.1676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1910 0.001024 2048 50 50 18816 1.36192 2.18547 52.2413 55.8308 55.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 3.2e-05 512 120 280 537600 28.3992 13.1722 114.366 412.683 568.852 569.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 340 0.000128 4096 110 5980 19200 85.5544 28.2737 687.028 825.826 1626.85 1626.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 430 0.000256 2048 120 2480 32000 14.1971 6.95066 236.562 208.333 466.177 466.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 540 0.000256 2048 210 900 25600 14.788 6.94477 69.6651 206.84 298.372 298.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1540 6.4e-05 512 230 1700 275200 13.0023 6.62755 355.531 206.479 581.855 581.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 450 0.000512 4096 80 4600 25400 6.59274 524.638 208.935 740.211 740.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1490 0.000256 4096 160 4710 73000 13.9753 1552.31 419.053 1985.39 1985.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1650 0.000128 1024 320 700 137600 11.0171 6.83878 140.816 208.718 367.52 367.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1790 0.000256 512 80 170 76200 1.71178 7.32947 52.6062 61.6912 61.7459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1910 0.001024 2048 50 50 18800 1.36422 2.19955 52.2199 55.827 55.8816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 3.2e-05 512 120 280 540672 28.9973 13.3448 135.6 417.887 596.051 596.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 340 0.000128 4096 110 5980 20480 86.1306 28.3253 846.391 836.452 1797.46 1797.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 430 0.000256 2048 120 2480 32768 14.2761 7.02573 278.976 210.984 511.398 511.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 540 0.000256 2048 210 900 26624 14.8743 7.02934 84.151 209.584 315.767 315.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1540 6.4e-05 512 230 1700 278528 13.1737 6.7072 417.558 209.082 646.729 646.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 450 0.000512 4096 80 4600 25344 6.58973 608.232 208.765 823.631 823.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1490 0.000256 4096 160 4710 72960 13.9915 1798.26 418.833 2231.14 2231.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1650 0.000128 1024 320 700 139264 10.9468 6.82803 167.159 209.228 394.291 394.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1790 0.000256 512 80 170 76032 1.71181 8.56883 52.4085 62.7299 62.7868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1910 0.001024 2048 50 50 18688 1.35782 2.70816 52.0255 56.1336 56.1904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1020 3.2e-05 512 120 285 550912 28.681 13.3734 181.931 419.122 643.34 643.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 340 0.000128 4096 110 5985 21504 85.8896 28.3341 619.349 838.002 1571.75 1571.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 430 0.000256 2048 120 2490 33536 14.2545 7.1848 198.495 213.101 433.179 433.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 540 0.000256 2048 210 900 26880 14.9132 7.05741 111.185 209.664 342.956 343.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1540 6.4e-05 512 230 1710 284672 12.9106 6.71181 294.647 209.635 524.095 524.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 450 0.000512 4096 80 4605 25696 6.61299 428.157 209.532 644.347 644.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1490 0.000256 4096 160 4710 73248 13.991 1257.08 419.14 1690.26 1690.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1650 0.000128 1024 320 705 139264 10.9838 6.83411 115.352 209.615 342.918 343.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1790 0.000256 512 80 180 76288 1.71213 11.5097 52.5015 65.7658 65.8231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1910 0.001024 2048 50 45 19104 1.37091 2.89622 52.4367 56.7461 56.8074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1020 3.2e-05 512 120 285 550400 28.5142 13.3983 106.095 419.034 567.262 567.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 340 0.000128 4096 110 5985 21760 86.1398 28.3911 633.671 837.889 1586.26 1586.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 430 0.000256 2048 120 2490 33600 14.3327 7.05126 201.184 209.644 432.347 432.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 540 0.000256 2048 210 900 26880 14.9879 7.05299 116.051 209.645 347.868 347.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1540 6.4e-05 512 230 1710 285440 12.9019 6.72787 299.507 209.591 528.915 529.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 450 0.000512 4096 80 4605 25680 6.61978 431.229 209.445 647.339 647.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1490 0.000256 4096 160 4710 73240 13.9878 1266.02 419.639 1699.7 1699.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1650 0.000128 1024 320 705 139200 11.0392 6.84285 114.827 209.586 342.423 342.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1790 0.000256 512 80 180 76280 1.70803 11.9901 52.4923 66.2335 66.2905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1910 0.001024 2048 50 45 19120 1.37011 3.04214 52.494 56.9496 57.0043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1020 3.2e-05 512 120 285 549888 28.4252 13.3675 100.762 418.37 561.147 561.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 340 0.000128 4096 110 5985 21504 85.9329 28.3552 624.196 836.582 1575.23 1575.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 430 0.000256 2048 120 2490 33408 14.2724 7.03488 199.052 211.18 431.674 431.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 540 0.000256 2048 210 900 26880 14.8994 7.03133 113.378 209.325 344.765 344.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1540 6.4e-05 512 230 1710 284160 12.9112 6.7224 296.909 209.26 525.996 526.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 450 0.000512 4096 80 4605 25680 6.61731 430.522 209.497 646.682 646.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1490 0.000256 4096 160 4710 73248 13.9959 1263.91 419.65 1697.6 1697.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1650 0.000128 1024 320 705 139008 10.9975 6.84592 116.826 209.266 344.068 344.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1790 0.000256 512 80 180 76272 1.71213 11.9951 52.4906 66.2444 66.3001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1910 0.001024 2048 50 45 19104 1.3719 1.63226 52.47 55.5167 55.5739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 3.2e-05 512 120 285 548352 28.6106 13.3939 96.4241 418.529 557.182 557.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 340 0.000128 4096 110 5985 21504 86.134 28.3873 636.941 836.626 1588.26 1588.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 430 0.000256 2048 120 2490 33600 14.2986 7.04086 205.203 212.245 438.92 439.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 540 0.000256 2048 210 900 26880 14.9208 7.0456 60.4037 209.351 291.855 291.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1540 6.4e-05 512 230 1710 284928 12.9072 6.73382 304.749 209.26 533.86 533.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 450 0.000512 4096 80 4605 25648 6.61094 438.138 209.371 654.166 654.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1490 0.000256 4096 160 4710 73192 13.9798 1283.33 419.394 1716.75 1716.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1650 0.000128 1024 320 705 138880 11.028 6.84442 119.426 209.273 346.7 346.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1790 0.000256 512 80 180 76272 1.71603 6.37338 52.498 60.6284 60.6841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1910 0.001024 2048 50 45 19096 1.37008 1.7369 52.4708 55.6209 55.6749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 3.2e-05 512 120 285 548864 28.3954 13.3417 99.5225 418.043 559.523 559.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 340 0.000128 4096 110 5985 20480 86.1553 28.3162 610.506 835.991 1561.13 1561.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 430 0.000256 2048 120 2490 33280 14.238 7.01235 205.238 212.542 439.162 439.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 540 0.000256 2048 210 900 26624 14.8475 7.0185 61.3583 209.203 292.56 292.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1540 6.4e-05 512 230 1710 282624 12.9249 6.70362 293.166 209.297 522.294 522.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 450 0.000512 4096 80 4605 25664 6.61786 444.713 209.668 661.043 661.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1490 0.000256 4096 160 4710 73216 13.9844 1249.68 419.381 1683.09 1683.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1650 0.000128 1024 320 705 139264 10.9888 6.8351 122.934 209.878 350.763 350.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1790 0.000256 512 80 180 76224 1.71155 6.53302 52.5107 60.7963 60.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1910 0.001024 2048 50 45 19072 1.36992 1.78691 52.4721 55.6727 55.7287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 3.2e-05 512 120 285 548352 28.3934 13.3657 113.225 417.761 572.974 573.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 340 0.000128 4096 110 5985 20736 86.1016 28.3763 712.85 835.449 1662.94 1663.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 430 0.000256 2048 120 2490 33408 14.2461 7.0289 236.899 210.759 469.075 469.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 540 0.000256 2048 210 900 26496 14.8789 7.02307 69.3149 209.085 300.432 300.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1540 6.4e-05 512 230 1710 283392 12.9111 6.71744 351.652 208.964 580.448 580.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 450 0.000512 4096 80 4605 25632 6.60982 507.756 209.623 724.036 724.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1490 0.000256 4096 160 4710 73224 13.9899 1488.37 419.578 1921.99 1922.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1650 0.000128 1024 320 705 138816 11.0428 6.84038 138.542 209.758 366.315 366.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1790 0.000256 512 80 180 76248 1.71411 7.39597 52.5412 61.6944 61.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1910 0.001024 2048 50 45 19080 1.37245 1.94922 52.5255 55.8897 55.9493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 3.2e-05 512 120 285 547840 28.6507 13.3923 110.446 419.139 571.849 572.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 340 0.000128 4096 110 5985 21760 85.862 28.387 729.599 838.25 1682.27 1682.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 430 0.000256 2048 120 2490 32640 14.2163 7.05082 225.707 210.95 458.059 458.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 540 0.000256 2048 210 900 26240 14.8019 6.98378 67.0798 208.07 297.062 297.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1540 6.4e-05 512 230 1710 284160 12.9426 6.7255 343.036 209.658 572.573 572.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 450 0.000512 4096 80 4605 25600 6.61126 493.931 209.273 709.86 709.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1490 0.000256 4096 160 4710 73200 13.9995 1449.38 419.152 1882.57 1882.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1650 0.000128 1024 320 705 138880 11.0124 6.95194 135.987 209.681 363.764 363.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1790 0.000256 512 80 180 76240 1.71213 7.21638 52.4998 61.4707 61.5277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1910 0.001024 2048 50 45 19040 1.37056 1.93126 52.392 55.7365 55.7923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 3.2e-05 512 120 285 546816 28.1892 13.2992 118.61 416.417 576.736 576.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 340 0.000128 4096 110 5985 19968 85.9152 28.2808 712.263 832.868 1659.49 1659.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 430 0.000256 2048 120 2490 33024 14.1738 6.98826 243.086 210.629 475.012 475.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 540 0.000256 2048 210 900 26112 14.8112 6.98915 70.9551 208.459 301.346 301.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1540 6.4e-05 512 230 1710 282624 12.8033 6.67878 363.723 208.298 591.702 591.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 450 0.000512 4096 80 4605 25632 6.62054 525.848 209.53 742.042 742.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1490 0.000256 4096 160 4710 73152 13.9756 1540.68 419.013 1973.71 1973.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1650 0.000128 1024 320 705 139008 10.9514 6.82598 145.037 209.426 372.369 372.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1790 0.000256 512 80 180 76224 1.70934 7.7176 52.4969 61.9672 62.0273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1910 0.001024 2048 50 45 19008 1.36931 2.01498 52.3513 55.7759 55.8327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 3.2e-05 512 120 285 544000 28.5834 13.343 116.885 416.82 575.859 576.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 340 0.000128 4096 110 5985 20800 86.0633 28.3876 734.361 833.693 1682.67 1682.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 430 0.000256 2048 120 2490 32800 14.3101 7.0145 239.296 210.844 471.601 471.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 540 0.000256 2048 210 900 26400 14.9086 7.14298 71.3583 208.68 302.222 302.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1540 6.4e-05 512 230 1710 281600 12.9536 6.70941 359.967 208.5 588.336 588.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 450 0.000512 4096 80 4605 25600 6.61514 520.012 209.502 736.179 736.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1490 0.000256 4096 160 4710 73100 13.9878 1526.85 418.972 1959.86 1959.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1650 0.000128 1024 320 705 139200 11.0269 6.84605 143.626 209.612 371.237 371.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1790 0.000256 512 80 180 76200 1.71008 7.66157 52.5153 61.9292 61.9867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1910 0.001024 2048 50 45 19000 1.36976 2.10157 52.3715 55.8852 55.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 3.2e-05 512 120 285 544768 28.8115 13.3795 117.767 418.769 578.95 579.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 340 0.000128 4096 110 5985 21504 85.8371 28.3575 768.185 837.637 1720.18 1720.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 430 0.000256 2048 120 2490 33152 14.2601 7.04016 244.408 212.451 478.292 478.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 540 0.000256 2048 210 900 26880 14.8468 7.03565 73.2725 209.677 304.961 305.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1540 6.4e-05 512 230 1710 283136 12.9507 6.72125 365.641 209.472 594.986 595.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 450 0.000512 4096 80 4605 25536 6.60666 526.295 209.263 742.209 742.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1490 0.000256 4096 160 4710 73136 13.9734 1542.47 419.28 1975.77 1975.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1650 0.000128 1024 320 705 138880 10.9879 6.84166 144.529 209.526 372.016 372.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1790 0.000256 512 80 180 76160 1.71341 7.73162 52.5004 61.9884 62.0474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1910 0.001024 2048 50 45 19040 1.37011 2.0848 52.5168 56.0145 56.0701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 3.2e-05 512 120 285 545280 28.6537 13.3664 115.487 417.549 575.28 575.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 340 0.000128 4096 110 5985 21120 85.954 28.366 742.545 834.904 1691.93 1692.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 430 0.000256 2048 120 2490 32640 14.3135 7.02634 236.612 210.294 468.378 468.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 540 0.000256 2048 210 900 25920 14.9494 7.02477 69.2827 209.006 300.394 300.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1540 6.4e-05 512 230 1710 284160 12.8605 6.71869 360.383 208.781 588.943 589.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 450 0.000512 4096 80 4605 25560 6.6151 517.918 209.243 733.821 733.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1490 0.000256 4096 160 4710 73080 13.9865 1523.2 418.67 1955.9 1955.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1650 0.000128 1024 320 705 138240 11.0019 6.83827 141.501 213.59 373.058 373.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1790 0.000256 512 80 180 76200 1.7127 7.59766 52.4955 61.8474 61.9035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1910 0.001024 2048 50 45 18960 1.36573 1.97427 52.2758 55.6587 55.7152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 3.2e-05 512 120 285 548864 28.3803 13.3407 111.186 417.796 570.926 571.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 340 0.000128 4096 110 5985 20480 86.0638 28.3334 690.291 835.765 1640.62 1640.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 430 0.000256 2048 120 2490 32768 14.2732 7.01802 227.735 211.794 460.957 461.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 540 0.000256 2048 210 900 26624 14.8534 7.02077 68.2109 209.234 299.446 299.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1540 6.4e-05 512 230 1710 282624 12.9219 6.70912 342.998 209.002 571.834 571.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 450 0.000512 4096 80 4605 25600 6.62323 498.337 209.529 714.531 714.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1490 0.000256 4096 160 4710 73088 13.9778 1458.72 418.829 1891.57 1891.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1650 0.000128 1024 320 705 138240 10.9891 6.83418 136.192 209.054 363.194 363.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1790 0.000256 512 80 180 76160 1.71341 7.30714 52.4769 61.5394 61.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1910 0.001024 2048 50 45 18944 1.36624 2.00704 52.2641 55.6804 55.7345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 3.2e-05 512 120 285 540672 28.0902 13.1381 129.219 412.596 583.257 583.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 340 0.000128 4096 110 5985 18432 85.6616 28.2247 720.419 825.614 1660.07 1660.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 430 0.000256 2048 120 2490 32256 14.1155 6.93104 261.052 208.073 490.306 490.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 540 0.000256 2048 210 900 24576 14.8333 6.93437 74.1253 206.779 302.801 302.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1540 6.4e-05 512 230 1710 276480 12.8845 6.61558 391.867 206.415 617.986 618.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 450 0.000512 4096 80 4605 25536 6.61309 575.891 209.648 792.199 792.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1490 0.000256 4096 160 4710 72960 13.9721 1688.48 418.739 2121.24 2121.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1650 0.000128 1024 320 705 138240 10.9325 6.83078 158.108 208.585 384.59 384.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1790 0.000256 512 80 180 76032 1.71155 8.4951 54.2387 64.4897 64.5427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1910 0.001024 2048 50 45 18816 1.36054 2.40826 52.1228 55.9331 55.9878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 3.2e-05 512 120 285 537600 28.3579 13.1782 129.267 412.58 583.601 583.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 340 0.000128 4096 110 5985 19200 85.5234 28.2898 760.671 825.619 1700.27 1700.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 430 0.000256 2048 120 2490 32000 14.1851 6.94902 261.056 208.089 490.415 490.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 540 0.000256 2048 210 900 25600 14.7965 6.94886 77.3422 206.793 306.006 306.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1540 6.4e-05 512 230 1710 275200 12.9988 6.63123 394.328 206.409 620.569 620.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 450 0.000512 4096 80 4605 25400 6.59664 580.092 208.961 795.693 795.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1490 0.000256 4096 160 4710 73000 13.9776 1715.82 418.971 2148.81 2148.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1650 0.000128 1024 320 705 137600 11.0045 6.83827 157.687 208.676 384.337 384.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1790 0.000256 512 80 180 76000 1.71341 8.60797 52.5129 62.8763 62.9309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1910 0.001024 2048 50 45 18800 1.36045 2.47248 52.1001 55.9781 56.0333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 3.2e-05 512 120 285 540672 29.0023 13.3509 117.541 417.827 577.942 578.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 340 0.000128 4096 110 5985 20480 86.1394 28.3245 732.955 836.314 1683.9 1684.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 430 0.000256 2048 120 2490 32768 14.2957 7.03805 241.936 210.985 474.398 474.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 540 0.000256 2048 210 900 26624 14.8789 7.03251 72.905 209.544 304.496 304.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1540 6.4e-05 512 230 1710 278528 13.1619 6.7121 359.249 209.048 588.383 588.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 450 0.000512 4096 80 4605 25344 6.59264 525.938 208.81 741.388 741.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1490 0.000256 4096 160 4710 72960 13.9832 1552.62 418.775 1985.43 1985.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1650 0.000128 1024 320 705 137216 11.0208 6.83024 143.478 209.195 370.658 370.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1790 0.000256 512 80 180 76032 1.71264 7.84618 52.4681 62.0716 62.1281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1910 0.001024 2048 50 45 18688 1.35629 2.35142 52.0562 55.8075 55.8634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1020 3.2e-05 512 120 280 550912 28.4046 13.3734 101.248 419.439 562.693 562.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 340 0.000128 4096 110 5980 21504 85.8468 28.3427 584.862 838.666 1537.88 1538.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 430 0.000256 2048 120 2480 34048 14.2158 7.05114 189.395 211.736 422.531 422.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 540 0.000256 2048 210 900 25856 15.0173 7.03734 102.929 209.989 335.104 335.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1540 6.4e-05 512 230 1700 284672 12.8923 6.71539 277.661 209.797 507.255 507.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 450 0.000512 4096 80 4600 25728 6.62202 402.498 209.795 618.96 619.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1490 0.000256 4096 160 4720 73248 13.9861 1182.82 419.488 1616.34 1616.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1650 0.000128 1024 320 700 139520 10.9851 6.82867 107.564 209.791 335.317 335.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1790 0.000256 512 80 180 76288 1.71773 10.922 52.5428 65.2266 65.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1910 0.001024 2048 50 60 19008 1.37421 3.70525 52.5499 57.6728 57.7311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1020 3.2e-05 512 120 280 550400 28.5202 13.3986 108.612 419.347 570.104 570.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 340 0.000128 4096 110 5980 21120 86.5158 28.3999 645.353 838.487 1598.93 1599.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 430 0.000256 2048 120 2480 33920 14.2811 7.05325 213.455 212.662 447.583 447.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 540 0.000256 2048 210 900 25920 15.0716 7.05408 115.829 209.801 347.887 347.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1540 6.4e-05 512 230 1700 285440 12.8952 6.73008 314.013 209.751 543.576 543.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 450 0.000512 4096 80 4600 25720 6.62323 453.173 209.745 669.585 669.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1490 0.000256 4096 160 4720 73240 13.9919 1329.81 419.453 1763.3 1763.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1650 0.000128 1024 320 700 139520 11.0256 6.84771 123.029 209.738 350.773 350.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1790 0.000256 512 80 180 76280 1.71306 12.4531 52.5255 66.7365 66.7912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1910 0.001024 2048 50 60 19000 1.37421 2.26509 52.5461 56.2269 56.2852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1020 3.2e-05 512 120 280 549888 28.4178 13.3807 93.9759 418.373 554.367 554.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 340 0.000128 4096 110 5980 20736 86.3073 28.3548 590.871 836.599 1542.29 1542.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 430 0.000256 2048 120 2480 33792 14.2212 7.03827 197.496 212.2 431.09 431.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 540 0.000256 2048 210 900 25728 14.9762 7.11693 55.9021 209.545 287.665 287.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1540 6.4e-05 512 230 1700 284160 12.9108 6.72173 290.867 209.255 519.957 520.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 450 0.000512 4096 80 4600 25680 6.61552 421.147 209.427 637.233 637.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1490 0.000256 4096 160 4720 73200 13.9878 1236.77 419.055 1669.86 1669.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1650 0.000128 1024 320 700 139392 10.977 6.84045 113.629 209.267 340.846 340.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1790 0.000256 512 80 180 76272 1.71213 6.10304 52.5012 60.3586 60.4126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1910 0.001024 2048 50 60 18960 1.36602 2.13331 52.4119 55.9522 56.0096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 3.2e-05 512 120 280 548352 28.6288 13.3935 97.2634 418.279 557.784 557.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 340 0.000128 4096 110 5980 20608 86.5455 28.3873 596.444 836.406 1547.94 1548.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 430 0.000256 2048 120 2480 33600 14.3078 7.04362 200.115 210.992 432.593 432.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 540 0.000256 2048 210 900 25536 15.0519 7.05533 57.0309 209.293 288.558 288.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1540 6.4e-05 512 230 1700 284928 12.9031 6.72611 297.428 209.211 526.472 526.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 450 0.000512 4096 80 4600 25704 6.62323 428.72 209.541 644.926 644.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1490 0.000256 4096 160 4720 73192 13.9837 1255.44 418.814 1688.29 1688.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1650 0.000128 1024 320 700 139328 11.0105 6.85014 116.665 209.276 343.933 344.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1790 0.000256 512 80 180 76272 1.71235 6.28979 52.4843 60.5312 60.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1910 0.001024 2048 50 60 18984 1.36896 2.13274 52.4865 56.0323 56.0874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 3.2e-05 512 120 280 548864 28.3939 13.3385 97.754 418.048 557.757 557.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 340 0.000128 4096 110 5980 20480 86.1127 28.3325 590.863 835.993 1541.46 1541.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 430 0.000256 2048 120 2480 33792 14.1717 7.01482 200.349 211.787 433.462 433.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 540 0.000256 2048 210 900 25600 14.9386 7.0144 57.3925 209.203 288.678 288.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1540 6.4e-05 512 230 1700 282624 12.9394 6.70925 281.697 209.106 510.656 510.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 450 0.000512 4096 80 4600 25664 6.61606 430.475 209.597 646.734 646.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1490 0.000256 4096 160 4720 73216 13.9878 1202.24 419.442 1635.71 1635.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1650 0.000128 1024 320 700 139264 10.9855 6.83622 117.164 209.811 344.932 345.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1790 0.000256 512 80 180 76224 1.71158 6.30134 52.5124 60.5678 60.6245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1910 0.001024 2048 50 60 18944 1.36944 2.28112 52.4573 56.1492 56.2056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 3.2e-05 512 120 280 548352 28.3729 13.364 121.203 417.361 580.527 580.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 340 0.000128 4096 110 5980 20736 86.0627 28.375 746.489 834.655 1695.75 1695.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 430 0.000256 2048 120 2480 33408 14.2335 7.06566 248.027 210.272 479.738 479.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 540 0.000256 2048 210 900 25344 14.9849 7.01914 69.8929 208.947 300.974 301.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1540 6.4e-05 512 230 1700 283392 12.8859 6.71949 367.339 208.758 595.909 596.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 450 0.000512 4096 80 4600 25632 6.61645 530.409 209.289 746.362 746.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1490 0.000256 4096 160 4720 73152 13.9921 1558.2 418.855 1991.09 1991.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1650 0.000128 1024 320 700 139392 11.0147 6.84362 145.01 209.555 372.559 372.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1790 0.000256 512 80 180 76248 1.71347 7.76397 52.4911 62.0128 62.0673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1910 0.001024 2048 50 60 18936 1.37005 2.68083 52.4124 56.506 56.5617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 3.2e-05 512 120 280 543744 28.1631 13.2231 84.2431 414.297 540.142 540.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 340 0.000128 4096 110 5980 18432 86.0974 28.3159 461.218 828.815 1404.61 1404.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 430 0.000256 2048 120 2480 32256 14.1979 7.00458 167.222 208.144 396.707 396.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 540 0.000256 2048 210 900 24192 14.9389 6.96957 47.2636 207.517 276.822 276.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1540 6.4e-05 512 230 1700 281088 12.7759 6.66278 254.177 207.421 481.705 481.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 450 0.000512 4096 80 4600 25488 6.59904 367.141 208.894 582.681 582.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1490 0.000256 4096 160 4720 73008 13.975 1078.18 418.38 1510.57 1510.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1650 0.000128 1024 320 700 138240 10.959 6.83456 100.088 208.861 326.876 326.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1790 0.000256 512 80 180 76176 1.71014 5.46816 52.4862 59.7098 59.7655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1910 0.001024 2048 50 60 18864 1.36627 1.91872 52.4102 55.7377 55.7977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 3.2e-05 512 120 280 547840 28.6474 13.3919 116.002 419.083 577.344 577.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 340 0.000128 4096 110 5980 20480 86.3836 28.3713 708.57 838.137 1661.62 1661.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 430 0.000256 2048 120 2480 33280 14.1527 6.99392 237.045 210.752 469.078 469.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 540 0.000256 2048 210 900 24960 14.9296 6.97549 65.8562 208.045 295.934 296.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1540 6.4e-05 512 230 1700 284160 12.9398 6.72563 353.781 209.63 583.282 583.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 450 0.000512 4096 80 4600 25680 6.62528 512.326 209.6 728.595 728.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1490 0.000256 4096 160 4720 73200 13.9878 1504.1 419.152 1937.29 1937.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1650 0.000128 1024 320 700 139520 10.9862 6.84611 139.865 209.649 367.474 367.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1790 0.000256 512 80 180 76240 1.72442 7.52118 52.5442 61.8391 61.8967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1910 0.001024 2048 50 60 18960 1.37549 2.6583 52.5024 56.5781 56.6375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 3.2e-05 512 120 280 542720 29.0319 13.3725 81.4377 419.2 543.265 543.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 340 0.000128 4096 110 5980 17920 85.6314 28.2221 433.553 824.946 1372.52 1372.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 430 0.000256 2048 120 2480 32000 14.1076 7.04941 160.065 207.795 389.152 389.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 540 0.000256 2048 210 900 24320 14.8186 6.93222 45.6499 206.567 274.095 274.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1540 6.4e-05 512 230 1700 281600 13.0804 6.71744 247.24 209.761 477.005 477.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 450 0.000512 4096 80 4600 25600 6.63277 358.271 209.624 574.574 574.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1490 0.000256 4096 160 4720 73120 13.9958 1047.02 419.212 1480.28 1480.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1650 0.000128 1024 320 700 138240 10.8812 6.81779 96.8739 208.066 322.768 322.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1790 0.000256 512 80 180 76160 1.71235 5.25075 52.4975 59.5021 59.5565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1910 0.001024 2048 50 60 18880 1.37021 1.99885 52.5042 55.9153 55.9712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 3.2e-05 512 120 280 546816 28.182 13.2999 108.594 416.34 566.646 566.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 340 0.000128 4096 110 5980 19968 85.9152 28.287 651.204 832.701 1598.27 1598.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 430 0.000256 2048 120 2480 33024 14.1904 7.04147 221.728 210.672 453.77 453.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 540 0.000256 2048 210 900 25344 14.8965 7.0431 63.4312 208.428 293.926 294.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1540 6.4e-05 512 230 1700 282624 12.8038 6.68262 330.629 208.259 558.578 558.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 450 0.000512 4096 80 4600 25632 6.6201 482.167 209.42 698.252 698.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1490 0.000256 4096 160 4720 73152 13.9899 1418.08 418.921 1851.04 1851.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1650 0.000128 1024 320 700 139008 10.9628 6.83603 130.146 209.325 357.402 357.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1790 0.000256 512 80 180 76224 1.71133 7.00272 52.4906 61.2454 61.3029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1910 0.001024 2048 50 60 18912 1.36768 2.44957 52.4141 56.2748 56.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 3.2e-05 512 120 280 540672 28.1019 13.142 77.5934 412.532 531.59 531.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 340 0.000128 4096 110 5980 18432 85.6268 28.2282 429.272 825.498 1368.79 1368.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 430 0.000256 2048 120 2480 32256 14.1115 6.9304 155.127 206.961 383.265 383.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 540 0.000256 2048 210 900 24576 14.8406 6.94019 44.0148 206.753 272.678 272.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1540 6.4e-05 512 230 1700 276480 12.8843 6.61568 231.795 206.388 457.892 458.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 450 0.000512 4096 80 4600 25536 6.62323 343.026 209.549 559.244 559.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1490 0.000256 4096 160 4720 72960 13.9878 1002.53 418.664 1435.23 1435.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1650 0.000128 1024 320 700 138240 10.9423 6.95142 92.8777 209.06 319.963 320.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1790 0.000256 512 80 180 76032 1.71008 5.05222 52.4571 59.263 59.3222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1910 0.001024 2048 50 60 18816 1.36224 1.88291 52.4435 55.7347 55.7936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 3.2e-05 512 120 280 544000 28.5868 13.3433 113.024 416.875 572.047 572.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 340 0.000128 4096 110 5980 19200 86.5933 28.3824 651.778 833.798 1600.72 1600.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 430 0.000256 2048 120 2480 32800 14.309 7.10861 229.546 210.978 462.076 462.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 540 0.000256 2048 210 900 25600 14.977 7.05206 66.7508 208.702 297.609 297.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1540 6.4e-05 512 230 1700 281600 12.9504 6.70573 342.878 208.528 571.266 571.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 450 0.000512 4096 80 4600 25600 6.61709 501.219 209.446 717.325 717.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1490 0.000256 4096 160 4720 73100 13.9853 1470.15 419.08 1903.26 1903.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1650 0.000128 1024 320 700 139200 11.0303 6.84726 136.63 209.637 364.273 364.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1790 0.000256 512 80 180 76200 1.71043 7.3352 52.5216 61.611 61.6648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1910 0.001024 2048 50 60 18900 1.36954 2.63312 52.4374 56.4796 56.5363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 3.2e-05 512 120 280 537600 28.402 13.1715 79.5445 412.64 533.97 534.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 340 0.000128 4096 110 5980 16000 86.805 28.2804 382.285 825.756 1323.29 1323.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 430 0.000256 2048 120 2480 32000 14.1898 6.99802 158.221 208.245 387.785 387.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 540 0.000256 2048 210 900 24000 14.9485 7.01645 44.5148 206.823 273.431 273.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1540 6.4e-05 512 230 1700 275200 13.0081 6.62957 237.777 206.446 464.061 464.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 450 0.000512 4096 80 4600 25400 6.59389 350.054 208.914 565.606 565.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1490 0.000256 4096 160 4720 73000 13.987 1031.85 419.078 1464.96 1465.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1650 0.000128 1024 320 700 137600 11.008 6.84442 95.2147 208.696 321.891 321.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1790 0.000256 512 80 180 76000 1.7144 5.21837 52.4529 59.4271 59.4837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1910 0.001024 2048 50 60 18800 1.36749 2.00704 52.4381 55.8548 55.9098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 3.2e-05 512 120 280 544768 28.8319 13.369 145.465 418.389 606.272 606.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 340 0.000128 4096 110 5980 19712 86.6474 28.3652 853.073 836.873 1805.12 1805.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 430 0.000256 2048 120 2480 33152 14.2692 7.03853 295.434 210.981 527.86 527.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 540 0.000256 2048 210 900 25088 15.022 7.10243 83.1964 209.494 314.945 315.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1540 6.4e-05 512 230 1700 283136 12.961 6.72768 439.949 209.28 669.125 669.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 450 0.000512 4096 80 4600 25648 6.62528 637.168 210.078 853.918 853.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1490 0.000256 4096 160 4720 73136 13.9837 1868.85 418.905 2301.78 2301.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1650 0.000128 1024 320 700 138880 10.978 6.83622 173.582 209.394 400.921 401.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1790 0.000256 512 80 180 76160 1.71136 9.40262 52.4536 63.6092 63.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1910 0.001024 2048 50 60 18928 1.37296 3.30179 52.4948 57.213 57.2702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 3.2e-05 512 120 280 530432 29.0378 13.1871 93.333 414.17 549.95 550.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 340 0.000128 4096 110 5980 17920 85.969 28.2544 504.589 828.515 1447.49 1447.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 430 0.000256 2048 120 2480 32256 14.1612 6.96115 186.636 208.07 415.961 416.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 540 0.000256 2048 210 900 23296 14.9822 7.10835 50.8061 207.551 280.575 280.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1540 6.4e-05 512 230 1700 279552 12.8094 6.63987 287.228 207.124 514.004 514.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 450 0.000512 4096 80 4600 25536 6.62528 417.766 209.748 634.183 634.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1490 0.000256 4096 160 4720 73024 13.9847 1224.72 419.23 1657.98 1658.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1650 0.000128 1024 320 700 137984 11.0033 6.82803 112.963 209.707 340.634 340.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1790 0.000256 512 80 180 75936 1.71402 6.18147 52.4205 60.3579 60.4123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1910 0.001024 2048 50 60 18816 1.36672 2.16678 52.5331 56.1097 56.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 3.2e-05 512 120 280 545280 28.6246 13.365 139.802 417.392 599.402 599.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 340 0.000128 4096 110 5980 19200 86.7071 28.3731 796.751 834.902 1746.9 1747.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 430 0.000256 2048 120 2480 33600 14.2338 7.0247 286.173 211.325 518.894 519.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 540 0.000256 2048 210 900 24960 15.0605 7.02464 79.4444 209.007 310.673 310.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1540 6.4e-05 512 230 1700 284160 12.847 6.71744 425.499 208.812 654.073 654.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 450 0.000512 4096 80 4600 25560 6.61894 611.049 209.163 826.874 826.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1490 0.000256 4096 160 4720 73080 13.9816 1795.24 418.755 2228.03 2228.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1650 0.000128 1024 320 700 138240 10.9996 6.83862 165.547 208.845 392.357 392.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1790 0.000256 512 80 180 76200 1.71248 9.05926 52.4891 63.3045 63.3602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1910 0.001024 2048 50 60 18840 1.36198 2.96883 52.2834 56.6573 56.7129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 3.2e-05 512 120 280 537600 28.3482 13.1625 93.4306 412.609 547.777 547.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 340 0.000128 4096 110 5980 15360 86.7628 28.2542 428.112 825.823 1369.12 1369.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 430 0.000256 2048 120 2480 32640 14.0885 6.94477 189.018 207.1 417.292 417.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 540 0.000256 2048 210 900 23040 14.9556 6.9431 50.1175 206.899 279.047 279.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1540 6.4e-05 512 230 1700 276480 12.8878 6.62208 279.178 206.439 505.333 505.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 450 0.000512 4096 80 4600 25440 6.61066 411.675 209.307 627.637 627.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1490 0.000256 4096 160 4720 72960 13.9804 1211.09 418.949 1644.07 1644.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1650 0.000128 1024 320 700 138240 10.9812 6.8431 112.307 209.152 339.417 339.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1790 0.000256 512 80 180 76080 1.71213 6.14467 52.5269 60.4266 60.4838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1910 0.001024 2048 50 60 18720 1.35987 2.30195 52.3196 56.0236 56.0804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 3.2e-05 512 120 280 548864 28.3819 13.3468 136.207 418.137 596.298 596.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 340 0.000128 4096 110 5980 20480 86.0525 28.327 824.247 836.438 1775.22 1775.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 430 0.000256 2048 120 2480 33792 14.199 7.07232 278.536 211.789 511.734 511.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 540 0.000256 2048 210 900 25600 14.9438 7.04157 78.9222 209.4 310.437 310.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1540 6.4e-05 512 230 1700 282624 12.9221 6.70634 409.94 209.168 638.939 639.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 450 0.000512 4096 80 4600 25600 6.61898 594.251 209.626 810.541 810.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1490 0.000256 4096 160 4720 73088 13.9796 1748.01 419.227 2181.26 2181.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1650 0.000128 1024 320 700 138240 10.9904 6.83331 160.781 209.236 387.97 388.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1790 0.000256 512 80 180 76160 1.71133 8.81088 52.5184 63.0838 63.1398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1910 0.001024 2048 50 60 18816 1.36602 3.05482 52.2907 56.7539 56.8088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 3.2e-05 512 120 280 540672 29.0175 13.3433 90.5264 417.826 550.934 551.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 340 0.000128 4096 110 5980 20480 86.1212 28.3298 555.671 836.334 1506.62 1506.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 430 0.000256 2048 120 2480 32768 14.2975 7.03101 183.175 212.015 416.65 416.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 540 0.000256 2048 210 900 24576 15.0613 7.03421 51.5439 209.542 283.308 283.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1540 6.4e-05 512 230 1700 278528 13.1631 6.70966 271.12 209.049 500.246 500.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 450 0.000512 4096 80 4600 25344 6.58842 397.067 208.736 612.437 612.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1490 0.000256 4096 160 4720 72960 13.9858 1172.36 418.747 1605.14 1605.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1650 0.000128 1024 320 700 137216 11.034 6.83418 107.541 209.197 334.735 334.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1790 0.000256 512 80 180 76032 1.71008 5.9401 52.4706 60.1644 60.2209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1910 0.001024 2048 50 60 18688 1.36096 2.38166 52.2399 56.0238 56.0829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 3.2e-05 512 120 280 540672 28.0863 13.14 116.459 412.626 570.534 570.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 340 0.000128 4096 110 5980 18432 85.6388 28.2378 648.877 825.689 1588.61 1588.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 430 0.000256 2048 120 2480 32256 14.1154 6.93453 233.077 207.014 461.277 461.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 540 0.000256 2048 210 900 24576 14.829 6.92822 65.8865 206.802 294.578 294.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1540 6.4e-05 512 230 1700 276480 12.8764 6.61539 347.221 206.445 573.364 573.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 450 0.000512 4096 80 4600 25536 6.61216 520.495 209.596 736.747 736.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1490 0.000256 4096 160 4720 72960 13.9836 1533.88 418.836 1966.75 1966.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1650 0.000128 1024 320 700 138240 10.9481 6.82618 139.837 208.6 366.341 366.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1790 0.000256 512 80 180 76032 1.71229 7.67475 52.4697 61.8999 61.9578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1910 0.001024 2048 50 60 18816 1.36685 2.84262 52.4635 56.7159 56.7724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 3.2e-05 512 120 280 540672 28.1189 13.1461 82.594 412.769 536.856 537.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 340 0.000128 4096 110 5980 18432 85.723 28.2285 453.161 826.729 1394 1394.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 430 0.000256 2048 120 2480 30720 14.2978 6.94298 156.772 207.639 385.79 385.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 540 0.000256 2048 210 900 24576 14.8708 6.98704 47.2191 207.316 276.52 276.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1540 6.4e-05 512 230 1700 270336 13.2467 6.62118 241.201 206.624 467.899 468.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 450 0.000512 4096 80 4600 25344 6.61792 360.42 209.598 576.683 576.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1490 0.000256 4096 160 4720 72576 13.9624 1060.32 417.73 1492.06 1492.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1650 0.000128 1024 320 700 135168 10.9117 6.80416 97.1763 206.876 321.9 322.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1790 0.000256 512 80 180 75648 1.70768 5.42067 52.338 59.51 59.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1910 0.001024 2048 50 60 18432 1.35238 2.26333 51.9434 55.6016 55.6583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 3.2e-05 512 120 280 537600 28.3756 13.1707 121.075 412.66 575.509 575.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 340 0.000128 4096 110 5980 16000 86.8073 28.2831 586.028 825.774 1527.07 1527.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 430 0.000256 2048 120 2480 32000 14.1777 6.96163 241.159 207.042 469.484 469.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 540 0.000256 2048 210 900 24000 14.958 6.95091 67.1814 206.833 296.054 296.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1540 6.4e-05 512 230 1700 275200 13.0006 6.63008 362.818 206.46 589.125 589.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 450 0.000512 4096 80 4600 25400 6.5944 534.579 208.921 750.14 750.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1490 0.000256 4096 160 4720 73000 13.9854 1579.59 419.093 2012.71 2012.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1650 0.000128 1024 320 700 137600 11.019 6.84598 144.826 208.715 371.539 371.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1790 0.000256 512 80 180 76000 1.70986 7.9376 52.4581 62.1489 62.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1910 0.001024 2048 50 60 18800 1.37194 3.03514 52.4406 56.8898 56.9462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1020 3.2e-05 512 120 280 537600 28.3263 13.161 86.1807 412.374 540.263 540.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 340 0.000128 4096 110 5980 12800 87.5308 28.2644 335.715 826.034 1277.71 1277.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 430 0.000256 2048 120 2480 32000 14.1945 6.95338 173.983 207.477 402.743 402.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 540 0.000256 2048 210 900 22400 15.0606 6.95507 45.7468 207.162 275.055 275.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1540 6.4e-05 512 230 1700 268800 13.3518 6.63104 256.455 206.378 483.025 483.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 450 0.000512 4096 80 4600 25200 6.59046 381.989 208.714 597.341 597.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1490 0.000256 4096 160 4720 72800 13.9837 1137.97 418.664 1570.67 1570.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1650 0.000128 1024 320 700 134400 10.9434 6.80714 100.358 206.616 324.853 324.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1790 0.000256 512 80 180 75600 1.70678 5.69043 52.2674 59.7081 59.7668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1910 0.001024 2048 50 60 18400 1.34915 2.46717 52.5829 56.4416 56.5023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1020 3.2e-05 512 120 288 548864 28.5809 13.375 101.212 418.994 562.383 562.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 340 0.000128 4096 110 5976 20992 86.1965 28.3462 562.945 837.758 1515.41 1515.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 430 0.000256 2048 120 2496 33792 14.2431 7.06934 187.771 211.312 420.53 420.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 540 0.000256 2048 210 912 25856 15.0114 7.11354 101.803 209.605 333.67 333.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1540 6.4e-05 512 230 1704 284672 12.888 6.71741 275.47 209.568 504.833 504.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 450 0.000512 4096 80 4608 25696 6.62614 399.78 209.519 615.97 616.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1490 0.000256 4096 160 4728 73248 13.9981 1173.74 419.078 1606.86 1606.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1650 0.000128 1024 320 696 139520 10.9742 6.83622 108.222 209.561 335.727 335.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1790 0.000256 512 80 168 76416 1.7128 10.1196 52.5031 64.3793 64.4383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1910 0.001024 2048 50 48 19104 1.37421 2.93478 52.4856 56.8386 56.8955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1020 3.2e-05 512 120 288 547840 28.7145 13.4042 100.953 418.959 562.251 562.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 340 0.000128 4096 110 5976 21120 86.5026 28.4017 599.437 837.718 1552.22 1552.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 430 0.000256 2048 120 2496 33600 14.3184 7.05283 197.614 212.404 431.52 431.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 540 0.000256 2048 210 912 25600 15.1263 7.05946 101.515 209.605 333.436 333.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1540 6.4e-05 512 230 1704 284160 12.9881 6.73126 291.21 209.557 520.668 520.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 450 0.000512 4096 80 4608 25680 6.62022 421.225 209.458 637.345 637.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1490 0.000256 4096 160 4728 73240 13.9904 1237.18 419.033 1670.25 1670.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1650 0.000128 1024 320 696 139520 11.0274 6.84486 113.893 209.633 341.523 341.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1790 0.000256 512 80 168 76400 1.71034 10.0229 52.4799 64.2568 64.3117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1910 0.001024 2048 50 48 19080 1.3704 1.7879 52.4448 55.6462 55.6995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 3.2e-05 512 120 288 546816 28.6498 13.3776 95.3868 418.315 555.952 556.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 340 0.000128 4096 110 5976 20736 86.3326 28.3566 581.585 836.477 1532.91 1533.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 430 0.000256 2048 120 2496 33408 14.2565 7.10928 194.458 212.022 427.982 428.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 540 0.000256 2048 210 912 25728 14.9663 7.06634 56.0686 209.302 287.53 287.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1540 6.4e-05 512 230 1704 284160 12.9007 6.72154 288.61 209.237 517.671 517.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 450 0.000512 4096 80 4608 25680 6.62032 415.695 209.519 631.878 631.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1490 0.000256 4096 160 4728 73200 13.978 1219.16 418.908 1652.09 1652.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1650 0.000128 1024 320 696 139008 10.9976 6.84464 111.119 209.236 338.326 338.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1790 0.000256 512 80 168 76368 1.71213 5.65658 52.4684 59.8788 59.9364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1910 0.001024 2048 50 48 19056 1.36701 1.70451 52.3982 55.5137 55.5692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1020 3.2e-05 512 120 288 540672 28.6799 13.2972 70.2321 416.346 528.784 528.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 340 0.000128 4096 110 5976 19968 85.9504 28.2808 360.076 832.747 1307.22 1307.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 430 0.000256 2048 120 2496 33024 14.1824 7.00621 124.036 211.21 356.568 356.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 540 0.000256 2048 210 912 25344 14.9249 6.98694 101.482 208.431 332.512 332.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1540 6.4e-05 512 230 1704 282624 12.8156 6.68243 187.106 208.262 415.053 415.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 450 0.000512 4096 80 4608 25632 6.62323 267.301 213.764 487.731 487.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1490 0.000256 4096 160 4728 73152 13.9867 783.289 423.965 1221.29 1221.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1650 0.000128 1024 320 696 139008 10.9682 6.98442 72.4858 209.34 299.911 300.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1790 0.000256 512 80 168 76320 1.71069 10.8527 52.4973 65.1049 65.1592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1910 0.001024 2048 50 48 19008 1.36918 1.15712 52.4116 54.9798 55.0365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 3.2e-05 512 120 288 544768 28.888 13.3893 111.009 418.731 572.242 572.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 340 0.000128 4096 110 5976 20608 86.4687 28.4017 670.461 837.332 1622.83 1622.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 430 0.000256 2048 120 2496 33600 14.2906 7.13942 225.433 211.122 458.126 458.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 540 0.000256 2048 210 912 25536 15.0339 7.05155 64.5128 209.531 296.266 296.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1540 6.4e-05 512 230 1704 283136 12.9867 7.52963 333.504 209.446 563.67 563.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 450 0.000512 4096 80 4608 25648 6.6207 482.699 209.593 698.957 699.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1490 0.000256 4096 160 4728 73192 13.9854 1416.81 419.314 1850.15 1850.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1650 0.000128 1024 320 696 139328 11.0001 6.87699 129.885 209.447 357.34 357.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1790 0.000256 512 80 168 76384 1.71203 6.6559 52.6113 61.0224 61.0776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1910 0.001024 2048 50 48 19040 1.36819 1.91677 52.4308 55.7584 55.8139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1020 3.2e-05 512 120 288 544768 28.8401 13.3755 71.293 418.411 532.135 532.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 340 0.000128 4096 110 5976 19712 86.6699 28.3672 403.06 836.934 1355.19 1355.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 430 0.000256 2048 120 2496 33152 14.2658 7.04717 141.361 211.163 373.977 374.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 540 0.000256 2048 210 912 25088 15.0374 7.07379 115.943 209.576 347.765 347.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1540 6.4e-05 512 230 1704 283136 12.9433 6.74582 211.301 209.359 440.538 440.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 450 0.000512 4096 80 4608 25536 6.61213 302.192 209.121 517.97 518.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1490 0.000256 4096 160 4728 73136 13.9788 890.434 419.053 1323.51 1323.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1650 0.000128 1024 320 696 138880 10.9935 6.84282 82.708 209.443 310.119 310.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1790 0.000256 512 80 168 76272 1.71427 13.0698 52.4517 67.2811 67.3377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1910 0.001024 2048 50 48 18928 1.35955 1.29562 52.2358 54.9329 54.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 3.2e-05 512 120 288 544768 28.6731 13.3474 106.624 417.685 566.55 566.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 340 0.000128 4096 110 5976 20480 86.0492 28.3238 633.596 835.265 1583.4 1583.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 430 0.000256 2048 120 2496 33280 14.2379 7.0183 213.685 211.463 446.541 446.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 540 0.000256 2048 210 912 25600 14.9385 7.01302 62.9887 209.02 294.09 294.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1540 6.4e-05 512 230 1704 282624 12.9179 6.7072 303.685 208.923 532.435 532.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 450 0.000512 4096 80 4608 25664 6.62707 460.984 209.54 677.197 677.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1490 0.000256 4096 160 4728 73216 13.996 1291.4 423.758 1729.2 1729.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1650 0.000128 1024 320 696 139264 10.9751 6.8336 126.389 209.617 353.943 354.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1790 0.000256 512 80 168 76352 1.71184 6.42304 52.474 60.6518 60.7087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1910 0.001024 2048 50 48 19072 1.37021 1.93962 52.4917 55.8436 55.8988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 3.2e-05 512 120 288 540672 28.9983 13.3468 72.2049 418.08 532.851 533.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 340 0.000128 4096 110 5976 20480 86.0667 28.3272 414.974 836.335 1365.87 1365.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 430 0.000256 2048 120 2496 32768 14.2812 7.03779 138.734 211.883 372.074 372.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 540 0.000256 2048 210 912 25600 14.9458 7.02474 42.6128 209.382 274.096 274.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1540 6.4e-05 512 230 1704 282624 12.9384 6.71187 197.311 209.137 426.302 426.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 450 0.000512 4096 80 4608 25600 6.62899 302.772 209.724 519.169 519.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1490 0.000256 4096 160 4728 73088 13.9881 821.43 419.208 1254.67 1254.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1650 0.000128 1024 320 696 138240 10.9677 6.82694 84.0937 209.205 311.22 311.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1790 0.000256 512 80 168 76288 1.71034 4.35654 52.5189 58.6292 58.6855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1910 0.001024 2048 50 48 18944 1.36259 1.46563 52.3685 55.2375 55.2925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 3.2e-05 512 120 288 543744 28.7203 13.3652 116.67 417.361 576.336 576.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 340 0.000128 4096 110 5976 19584 86.5705 28.385 675.893 834.663 1625.67 1625.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 430 0.000256 2048 120 2496 33408 14.2353 7.03123 238.76 211.282 471.449 471.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 540 0.000256 2048 210 912 25344 14.997 7.07174 67.8165 208.878 298.892 298.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1540 6.4e-05 512 230 1704 283392 12.8878 6.71824 352.79 208.767 581.365 581.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 450 0.000512 4096 80 4608 25632 6.61776 510.55 209.484 726.695 726.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1490 0.000256 4096 160 4728 73152 13.9796 1498.97 418.913 1931.91 1931.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1650 0.000128 1024 320 696 139392 11.0059 6.84038 138.306 209.558 365.841 365.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1790 0.000256 512 80 168 76320 1.71206 6.98368 52.457 61.1949 61.2521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1910 0.001024 2048 50 48 19008 1.36602 2.06058 52.3529 55.8224 55.8814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 3.2e-05 512 120 288 534528 28.8685 13.2296 80.9287 414.72 537.964 538.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 340 0.000128 4096 110 5976 18432 86.0455 28.3124 445.33 829.658 1389.51 1389.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 430 0.000256 2048 120 2496 32256 14.1908 6.97805 162.151 209.36 392.819 392.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 540 0.000256 2048 210 912 24192 14.9464 6.97232 45.7042 207.731 275.484 275.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1540 6.4e-05 512 230 1704 281088 12.7884 6.65942 245.825 207.456 472.931 473.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 450 0.000512 4096 80 4608 25488 6.60134 355.936 209.236 571.82 571.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1490 0.000256 4096 160 4728 73008 13.9879 1045.21 419.044 1478.29 1478.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1650 0.000128 1024 320 696 138240 10.9722 6.83888 96.1831 209.152 323.274 323.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1790 0.000256 512 80 168 76176 1.71142 4.90054 52.4592 59.1141 59.1705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1910 0.001024 2048 50 48 18864 1.35901 1.48982 52.2001 55.0919 55.1485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 3.2e-05 512 120 288 547840 28.6478 13.3881 111.522 419.44 573.216 573.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 340 0.000128 4096 110 5976 20480 86.4016 28.3794 671.01 838.914 1624.88 1625.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 430 0.000256 2048 120 2496 32640 14.2163 7.01987 222.265 211.052 454.686 454.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 540 0.000256 2048 210 912 24960 14.934 6.98096 63.4319 208.22 293.695 293.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1540 6.4e-05 512 230 1704 284160 12.9514 6.72486 336.588 209.808 566.274 566.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 450 0.000512 4096 80 4608 25600 6.61427 485.08 209.467 701.205 701.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1490 0.000256 4096 160 4728 73200 13.9858 1426.13 419.546 1859.71 1859.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1650 0.000128 1024 320 696 139520 10.9818 6.84621 131.312 209.832 359.1 359.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1790 0.000256 512 80 168 76320 1.71267 6.59549 52.509 60.8609 60.9182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1910 0.001024 2048 50 48 19040 1.37194 1.9439 52.4943 55.8525 55.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 3.2e-05 512 120 288 542720 29.0201 13.3734 79.9515 419.478 542.047 542.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 340 0.000128 4096 110 5976 17920 85.6543 28.2153 419.49 825.51 1359.03 1359.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 430 0.000256 2048 120 2496 32000 14.1124 6.92861 156.247 206.711 384.133 384.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 540 0.000256 2048 210 912 24320 14.8182 6.93021 44.5816 206.714 273.171 273.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1540 6.4e-05 512 230 1704 281600 13.0734 6.71213 239.103 209.846 468.939 469.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 450 0.000512 4096 80 4608 25440 6.6007 344.404 209.033 560.08 560.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1490 0.000256 4096 160 4728 73120 13.9993 1015.15 419.478 1448.67 1448.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1650 0.000128 1024 320 696 138240 10.8883 6.81987 93.7245 208.208 319.77 319.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1790 0.000256 512 80 168 76160 1.70995 4.76067 52.4536 58.9661 59.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1910 0.001024 2048 50 48 18880 1.36179 1.58451 52.2852 55.272 55.3295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 3.2e-05 512 120 288 540672 28.6753 13.2922 142.38 416.343 600.912 601.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 340 0.000128 4096 110 5976 19968 85.8628 28.2784 835.899 832.735 1782.94 1783.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 430 0.000256 2048 120 2496 33024 14.1815 7.04195 287.194 210.472 519.025 519.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 540 0.000256 2048 210 912 25344 14.9023 6.98982 82.6525 208.441 313.108 313.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1540 6.4e-05 512 230 1704 282624 12.7946 6.68384 427.111 208.265 655.051 655.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 450 0.000512 4096 80 4608 25632 6.62704 617.009 209.552 833.232 833.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1490 0.000256 4096 160 4728 73152 13.9817 1812.6 418.971 2245.6 2245.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1650 0.000128 1024 320 696 139008 10.9714 6.83027 167.808 209.392 395.127 395.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1790 0.000256 512 80 168 76320 1.71008 8.5033 52.4771 62.7328 62.7876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1910 0.001024 2048 50 48 19008 1.37018 2.47434 52.718 56.6095 56.6661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 3.2e-05 512 120 288 528384 29.0542 13.1429 90.5373 412.68 545.637 545.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 340 0.000128 4096 110 5976 18432 85.6796 28.2281 492.712 825.772 1432.56 1432.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 430 0.000256 2048 120 2496 32256 14.1048 6.96112 179.288 206.95 407.439 407.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 540 0.000256 2048 210 912 24576 14.8196 6.92877 51.454 206.828 280.16 280.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1540 6.4e-05 512 230 1704 276480 12.8791 6.61414 272.982 206.461 499.139 499.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 450 0.000512 4096 80 4608 25536 6.6287 397.239 209.748 613.661 613.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1490 0.000256 4096 160 4728 72960 13.9853 1166.05 418.841 1598.92 1598.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1650 0.000128 1024 320 696 138240 10.9421 6.82573 107.069 208.62 333.591 333.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1790 0.000256 512 80 168 76224 1.71213 5.5296 52.5278 59.8126 59.8707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1910 0.001024 2048 50 48 18816 1.3599 1.58538 52.1974 55.1863 55.2428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 3.2e-05 512 120 288 544000 28.5799 13.3405 141.369 416.867 600.381 600.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 340 0.000128 4096 110 5976 19200 86.5557 28.3935 793.066 833.779 1741.96 1742.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 430 0.000256 2048 120 2496 32800 14.3106 7.02054 279.733 210.779 511.973 512.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 540 0.000256 2048 210 912 24800 15.054 7.01002 79.4902 208.712 310.395 310.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1540 6.4e-05 512 230 1704 281600 12.9561 6.7031 420.92 208.519 649.296 649.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 450 0.000512 4096 80 4608 25600 6.61504 608.714 209.576 824.947 825.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1490 0.000256 4096 160 4728 73100 13.9837 1787.79 419.062 2220.88 2220.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1650 0.000128 1024 320 696 139200 11.0288 6.84634 165.95 209.634 393.589 393.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1790 0.000256 512 80 168 76300 1.71242 8.4167 52.5071 62.6779 62.7327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1910 0.001024 2048 50 48 19000 1.37011 2.52314 52.4444 56.3815 56.4355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 3.2e-05 512 120 288 537600 28.3925 13.1764 94.6869 412.306 548.78 548.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 340 0.000128 4096 110 5976 16000 86.8033 28.28 446.88 825.058 1387.18 1387.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 430 0.000256 2048 120 2496 32000 14.1878 6.95501 186.071 207.873 415.219 415.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 540 0.000256 2048 210 912 24000 14.9504 6.94957 53.098 206.653 281.78 281.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1540 6.4e-05 512 230 1704 275200 12.9908 6.63187 278.174 206.274 504.276 504.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 450 0.000512 4096 80 4608 25400 6.59661 410.665 208.869 626.174 626.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1490 0.000256 4096 160 4728 73000 13.9846 1209.86 418.713 1642.6 1642.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1650 0.000128 1024 320 696 137600 11.0164 6.84237 110.999 208.524 337.513 337.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1790 0.000256 512 80 168 76200 1.71059 5.7159 52.4616 59.9309 59.9861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1910 0.001024 2048 50 48 18800 1.36074 1.74285 52.1282 55.2756 55.3329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 3.2e-05 512 120 288 544768 28.8177 13.3734 138.123 418.476 599.014 599.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 340 0.000128 4096 110 5976 19712 86.6629 28.3628 796.15 837.048 1748.38 1748.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 430 0.000256 2048 120 2496 33152 14.2729 7.04282 277.129 212.03 510.612 510.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 540 0.000256 2048 210 912 25088 15.0231 7.13872 78.2564 209.532 310.077 310.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1540 6.4e-05 512 230 1704 283136 12.9466 6.71926 413.914 209.325 643.106 643.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 450 0.000512 4096 80 4608 25536 6.61094 594.647 209.148 810.45 810.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1490 0.000256 4096 160 4728 73136 13.9787 1754.2 419.033 2187.25 2187.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1650 0.000128 1024 320 696 138880 10.9771 6.83494 162.385 209.387 389.715 389.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1790 0.000256 512 80 168 76272 1.70998 8.2759 52.459 62.4874 62.5422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1910 0.001024 2048 50 48 18928 1.36656 2.35558 52.2423 56.0084 56.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 3.2e-05 512 120 288 530432 29.0336 13.1852 89.4945 413.712 545.641 545.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 340 0.000128 4096 110 5976 17920 85.9617 28.2702 478.344 827.94 1420.69 1420.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 430 0.000256 2048 120 2496 32256 14.1756 6.9535 179.38 208.913 409.557 409.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 540 0.000256 2048 210 912 23296 14.9716 6.94749 49.0863 207.406 278.536 278.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1540 6.4e-05 512 230 1704 279552 12.8014 6.63808 270.563 206.979 497.185 497.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 450 0.000512 4096 80 4608 25312 6.57632 390.089 208.521 605.231 605.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1490 0.000256 4096 160 4728 73024 13.9802 1155.46 418.98 1588.47 1588.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1650 0.000128 1024 320 696 137984 11.0081 6.83216 106.729 209.588 334.286 334.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1790 0.000256 512 80 168 76160 1.70822 5.4105 52.462 59.6237 59.6794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1910 0.001024 2048 50 48 18816 1.3583 1.84246 52.2372 55.4793 55.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 3.2e-05 512 120 288 545280 28.6476 13.3709 135.34 417.433 595.018 595.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 340 0.000128 4096 110 5976 19200 86.7188 28.3657 749.91 835.124 1700.28 1700.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 430 0.000256 2048 120 2496 32640 14.306 7.02522 264.632 211.304 497.406 497.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 540 0.000256 2048 210 912 24960 15.0572 7.03488 75.7884 209.034 307.046 307.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1540 6.4e-05 512 230 1704 280320 13.0814 6.71949 399.989 208.818 628.811 628.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 450 0.000512 4096 80 4608 25560 6.61786 576.254 209.376 792.293 792.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1490 0.000256 4096 160 4728 73080 13.9837 1694.13 419.303 2127.46 2127.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1650 0.000128 1024 320 696 138240 11.0062 6.84442 156.574 208.88 383.433 383.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1790 0.000256 512 80 168 76320 1.7135 8.02611 52.4984 62.2806 62.3361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1910 0.001024 2048 50 48 18960 1.36582 2.41363 52.3513 56.1742 56.2296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 3.2e-05 512 120 288 537600 28.3218 13.1628 86.9224 412.604 541.239 541.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 340 0.000128 4096 110 5976 15360 86.7772 28.2646 389.975 825.983 1331.16 1331.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 430 0.000256 2048 120 2496 30720 14.2638 7.03613 162.116 207.052 390.607 390.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 540 0.000256 2048 210 912 23040 14.956 6.94483 45.9487 206.893 274.872 274.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1540 6.4e-05 512 230 1704 276480 12.9028 6.62528 255.46 206.428 481.629 481.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 450 0.000512 4096 80 4608 25440 6.61267 370.604 209.428 586.689 586.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1490 0.000256 4096 160 4728 72960 13.9833 1090.51 418.974 1523.51 1523.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1650 0.000128 1024 320 696 138240 10.988 6.83805 101.444 209.215 328.617 328.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1790 0.000256 512 80 168 76080 1.71258 5.18144 52.445 59.381 59.4387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1910 0.001024 2048 50 48 18720 1.35446 1.90448 52.0564 55.3573 55.4142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 3.2e-05 512 120 288 540672 28.9816 13.342 128.144 418.09 588.774 588.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 340 0.000128 4096 110 5976 20480 86.0653 28.328 767.094 836.339 1717.99 1718.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 430 0.000256 2048 120 2496 32768 14.2793 7.02509 254.864 211.715 488.013 488.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 540 0.000256 2048 210 912 25600 14.9466 7.02192 75.0925 209.376 306.559 306.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1540 6.4e-05 512 230 1704 282624 12.9244 6.70509 385.139 209.142 614.109 614.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 450 0.000512 4096 80 4608 25600 6.61997 552.607 209.777 769.048 769.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1490 0.000256 4096 160 4728 73088 13.9946 1622.07 419.212 2055.32 2055.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1650 0.000128 1024 320 696 138240 10.9794 6.83104 149.684 209.211 376.833 376.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1790 0.000256 512 80 168 76288 1.71354 7.65862 52.5174 61.933 61.9889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1910 0.001024 2048 50 48 18944 1.36858 2.41459 52.3663 56.191 56.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 3.2e-05 512 120 288 540672 29.0153 13.3366 86.3102 417.808 546.683 546.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 340 0.000128 4096 110 5976 20480 86.13 28.3116 515.995 836.3 1466.9 1467.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 430 0.000256 2048 120 2496 32768 14.3044 7.0472 171.7 211.96 405.145 405.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 540 0.000256 2048 210 912 24576 15.0726 7.03421 48.3727 209.538 280.145 280.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1540 6.4e-05 512 230 1704 278528 13.1777 6.7113 257.008 209.045 486.143 486.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 450 0.000512 4096 80 4608 25344 6.59523 370.463 208.851 585.953 586.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1490 0.000256 4096 160 4728 72960 13.983 1095.25 418.781 1528.06 1528.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1650 0.000128 1024 320 696 137216 11.0261 6.84922 100.254 209.27 327.526 327.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1790 0.000256 512 80 168 76032 1.71213 5.1671 52.3881 59.3088 59.3654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1910 0.001024 2048 50 48 18688 1.35578 1.86861 51.9737 55.2405 55.2949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1020 3.2e-05 512 120 275 544768 28.8673 13.371 113.18 419.025 574.668 574.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 340 0.000128 4096 110 5975 21504 85.7932 28.3342 652.842 837.807 1604.94 1605.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 430 0.000256 2048 120 2500 33536 14.2422 7.04406 210.989 211.405 443.81 443.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 540 0.000256 2048 210 900 25088 15.0752 7.04787 110.928 209.618 342.799 342.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1540 6.4e-05 512 230 1700 284672 12.8929 6.71862 311.721 209.884 541.402 541.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 450 0.000512 4096 80 4600 25728 6.61878 449.392 209.582 665.636 665.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1490 0.000256 4096 160 4725 73248 13.9899 1321.95 419.141 1755.13 1755.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1650 0.000128 1024 320 700 139264 10.967 6.86854 122.518 209.576 350.061 350.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1790 0.000256 512 80 175 76352 1.716 12.0216 52.4986 66.2779 66.3347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1910 0.001024 2048 50 50 19072 1.37334 3.49658 52.4491 57.3605 57.4191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1020 3.2e-05 512 120 275 545280 28.914 13.402 95.0593 419.047 556.645 556.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 340 0.000128 4096 110 5975 21120 86.5384 28.398 577.62 837.92 1530.64 1530.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 430 0.000256 2048 120 2500 33600 14.3199 7.08832 189.959 211.391 422.889 423.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 540 0.000256 2048 210 900 24960 15.1625 7.10381 94.6933 209.649 326.736 326.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1540 6.4e-05 512 230 1700 284160 12.9962 6.73114 279.955 209.599 509.47 509.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 450 0.000512 4096 80 4600 25720 6.62285 405.115 209.59 621.372 621.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1490 0.000256 4096 160 4725 73240 13.9844 1189.87 419.236 1623.13 1623.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1650 0.000128 1024 320 700 139200 11.029 6.97674 107.115 209.595 334.847 334.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1790 0.000256 512 80 175 76320 1.71213 10.2172 52.4875 64.4604 64.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1910 0.001024 2048 50 50 19080 1.37318 1.79584 52.4904 55.6985 55.7588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1020 3.2e-05 512 120 275 542720 29.0662 13.3895 73.2177 419.487 535.377 535.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 340 0.000128 4096 110 5975 20480 86.4241 28.3874 362.318 838.91 1316.2 1316.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 430 0.000256 2048 120 2500 32640 14.2355 6.99286 119.44 210.562 351.359 351.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 540 0.000256 2048 210 900 24320 15.0479 7.05834 93.3156 208.24 323.793 323.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1540 6.4e-05 512 230 1700 284160 12.9573 6.71808 182.41 209.817 412.096 412.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 450 0.000512 4096 80 4600 25680 6.62742 261.333 209.851 477.855 477.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1490 0.000256 4096 160 4725 73200 13.9868 765.18 420.013 1199.23 1199.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1650 0.000128 1024 320 700 138880 11.0187 6.84432 70.5409 209.854 298.391 298.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1790 0.000256 512 80 175 76240 1.71341 10.2451 52.505 64.506 64.5634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1910 0.001024 2048 50 50 19040 1.36966 2.96483 52.5433 56.92 56.9791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 3.2e-05 512 120 275 543744 28.902 13.3744 95.5908 418.443 556.533 556.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 340 0.000128 4096 110 5975 20736 86.3154 28.3562 602.744 836.722 1554.31 1554.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 430 0.000256 2048 120 2500 33408 14.2618 7.03245 201.03 210.959 433.425 433.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 540 0.000256 2048 210 900 24960 15.0316 7.0311 55.9554 209.364 287.515 287.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1540 6.4e-05 512 230 1700 284160 12.908 6.72058 298.582 209.296 527.716 527.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 450 0.000512 4096 80 4600 25680 6.61936 430.361 209.454 646.479 646.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1490 0.000256 4096 160 4725 73200 13.9834 1264.36 419.199 1697.58 1697.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1650 0.000128 1024 320 700 139008 10.985 6.84275 116.67 209.375 344.004 344.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1790 0.000256 512 80 175 76320 1.71008 6.13776 53.195 61.0867 61.1446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1910 0.001024 2048 50 50 19056 1.37091 1.83706 52.4616 55.7139 55.7694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1020 3.2e-05 512 120 275 540672 28.7025 13.2956 70.8792 416.687 529.789 529.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 340 0.000128 4096 110 5975 19968 85.9359 28.2988 374.637 833.413 1322.45 1322.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 430 0.000256 2048 120 2500 33024 14.2013 6.99792 128.339 210.326 360.003 360.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 540 0.000256 2048 210 900 24576 15.0342 7.03898 98.2252 208.602 329.038 329.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1540 6.4e-05 512 230 1700 282624 12.8134 6.68496 193.235 208.432 421.353 421.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 450 0.000512 4096 80 4600 25632 6.62029 277.775 209.594 494.034 494.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1490 0.000256 4096 160 4725 73152 13.9793 814.981 419.38 1248.39 1248.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1650 0.000128 1024 320 700 139008 10.9679 6.82598 75.3885 209.506 302.823 302.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1790 0.000256 512 80 175 76224 1.70803 11.1347 52.5005 65.3858 65.4428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1910 0.001024 2048 50 50 19008 1.36602 1.23171 52.4941 55.1363 55.1956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 3.2e-05 512 120 275 544768 28.8792 13.3903 104.408 418.276 565.176 565.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 340 0.000128 4096 110 5975 20608 86.4457 28.3882 644.453 836.412 1595.87 1596.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 430 0.000256 2048 120 2500 33600 14.2883 7.0777 217.531 210.888 449.926 450.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 540 0.000256 2048 210 900 24640 15.09 7.04198 59.6996 209.298 291.262 291.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1540 6.4e-05 512 230 1700 283136 12.9909 6.73702 320.046 209.21 549.193 549.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 450 0.000512 4096 80 4600 25704 6.62243 464.392 209.54 680.601 680.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1490 0.000256 4096 160 4725 73192 13.9735 1359.67 418.834 1792.52 1792.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1650 0.000128 1024 320 700 138880 11.0267 6.86886 124.61 209.215 351.854 351.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1790 0.000256 512 80 175 76328 1.71424 6.62448 52.4861 60.8678 60.9242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1910 0.001024 2048 50 50 19040 1.36797 1.9152 52.4149 55.7422 55.7998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1020 3.2e-05 512 120 275 544768 28.839 13.3743 67.3953 418.401 528.225 528.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 340 0.000128 4096 110 5975 19712 86.6783 28.3587 388.66 836.923 1340.78 1340.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 430 0.000256 2048 120 2500 33152 14.2661 7.03488 136.648 212.698 370.782 370.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 540 0.000256 2048 210 900 24192 15.1063 7.07312 38.0571 209.495 269.858 269.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1540 6.4e-05 512 230 1700 283136 12.9598 6.73968 203.586 209.295 432.761 432.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 450 0.000512 4096 80 4600 25648 6.62118 292.733 209.652 509.049 509.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1490 0.000256 4096 160 4725 73136 13.9772 856.756 419.268 1290.04 1290.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1650 0.000128 1024 320 700 138880 10.9942 6.83645 79.9701 209.347 307.28 307.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1790 0.000256 512 80 175 76272 1.71184 13.0888 52.4983 67.3412 67.3989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1910 0.001024 2048 50 50 18928 1.36317 1.30525 52.2752 54.9849 55.0422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 3.2e-05 512 120 275 540672 28.9936 13.3509 108.021 418.175 568.757 568.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 340 0.000128 4096 110 5975 20480 86.062 28.3345 659.494 836.095 1610.15 1610.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 430 0.000256 2048 120 2500 33280 14.2323 7.01235 222.612 211.625 455.617 455.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 540 0.000256 2048 210 900 24576 15.0171 7.01235 61.8786 209.231 293.265 293.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1540 6.4e-05 512 230 1700 282624 12.9335 6.70886 315.592 209.135 544.568 544.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 450 0.000512 4096 80 4600 25664 6.62096 477.577 209.621 693.866 693.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1490 0.000256 4096 160 4725 73216 13.9862 1359.03 420.072 1793.14 1793.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1650 0.000128 1024 320 700 139264 10.9943 6.85683 130.457 209.831 358.265 358.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1790 0.000256 512 80 175 76288 1.71008 6.8545 52.5267 61.1314 61.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1910 0.001024 2048 50 50 19008 1.36806 2.06675 52.4168 55.894 55.9495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 3.2e-05 512 120 275 540672 29.0118 13.3481 72.7716 418.132 533.493 533.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 340 0.000128 4096 110 5975 20480 86.0795 28.323 431.748 836.421 1382.74 1382.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 430 0.000256 2048 120 2500 32768 14.2713 7.04422 143.963 210.885 376.3 376.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 540 0.000256 2048 210 900 24576 15.0211 7.04093 41.8495 209.394 273.438 273.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1540 6.4e-05 512 230 1700 282624 12.9278 6.71395 203.446 209.221 432.507 432.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 450 0.000512 4096 80 4600 25600 6.61926 313.653 209.619 529.938 529.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1490 0.000256 4096 160 4725 73088 13.9787 854.98 419.244 1288.25 1288.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1650 0.000128 1024 320 700 138240 10.976 6.82941 86.4689 209.223 313.625 313.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1790 0.000256 512 80 175 76160 1.70752 4.69274 52.4841 58.9275 58.9815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1910 0.001024 2048 50 50 18944 1.36336 1.57728 52.4144 55.3957 55.4531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 3.2e-05 512 120 275 543744 28.7358 13.3644 114.142 417.749 574.209 574.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 340 0.000128 4096 110 5975 20736 86.0789 28.3884 717.174 835.427 1667.23 1667.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 430 0.000256 2048 120 2500 33408 14.2443 7.0151 238.324 210.435 470.158 470.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 540 0.000256 2048 210 900 24768 15.0401 7.02886 65.8116 209.085 297.095 297.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1540 6.4e-05 512 230 1700 283392 12.8984 6.71475 353.327 208.961 582.1 582.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 450 0.000512 4096 80 4600 25632 6.6183 510.544 209.488 726.695 726.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1490 0.000256 4096 160 4725 73152 13.9797 1502.72 419.293 1936.04 1936.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1650 0.000128 1024 320 700 138816 11.0296 6.83808 138.009 209.754 365.758 365.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1790 0.000256 512 80 175 76248 1.7129 7.29171 52.5988 61.6461 61.7042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1910 0.001024 2048 50 50 19008 1.37011 2.16874 52.4376 56.0177 56.0763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 3.2e-05 512 120 275 534528 28.8655 13.2178 81.1863 414.818 538.308 538.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 340 0.000128 4096 110 5975 18432 86.0765 28.3159 457.759 829.552 1401.86 1402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 430 0.000256 2048 120 2500 32256 14.1884 6.98074 165.973 209.29 396.565 396.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 540 0.000256 2048 210 900 24192 14.9462 7.0553 46.6665 207.708 276.502 276.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1540 6.4e-05 512 230 1700 281088 12.7842 6.66051 251.828 207.431 478.902 479.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 450 0.000512 4096 80 4600 25488 6.60659 363.728 209.083 579.46 579.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1490 0.000256 4096 160 4725 73008 13.9806 1068.53 418.783 1501.34 1501.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1650 0.000128 1024 320 700 138240 10.9692 6.83398 98.1961 209.049 325.18 325.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1790 0.000256 512 80 175 76176 1.71258 5.24275 52.5007 59.4973 59.5517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1910 0.001024 2048 50 50 18864 1.36051 1.57974 52.2347 55.2189 55.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 3.2e-05 512 120 275 542720 29.058 13.3898 110.796 419.483 572.95 573.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 340 0.000128 4096 110 5975 20480 86.3615 28.4078 687.793 838.997 1641.72 1641.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 430 0.000256 2048 120 2500 32640 14.2209 6.98214 226.902 211.026 459.261 459.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 540 0.000256 2048 210 900 24320 14.9894 6.9849 63.1237 208.24 293.463 293.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1540 6.4e-05 512 230 1700 284160 12.9422 6.72125 342.667 209.835 572.368 572.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 450 0.000512 4096 80 4600 25680 6.62451 494.959 209.797 711.428 711.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1490 0.000256 4096 160 4725 73200 13.9819 1454.17 419.604 1887.8 1887.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1650 0.000128 1024 320 700 138880 11.0069 6.84234 134.261 209.852 362.095 362.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1790 0.000256 512 80 175 76240 1.7128 7.04227 52.5033 61.2995 61.3565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1910 0.001024 2048 50 50 19040 1.3688 2.08659 52.5435 56.0428 56.0993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 3.2e-05 512 120 275 542720 29.0235 13.3758 78.6678 419.134 540.417 540.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 340 0.000128 4096 110 5975 17920 85.6466 28.2219 422.947 824.837 1361.81 1361.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 430 0.000256 2048 120 2500 32000 14.1097 6.93658 156.783 206.658 384.621 384.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 540 0.000256 2048 210 900 23040 14.9313 6.92838 42.4229 206.542 270.952 271.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1540 6.4e-05 512 230 1700 281600 13.0755 6.71322 239.595 209.676 469.26 469.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 450 0.000512 4096 80 4600 25600 6.62909 347.217 209.598 563.488 563.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1490 0.000256 4096 160 4725 73120 13.9877 1017.67 419.696 1451.39 1451.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1650 0.000128 1024 320 700 136960 10.9452 6.8183 93.2883 208.036 319.218 319.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1790 0.000256 512 80 175 76160 1.71226 4.94714 52.4574 59.1591 59.2152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1910 0.001024 2048 50 50 18880 1.36186 1.65802 52.2804 55.3408 55.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 3.2e-05 512 120 275 540672 28.683 13.294 136.201 416.641 595.043 595.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 340 0.000128 4096 110 5975 19968 85.9017 28.2774 815.798 833.386 1763.53 1763.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 430 0.000256 2048 120 2500 33024 14.1835 6.98778 278.41 209.558 509.279 509.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 540 0.000256 2048 210 900 24576 14.9722 7.00211 77.7307 208.575 308.414 308.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1540 6.4e-05 512 230 1700 282624 12.8157 6.68262 417.215 208.404 645.328 645.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 450 0.000512 4096 80 4600 25632 6.61898 600.664 209.569 816.897 816.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1490 0.000256 4096 160 4725 73152 13.9817 1767.5 419.248 2200.78 2200.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1650 0.000128 1024 320 700 139008 10.9569 6.86803 164.008 209.471 391.44 391.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1790 0.000256 512 80 175 76224 1.71325 8.67533 52.5684 62.9991 63.0594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1910 0.001024 2048 50 50 19008 1.37622 2.51085 52.4877 56.4208 56.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 3.2e-05 512 120 275 528384 29.0268 13.1432 89.2185 412.632 544.24 544.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 340 0.000128 4096 110 5975 18432 85.6426 28.2214 502.913 825.677 1442.62 1442.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 430 0.000256 2048 120 2500 32256 14.1105 6.9367 182.739 206.924 410.862 410.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 540 0.000256 2048 210 900 23040 14.9454 7.17786 49.4102 206.799 278.463 278.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1540 6.4e-05 512 230 1700 276480 12.8902 6.61581 273.988 206.434 500.133 500.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 450 0.000512 4096 80 4600 25536 6.62064 403.179 209.598 619.442 619.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1490 0.000256 4096 160 4725 72960 13.9858 1184.12 419.246 1617.4 1617.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1650 0.000128 1024 320 700 138240 10.9515 6.82973 109.105 208.598 335.614 335.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1790 0.000256 512 80 175 76032 1.71242 5.77731 52.4321 59.9623 60.0213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1910 0.001024 2048 50 50 18816 1.36003 1.68899 52.2351 55.3278 55.3861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 3.2e-05 512 120 275 537600 29.0385 13.3407 135.208 416.869 594.68 594.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 340 0.000128 4096 110 5975 19200 86.5415 28.388 785.846 833.786 1734.73 1734.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 430 0.000256 2048 120 2500 32800 14.3188 7.07155 276.597 209.688 507.811 507.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 540 0.000256 2048 210 900 24000 15.1068 7.09427 75.8491 208.702 306.884 307.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1540 6.4e-05 512 230 1700 281600 12.9473 6.70515 417.108 208.515 645.489 645.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 450 0.000512 4096 80 4600 25600 6.61107 601.885 209.449 817.991 818.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1490 0.000256 4096 160 4725 73100 13.9776 1773.75 419.049 2206.83 2206.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1650 0.000128 1024 320 700 138400 11.0668 6.84237 163.498 209.634 391.172 391.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1790 0.000256 512 80 175 76200 1.71418 8.69581 52.4942 62.9482 63.0062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1910 0.001024 2048 50 50 19000 1.37008 2.58602 52.4863 56.4836 56.5399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 3.2e-05 512 120 275 524800 29.4114 13.1727 88.9922 412.688 544.484 544.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 340 0.000128 4096 110 5975 16000 86.7948 28.2748 440.025 825.829 1381.09 1381.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 430 0.000256 2048 120 2500 32000 14.1915 6.94563 182.387 206.961 410.626 410.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 540 0.000256 2048 210 900 22400 15.0622 6.94784 48.1736 206.846 277.161 277.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1540 6.4e-05 512 230 1700 275200 13.0016 6.65802 272.099 206.463 498.425 498.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 450 0.000512 4096 80 4600 25400 6.59597 402.063 208.935 617.641 617.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1490 0.000256 4096 160 4725 73000 13.9811 1189.56 419.09 1622.68 1622.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1650 0.000128 1024 320 700 137600 11.0228 7.07722 108.567 208.724 335.526 335.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1790 0.000256 512 80 175 76000 1.70922 5.83642 52.427 60.0153 60.0768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1910 0.001024 2048 50 50 18800 1.3585 1.78608 52.218 55.4054 55.4623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 3.2e-05 512 120 275 544768 28.8441 13.3755 132.467 418.713 593.626 593.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 340 0.000128 4096 110 5975 19712 86.5963 28.3643 779.791 837.499 1732.41 1732.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 430 0.000256 2048 120 2500 33152 14.2614 7.04307 270.991 210.219 502.65 502.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 540 0.000256 2048 210 900 24192 15.1032 7.05718 73.7939 209.642 305.725 305.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1540 6.4e-05 512 230 1700 283136 12.9555 6.72179 402.86 209.435 632.186 632.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 450 0.000512 4096 80 4600 25648 6.63338 583.496 209.746 799.918 799.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1490 0.000256 4096 160 4725 73136 13.986 1714.25 419.329 2147.61 2147.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1650 0.000128 1024 320 700 138880 10.9864 6.84058 159.341 209.494 386.794 386.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1790 0.000256 512 80 175 76272 1.71046 8.45766 52.5355 62.7471 62.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1910 0.001024 2048 50 50 18928 1.36602 2.39123 52.313 56.1128 56.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 3.2e-05 512 120 275 530432 29.0311 13.1827 85.6351 413.693 541.762 541.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 340 0.000128 4096 110 5975 17920 85.984 28.2485 466.855 827.939 1409.19 1409.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 430 0.000256 2048 120 2500 32256 14.1541 6.97994 174.063 208.876 404.209 404.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 540 0.000256 2048 210 900 23296 14.9674 6.94922 47.9947 207.407 277.445 277.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1540 6.4e-05 512 230 1700 279552 12.8121 6.63962 263.516 206.973 490.143 490.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 450 0.000512 4096 80 4600 25536 6.62326 381.328 209.598 597.595 597.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1490 0.000256 4096 160 4725 73024 13.9831 1120.26 418.962 1553.25 1553.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1650 0.000128 1024 320 700 137984 11.008 6.83594 103.735 209.547 331.256 331.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1790 0.000256 512 80 175 76160 1.71242 5.48003 52.4978 59.733 59.7881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1910 0.001024 2048 50 50 18816 1.36006 1.8737 52.2793 55.5547 55.6125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 3.2e-05 512 120 275 537600 29.2525 13.3646 127.713 417.789 588.344 588.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 340 0.000128 4096 110 5975 19200 86.7068 28.3701 734.593 835.7 1685.53 1685.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 430 0.000256 2048 120 2500 32640 14.3219 7.03898 259.023 210.379 490.904 491.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 540 0.000256 2048 210 900 24000 15.1172 7.02464 71.5084 209.221 303.004 303.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1540 6.4e-05 512 230 1700 280320 13.0783 6.72278 390.576 209.047 619.635 619.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 450 0.000512 4096 80 4600 25560 6.62118 562.194 209.529 778.39 778.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1490 0.000256 4096 160 4725 73080 13.9741 1654.73 419.15 2087.9 2087.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1650 0.000128 1024 320 700 138240 11.0074 7.08224 153.029 209.05 380.303 380.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1790 0.000256 512 80 175 76200 1.71213 8.1344 52.5062 62.3943 62.4511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1910 0.001024 2048 50 50 18960 1.3697 2.45555 52.4347 56.3041 56.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 3.2e-05 512 120 275 522240 29.5421 13.1605 82.2019 412.221 537.348 537.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 340 0.000128 4096 110 5975 15360 86.7477 28.2522 386.549 825.074 1326.79 1326.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 430 0.000256 2048 120 2500 30720 14.2678 6.94477 161.835 206.867 390.053 390.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 540 0.000256 2048 210 900 23040 14.9498 6.95776 45.6625 206.705 274.407 274.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1540 6.4e-05 512 230 1700 276480 12.8943 6.62614 256.666 206.246 482.634 482.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 450 0.000512 4096 80 4600 25440 6.60925 371.773 209.113 587.542 587.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1490 0.000256 4096 160 4725 72960 13.9981 1097.8 418.592 1530.44 1530.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1650 0.000128 1024 320 700 138240 10.9806 6.84032 102.043 209.038 329.033 329.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1790 0.000256 512 80 175 76080 1.71213 5.41901 52.4998 59.6728 59.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1910 0.001024 2048 50 50 18720 1.35578 1.8473 52.0499 55.2959 55.3496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 3.2e-05 512 120 275 540672 28.9906 13.3432 122.664 418.147 583.37 583.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 340 0.000128 4096 110 5975 20480 86.057 28.3198 751.93 836.426 1702.9 1703.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 430 0.000256 2048 120 2500 32768 14.2852 7.02986 248.798 211.741 481.987 482.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 540 0.000256 2048 210 900 24576 15.0266 7.02742 69.9482 209.4 301.53 301.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1540 6.4e-05 512 230 1700 282624 12.9255 6.70595 375.404 209.17 604.412 604.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 450 0.000512 4096 80 4600 25600 6.61341 539.621 209.619 755.903 755.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1490 0.000256 4096 160 4725 73088 13.9837 1586.53 419.241 2019.8 2019.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1650 0.000128 1024 320 700 138240 10.9784 6.83238 145.894 209.223 373.059 373.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1790 0.000256 512 80 175 76160 1.71008 7.80499 52.4836 62.0403 62.0981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1910 0.001024 2048 50 50 18944 1.36602 2.50061 52.4164 56.3253 56.3801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 3.2e-05 512 120 275 540672 28.9903 13.3467 86.3645 417.957 546.883 547.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 340 0.000128 4096 110 5975 20480 86.111 28.319 532.597 836.263 1483.45 1483.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 430 0.000256 2048 120 2500 32768 14.3058 7.03066 175.232 211.898 408.605 408.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 540 0.000256 2048 210 900 24576 15.0622 7.03491 49.2711 209.535 281.032 281.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1540 6.4e-05 512 230 1700 278528 13.1796 6.71334 261.813 209.036 490.948 491.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 450 0.000512 4096 80 4600 25344 6.58842 381.501 208.72 596.855 596.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1490 0.000256 4096 160 4725 72960 13.9801 1126.5 418.747 1559.27 1559.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1650 0.000128 1024 320 700 137216 11.0223 6.83299 102.079 209.189 329.255 329.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1790 0.000256 512 80 175 76032 1.7128 5.48646 52.4309 59.6736 59.7294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1910 0.001024 2048 50 50 18688 1.35469 1.97494 52.0168 55.3888 55.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1020 3.2e-05 512 120 288 538624 29.3986 13.3795 99.6832 419.027 561.713 561.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 340 0.000128 4096 110 5984 20992 86.1197 28.3382 558.803 837.672 1511.1 1511.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 430 0.000256 2048 120 2496 33024 14.2816 7.04307 181.733 212.487 415.681 415.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 540 0.000256 2048 210 896 24320 15.1819 7.06688 89.4981 209.584 321.469 321.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1540 6.4e-05 512 230 1728 284672 12.8876 6.71744 276.057 209.542 505.397 505.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 450 0.000512 4096 80 4608 25696 6.62304 395.256 209.695 611.619 611.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1490 0.000256 4096 160 4736 73216 13.9878 1160.72 418.917 1593.67 1593.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1650 0.000128 1024 320 704 138752 10.9992 6.83597 108.083 209.604 335.654 335.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1790 0.000256 512 80 192 76160 1.71008 10.8164 52.473 65.042 65.0998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1910 0.001024 2048 50 64 18976 1.37379 3.61485 52.4861 57.5176 57.5719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1020 3.2e-05 512 120 288 536576 29.7359 13.3374 160.321 418.049 621.672 621.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 340 0.000128 4096 110 5984 20480 86.0898 28.3175 352.538 835.992 1303.1 1303.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 430 0.000256 2048 120 2496 32768 14.2589 7.02214 116.46 210.815 348.682 348.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 540 0.000256 2048 210 896 24064 15.1529 7.01235 87.7681 209.263 319.332 319.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1540 6.4e-05 512 230 1728 282624 12.9409 6.7072 177.492 209.098 406.425 406.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 450 0.000512 4096 80 4608 25664 6.62403 253.511 209.722 469.903 469.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1490 0.000256 4096 160 4736 73152 13.9864 744.904 419.244 1178.18 1178.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1650 0.000128 1024 320 704 138752 11.0015 6.83011 70.1126 209.811 297.885 297.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1790 0.000256 512 80 192 76096 1.71418 10.8114 52.5183 65.0876 65.1428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1910 0.001024 2048 50 64 18944 1.37126 3.61549 52.5436 57.5708 57.6272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1020 3.2e-05 512 120 288 540160 29.3885 13.4004 98.2902 419.449 560.744 560.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 340 0.000128 4096 110 5984 21120 86.4965 28.3923 576.032 838.714 1529.8 1529.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 430 0.000256 2048 120 2496 32960 14.3566 7.07005 185.777 212.832 420.168 420.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 540 0.000256 2048 210 896 24320 15.2255 7.06115 93.3604 209.854 325.632 325.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1540 6.4e-05 512 230 1728 284160 12.987 6.73005 283.404 209.799 513.109 513.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 450 0.000512 4096 80 4608 25680 6.61459 403.386 209.702 619.746 619.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1490 0.000256 4096 160 4736 73200 13.9735 1186.41 419.357 1619.79 1619.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1650 0.000128 1024 320 704 138880 11.0542 6.84061 109.638 209.799 337.457 337.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1790 0.000256 512 80 192 76160 1.71373 11.0718 52.5463 65.3739 65.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1910 0.001024 2048 50 64 18960 1.37197 2.12378 52.5288 56.068 56.1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1020 3.2e-05 512 120 288 537600 29.5097 13.3892 74.5218 419.472 537.115 537.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 340 0.000128 4096 110 5984 20480 86.3838 28.3689 359.128 838.915 1312.96 1313.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 430 0.000256 2048 120 2496 32000 14.2748 6.97789 116.566 210.072 348.027 348.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 540 0.000256 2048 210 896 23680 15.0861 6.97997 89.3698 208.242 319.808 319.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1540 6.4e-05 512 230 1728 284160 12.9622 6.71949 183.461 209.824 413.155 413.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 450 0.000512 4096 80 4608 25600 6.62093 258.896 209.489 475.052 475.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1490 0.000256 4096 160 4736 73120 14.0106 762.33 419.144 1195.53 1195.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1650 0.000128 1024 320 704 138880 11.0214 6.84714 70.4575 209.859 298.323 298.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1790 0.000256 512 80 192 76080 1.71114 11.2421 52.5132 65.5101 65.5688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1910 0.001024 2048 50 64 18880 1.36358 3.74579 52.4195 57.5732 57.6327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 3.2e-05 512 120 288 537600 29.4626 13.3774 101.365 418.398 562.819 562.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 340 0.000128 4096 110 5984 20736 86.2779 28.3446 613.521 836.611 1564.92 1565.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 430 0.000256 2048 120 2496 32640 14.2972 7.07168 199.301 212.081 432.885 432.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 540 0.000256 2048 210 896 24192 15.0883 7.04694 55.7631 209.336 287.363 287.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1540 6.4e-05 512 230 1728 284160 12.8899 6.72186 305.701 209.269 534.789 534.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 450 0.000512 4096 80 4608 25680 6.62528 436.593 209.554 652.819 652.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1490 0.000256 4096 160 4736 73200 13.9863 1284.89 419.015 1717.94 1718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1650 0.000128 1024 320 704 138624 10.9758 6.99542 118.638 209.332 346.069 346.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1790 0.000256 512 80 192 76128 1.71021 6.90461 52.48 61.1392 61.1968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1910 0.001024 2048 50 64 18960 1.3712 2.35683 52.4967 56.2668 56.3214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1020 3.2e-05 512 120 288 534528 29.1962 13.2992 75.1913 416.726 534.626 534.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 340 0.000128 4096 110 5984 19968 85.907 28.2815 378.815 833.325 1326.49 1326.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 430 0.000256 2048 120 2496 32256 14.2558 6.98576 127.572 211.408 360.356 360.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 540 0.000256 2048 210 896 23808 15.0626 6.99802 101.771 208.581 332.541 332.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1540 6.4e-05 512 230 1728 282624 12.822 6.68262 197.972 208.409 426.062 426.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 450 0.000512 4096 80 4608 25632 6.62256 279.667 209.703 496.036 496.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1490 0.000256 4096 160 4736 73152 13.9905 820.702 419.374 1254.11 1254.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1650 0.000128 1024 320 704 138240 10.9921 6.82467 77.0085 209.481 304.43 304.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1790 0.000256 512 80 192 76032 1.71181 13.1101 52.4786 67.3442 67.3995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1910 0.001024 2048 50 64 18912 1.3721 1.56224 52.5395 55.5163 55.5724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 3.2e-05 512 120 288 537600 29.5219 13.3939 99.6757 418.77 561.578 561.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 340 0.000128 4096 110 5984 20608 86.4638 28.3867 599.761 837.404 1552.17 1552.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 430 0.000256 2048 120 2496 32704 14.3506 7.0377 196.827 212.299 430.652 430.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 540 0.000256 2048 210 896 24192 15.1549 7.0408 54.9866 209.545 286.855 286.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1540 6.4e-05 512 230 1728 283136 12.9892 6.72784 299.989 209.46 529.368 529.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 450 0.000512 4096 80 4608 25648 6.6152 429.076 209.611 645.343 645.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1490 0.000256 4096 160 4736 73192 13.9892 1261.5 419.388 1694.92 1694.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1650 0.000128 1024 320 704 138432 11.0287 6.84442 117.704 209.543 345.249 345.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1790 0.000256 512 80 192 76160 1.71043 6.74022 52.5456 61.0396 61.0947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1910 0.001024 2048 50 64 18928 1.3711 2.25683 52.4838 56.1542 56.2116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 3.2e-05 512 120 288 537600 29.4584 13.3782 64.7205 418.429 526.207 526.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 340 0.000128 4096 110 5984 19712 86.6625 28.373 367.23 836.945 1319.37 1319.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 430 0.000256 2048 120 2496 32256 14.3681 7.05126 124.787 212.217 358.558 358.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 540 0.000256 2048 210 896 24192 15.0998 7.0407 36.412 209.506 268.19 268.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1540 6.4e-05 512 230 1728 283136 12.95 9.01616 193.65 209.3 425.121 425.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 450 0.000512 4096 80 4608 25536 6.6089 274.968 209.203 490.824 490.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1490 0.000256 4096 160 4736 73136 14.0012 806.374 419.955 1240.37 1240.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1650 0.000128 1024 320 704 137984 11.0069 7.46701 75.5887 209.364 303.557 303.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1790 0.000256 512 80 192 76048 1.71213 4.42573 52.463 58.6428 58.6995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1910 0.001024 2048 50 64 18816 1.36141 1.54701 52.2875 55.2389 55.2963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1020 3.2e-05 512 120 288 537600 29.5003 13.3914 63.5906 418.46 525.16 525.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 340 0.000128 4096 110 5984 18816 87.255 28.3959 287.008 837.244 1240.06 1240.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 430 0.000256 2048 120 2496 32256 14.4321 7.10246 102.62 212.386 336.668 336.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 540 0.000256 2048 210 896 24192 15.2081 7.07814 94.992 209.753 327.162 327.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1540 6.4e-05 512 230 1728 279552 13.2113 8.58054 157.744 209.342 389.058 389.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 450 0.000512 4096 80 4608 25536 6.61709 225.493 209.422 441.575 441.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1490 0.000256 4096 160 4736 73080 13.9919 662.881 419.068 1095.99 1096.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1650 0.000128 1024 320 704 138432 11.0378 6.84154 62.8509 209.425 290.279 290.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1790 0.000256 512 80 192 75936 1.70861 11.6494 52.4333 65.8352 65.8903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1910 0.001024 2048 50 64 18816 1.36806 1.49632 52.4365 55.3418 55.3984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 3.2e-05 512 120 288 536576 29.4488 13.3403 101.241 418.016 562.266 562.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 340 0.000128 4096 110 5984 20480 86.0996 28.3112 595.214 835.896 1545.69 1545.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 430 0.000256 2048 120 2496 32768 14.2653 7.01366 197.365 211.706 430.493 430.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 540 0.000256 2048 210 896 24064 15.0699 7.02054 55.4026 209.183 286.809 286.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1540 6.4e-05 512 230 1728 282624 12.9252 6.70595 290.432 209.086 519.354 519.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 450 0.000512 4096 80 4608 25664 6.61891 431.735 209.696 648.094 648.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1490 0.000256 4096 160 4736 73152 13.9835 1219.52 419.134 1652.68 1652.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1650 0.000128 1024 320 704 138752 11.0125 6.83194 119.526 209.78 347.281 347.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1790 0.000256 512 80 192 76096 1.71357 6.82474 52.5001 61.0792 61.1369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1910 0.001024 2048 50 64 18944 1.37126 2.37853 52.536 56.3285 56.3846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 3.2e-05 512 120 288 532480 29.7126 13.3397 68.8935 418.096 530.263 530.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 340 0.000128 4096 110 5984 20480 86.0694 28.3227 398.002 836.341 1348.9 1349.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 430 0.000256 2048 120 2496 32768 14.2814 7.05891 131.543 212.008 365.026 365.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 540 0.000256 2048 210 896 23552 15.125 7.04717 37.1892 209.473 268.964 269.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1540 6.4e-05 512 230 1728 282624 12.9448 6.70694 187.449 209.14 416.448 416.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 450 0.000512 4096 80 4608 25600 6.62336 289.662 214.296 510.629 510.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1490 0.000256 4096 160 4736 73088 13.9817 778.967 419.249 1212.25 1212.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1650 0.000128 1024 320 704 138240 10.9777 6.83254 80.8437 209.217 307.995 308.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1790 0.000256 512 80 192 76032 1.71008 4.75501 52.5075 59.014 59.0705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1910 0.001024 2048 50 64 18816 1.36397 1.8391 52.371 55.6166 55.6728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 3.2e-05 512 120 288 528384 29.0398 13.1465 57.1954 412.634 512.236 512.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 340 0.000128 4096 110 5984 18432 85.6933 28.2321 298.124 825.753 1237.97 1238.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 430 0.000256 2048 120 2496 30720 14.2533 6.94426 104.148 207.806 333.291 333.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 540 0.000256 2048 210 896 23040 14.9629 6.95091 30.9572 206.806 259.806 259.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1540 6.4e-05 512 230 1728 276480 12.8924 6.61507 154.098 206.432 380.249 380.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 450 0.000512 4096 80 4608 25536 6.62528 241.074 209.779 457.522 457.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1490 0.000256 4096 160 4736 72960 13.9756 652.477 418.84 1085.34 1085.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1650 0.000128 1024 320 704 136704 11.0018 6.82986 67.2354 208.63 293.83 293.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1790 0.000256 512 80 192 75840 1.70701 3.96288 52.4204 58.133 58.1906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1910 0.001024 2048 50 64 18816 1.37139 1.43206 52.5514 55.3973 55.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 3.2e-05 512 120 288 534528 29.4795 13.3571 142.748 417.407 603.213 603.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 340 0.000128 4096 110 5984 19584 86.5272 28.3758 822.767 834.779 1772.61 1772.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 430 0.000256 2048 120 2496 32256 14.3308 7.02643 280.996 210.413 512.903 513.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 540 0.000256 2048 210 896 23616 15.1284 7.03408 77.1819 208.919 308.391 308.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1540 6.4e-05 512 230 1728 283392 12.891 6.71635 432.181 208.78 660.773 660.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 450 0.000512 4096 80 4608 25632 6.61258 619.524 209.447 835.628 835.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1490 0.000256 4096 160 4736 73152 13.9891 1816.88 418.942 2249.86 2249.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1650 0.000128 1024 320 704 138816 11.0232 6.84246 169.295 209.582 396.875 396.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1790 0.000256 512 80 192 76104 1.71146 9.69318 52.4802 63.9284 63.9884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1910 0.001024 2048 50 64 18936 1.37011 3.32355 53.2607 57.9954 58.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 3.2e-05 512 120 288 525312 29.5838 13.2137 90.6989 414.376 548.089 548.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 340 0.000128 4096 110 5984 18432 86.0714 28.3095 494.42 828.981 1437.94 1438.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 430 0.000256 2048 120 2496 31104 14.2868 6.96477 171.085 208.209 400.681 400.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 540 0.000256 2048 210 896 23040 15.0246 6.96518 48.1583 207.559 277.84 277.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1540 6.4e-05 512 230 1728 281088 12.776 6.65805 279.359 207.288 506.287 506.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 450 0.000512 4096 80 4608 25488 6.6048 395.033 209.058 610.741 610.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1490 0.000256 4096 160 4736 73008 13.9995 1162.7 418.545 1595.3 1595.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1650 0.000128 1024 320 704 138240 10.9724 6.90509 106.934 208.906 333.849 333.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1790 0.000256 512 80 192 76032 1.71213 6.27766 52.4795 60.5118 60.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1910 0.001024 2048 50 64 18864 1.37216 2.08442 52.5033 56.0033 56.0616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 3.2e-05 512 120 288 525312 30.2179 13.3622 74.8699 417.467 536.138 536.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 340 0.000128 4096 110 5984 17280 87.4425 28.3811 379.944 835.443 1331.37 1331.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 430 0.000256 2048 120 2496 31104 14.4934 7.07981 141.543 211.686 374.936 375.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 540 0.000256 2048 210 896 22464 15.3109 7.03318 38.8273 209.272 270.573 270.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1540 6.4e-05 512 230 1728 283392 12.9047 6.71757 232.9 208.854 461.578 461.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 450 0.000512 4096 80 4608 25488 6.61792 322.888 209.414 538.964 539.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1490 0.000256 4096 160 4736 73008 13.9772 950.72 418.889 1383.63 1383.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1650 0.000128 1024 320 704 138240 11.0143 6.84253 89.4906 209.039 316.514 316.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1790 0.000256 512 80 192 75816 1.70803 5.21011 52.376 59.337 59.3928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1910 0.001024 2048 50 64 18792 1.36794 1.90259 52.4972 55.8111 55.8662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 3.2e-05 512 120 288 537600 29.4799 13.3878 135.125 419.396 597.607 597.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 340 0.000128 4096 110 5984 20480 86.3295 28.3894 805.873 838.762 1759.51 1759.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 430 0.000256 2048 120 2496 32000 14.254 7.02038 259.48 210.932 491.821 491.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 540 0.000256 2048 210 896 23680 15.0217 7.01235 72.1417 208.203 302.506 302.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1540 6.4e-05 512 230 1728 284160 12.9407 6.72362 408.247 209.774 637.883 638.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 450 0.000512 4096 80 4608 25600 6.61562 579.112 209.443 795.216 795.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1490 0.000256 4096 160 4736 73120 13.9848 1705.32 419.064 2138.41 2138.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1650 0.000128 1024 320 704 138880 10.9991 6.83501 159.462 209.865 387.286 387.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1790 0.000256 512 80 192 76080 1.71117 9.1407 52.502 63.3955 63.4519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1910 0.001024 2048 50 64 18880 1.36806 3.0032 52.4104 56.8241 56.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 3.2e-05 512 120 288 532480 29.8084 13.3691 90.0882 419.456 552.939 553.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 340 0.000128 4096 110 5984 17920 85.6358 28.2132 477.462 825.46 1416.93 1417.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 430 0.000256 2048 120 2496 30720 14.2265 6.9367 168.413 207.952 397.66 397.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 540 0.000256 2048 210 896 23040 14.92 6.93616 47.4777 206.697 276.159 276.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1540 6.4e-05 512 230 1728 281600 13.0735 6.70925 270.193 209.83 500.007 500.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 450 0.000512 4096 80 4608 25440 6.59846 389.732 209.015 605.388 605.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1490 0.000256 4096 160 4736 72960 13.979 1149.76 418.632 1582.42 1582.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1650 0.000128 1024 320 704 136960 10.9473 6.81984 104.908 208.192 330.998 331.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1790 0.000256 512 80 192 76000 1.70976 6.12352 52.5017 60.3761 60.4325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1910 0.001024 2048 50 64 18720 1.36035 2.32653 52.1927 55.9217 55.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 3.2e-05 512 120 288 522240 29.5449 13.1584 74.3568 412.291 529.565 529.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 340 0.000128 4096 110 5984 15360 86.7697 28.2541 341.236 825.051 1281.47 1281.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 430 0.000256 2048 120 2496 30720 14.2744 6.94371 140.445 207.993 369.789 369.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 540 0.000256 2048 210 896 23040 14.9544 6.93677 39.8434 206.704 268.573 268.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1540 6.4e-05 512 230 1728 276480 12.9018 6.62893 224.113 206.245 450.089 450.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 450 0.000512 4096 80 4608 25440 6.61059 327.268 209.246 543.169 543.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1490 0.000256 4096 160 4736 72960 13.9808 966.382 418.646 1399.05 1399.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1650 0.000128 1024 320 704 138240 10.9659 6.83683 89.5189 208.954 316.405 316.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1790 0.000256 512 80 192 75840 1.71213 5.14944 52.3965 59.3015 59.3582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1910 0.001024 2048 50 64 18720 1.3624 2.15885 52.3588 55.9214 55.9779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 3.2e-05 512 120 288 534528 29.1818 13.2931 126.647 416.417 585.757 585.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 340 0.000128 4096 110 5984 19968 85.9055 28.2916 741.895 832.859 1689.12 1689.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 430 0.000256 2048 120 2496 32256 14.2518 6.98422 248.107 210.575 480.055 480.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 540 0.000256 2048 210 896 23808 15.0229 6.99523 68.9925 208.462 299.597 299.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1540 6.4e-05 512 230 1728 282624 12.7961 6.68214 386.724 208.291 614.694 614.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 450 0.000512 4096 80 4608 25632 6.62666 546.971 209.581 763.225 763.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1490 0.000256 4096 160 4736 73152 13.9937 1611.14 419.149 2044.33 2044.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1650 0.000128 1024 320 704 138240 10.9911 6.83213 150.126 209.365 377.44 377.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1790 0.000256 512 80 192 76032 1.71251 8.59533 52.4548 62.805 62.8604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1910 0.001024 2048 50 64 18912 1.36986 2.92854 52.5075 56.8498 56.9057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 3.2e-05 512 120 288 528384 29.0573 13.1469 82.5105 412.641 537.571 537.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 340 0.000128 4096 110 5984 18432 85.6711 28.2295 447.579 825.693 1387.33 1387.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 430 0.000256 2048 120 2496 30720 14.2578 6.93043 154.73 208.268 384.321 384.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 540 0.000256 2048 210 896 23040 14.9572 6.92173 44.1132 206.802 272.919 273.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1540 6.4e-05 512 230 1728 276480 12.8812 6.61888 248.059 206.438 474.195 474.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 450 0.000512 4096 80 4608 25536 6.62195 356.77 209.727 573.17 573.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1490 0.000256 4096 160 4736 72960 13.9756 1047.53 418.848 1480.4 1480.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1650 0.000128 1024 320 704 136704 11.0022 6.82803 96.9328 208.682 323.574 323.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1790 0.000256 512 80 192 75840 1.71062 5.63818 52.4217 59.8152 59.8709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1910 0.001024 2048 50 64 18816 1.37066 1.9199 52.9797 56.3143 56.3713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 3.2e-05 512 120 288 516096 29.2651 13.0499 70.1014 408.632 521.269 521.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 340 0.000128 4096 110 5984 13824 86.4177 28.1682 294.601 818.067 1227.42 1227.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 430 0.000256 2048 120 2496 29952 14.1816 6.89194 131.402 205.49 358.102 358.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 540 0.000256 2048 210 896 20736 15.0247 6.90182 35.3546 205.022 262.429 262.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1540 6.4e-05 512 230 1728 276480 12.6132 6.57315 213.026 204.46 436.873 437.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 450 0.000512 4096 80 4608 25344 6.60243 307.062 209.242 522.95 523.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1490 0.000256 4096 160 4736 72864 13.9789 904.995 418.891 1337.91 1337.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1650 0.000128 1024 320 704 135936 10.9491 6.81165 83.6151 207.741 309.245 309.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1790 0.000256 512 80 192 75744 1.70803 4.97254 52.4329 59.1553 59.2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1910 0.001024 2048 50 64 18720 1.36806 1.65872 52.5476 55.6161 55.6749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 3.2e-05 512 120 288 531200 29.5953 13.3387 125.117 416.427 584.7 584.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 340 0.000128 4096 110 5984 19200 86.5512 28.3904 704.757 832.875 1652.73 1652.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 430 0.000256 2048 120 2496 32000 14.3606 7.03578 243.036 210.63 475.196 475.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 540 0.000256 2048 210 896 23200 15.1925 7.0569 66.4524 208.476 297.308 297.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1540 6.4e-05 512 230 1728 281600 12.9464 6.70394 377.854 208.302 606.008 606.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 450 0.000512 4096 80 4608 25600 6.61869 539.791 209.345 755.804 755.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1490 0.000256 4096 160 4736 73100 13.9878 1585.86 418.74 2018.63 2018.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1650 0.000128 1024 320 704 138400 11.0677 6.84598 147.578 209.414 375.037 375.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1790 0.000256 512 80 192 76100 1.71174 8.53606 52.4784 62.7689 62.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1910 0.001024 2048 50 64 18900 1.37421 2.99821 52.4676 56.8821 56.9369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 3.2e-05 512 120 288 524800 29.3858 13.1722 85.9554 412.698 541.443 541.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 340 0.000128 4096 110 5984 16000 86.8289 28.2663 410.144 825.831 1351.23 1351.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 430 0.000256 2048 120 2496 30400 14.3408 6.96934 160.078 208.135 389.661 389.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 540 0.000256 2048 210 896 22400 15.0656 6.948 44.8474 206.849 273.84 273.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1540 6.4e-05 512 230 1728 275200 13.0036 6.62992 258.088 206.469 484.395 484.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 450 0.000512 4096 80 4608 25400 6.59654 375.151 209.252 591.043 591.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1490 0.000256 4096 160 4736 73000 13.985 1108.04 419.146 1541.22 1541.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1650 0.000128 1024 320 704 137600 11.0088 6.84275 101.773 208.721 328.481 328.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1790 0.000256 512 80 192 76000 1.71254 5.94125 52.5373 60.2346 60.2906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1910 0.001024 2048 50 64 18800 1.37149 2.05795 52.5249 55.9969 56.0522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1020 3.2e-05 512 120 288 518400 30.0047 13.1789 71.0263 412.345 526.77 526.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 340 0.000128 4096 110 5984 14400 87.5517 28.3054 308.445 825.535 1250 1250.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 430 0.000256 2048 120 2496 31200 14.2956 6.95936 137.95 208.269 367.608 367.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 540 0.000256 2048 210 896 21600 15.2064 7.00826 37.0298 206.907 266.281 266.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1540 6.4e-05 512 230 1728 278400 12.8492 6.64605 217.375 206.322 443.398 443.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 450 0.000512 4096 80 4608 25200 6.56282 307.95 208.323 522.881 522.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1490 0.000256 4096 160 4736 72900 13.9927 916.347 419.291 1349.68 1349.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1650 0.000128 1024 320 704 134400 10.9966 6.82186 83.4974 206.561 308.006 308.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1790 0.000256 512 80 192 75900 1.70986 4.99059 52.4862 59.2307 59.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1910 0.001024 2048 50 64 18600 1.35862 1.8249 52.21 55.4364 55.4933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 3.2e-05 512 120 288 537600 29.4455 13.3788 122.026 418.409 583.482 583.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 340 0.000128 4096 110 5984 19712 86.6536 28.3664 702.554 836.915 1654.65 1654.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 430 0.000256 2048 120 2496 32256 14.3737 7.03968 236.575 212.063 470.188 470.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 540 0.000256 2048 210 896 24192 15.0985 7.04512 67.2312 209.502 299.007 299.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1540 6.4e-05 512 230 1728 283136 12.9534 6.72035 367.907 209.307 597.092 597.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 450 0.000512 4096 80 4608 25536 6.61616 524.995 209.116 740.768 740.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1490 0.000256 4096 160 4736 73136 13.9939 1553.67 419.074 1986.78 1986.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1650 0.000128 1024 320 704 137984 11.0239 6.83942 143.504 209.349 370.84 370.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1790 0.000256 512 80 192 76048 1.71072 8.29155 52.4613 62.5059 62.5603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1910 0.001024 2048 50 64 18816 1.36413 2.74432 52.2847 56.4373 56.4933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 3.2e-05 512 120 288 530432 29.0346 13.181 84.1348 413.677 540.244 540.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 340 0.000128 4096 110 5984 17920 85.9774 28.2604 445.716 827.895 1388.01 1388.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 430 0.000256 2048 120 2496 30464 14.3253 6.95011 156.686 208.986 387.078 387.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 540 0.000256 2048 210 896 23296 14.9716 6.94682 45.5838 207.395 275.023 275.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1540 6.4e-05 512 230 1728 279552 12.8008 6.64371 254.703 206.964 481.316 481.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 450 0.000512 4096 80 4608 25312 6.57408 364.149 208.509 579.278 579.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1490 0.000256 4096 160 4736 73024 13.9922 1082.08 418.996 1515.11 1515.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1650 0.000128 1024 320 704 137984 11.0103 6.83213 99.9897 209.49 327.451 327.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1790 0.000256 512 80 192 75936 1.71165 5.73274 52.4655 59.9513 60.0064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1910 0.001024 2048 50 64 18592 1.35424 2.25968 51.9803 55.6364 55.6933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1020 3.2e-05 512 120 288 537600 29.4726 13.3735 71.0324 418.812 532.915 533.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 340 0.000128 4096 110 5984 16128 87.7486 28.3743 336.046 838.634 1290.97 1291.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 430 0.000256 2048 120 2496 29568 14.0317 6.85661 126.146 204.741 351.917 352.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 540 0.000256 2048 210 896 21504 14.786 6.82666 35.9782 203.016 260.737 260.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1540 6.4e-05 512 230 1728 279552 13.1876 6.72608 210.886 209.571 440.578 440.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 450 0.000512 4096 80 4608 25200 6.57862 297.134 208.649 512.409 512.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1490 0.000256 4096 160 4736 72912 13.9878 884.728 419.261 1318.02 1318.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1650 0.000128 1024 320 704 137088 11.095 6.84352 82.5628 209.849 310.53 311.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1790 0.000256 512 80 192 75600 1.70598 4.72474 52.3438 58.8164 58.8762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1910 0.001024 2048 50 64 18480 1.35555 1.8944 52.0136 55.307 55.3656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 3.2e-05 512 120 288 537600 29.2537 13.3611 118.939 417.735 579.51 579.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 340 0.000128 4096 110 5984 19200 86.7128 28.3688 676.773 835.599 1627.62 1627.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 430 0.000256 2048 120 2496 32640 14.3068 7.02794 234.298 211.528 467.296 467.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 540 0.000256 2048 210 896 24000 15.1266 7.01942 65.2108 209.186 296.672 296.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1540 6.4e-05 512 230 1728 280320 13.0845 6.71834 352.318 208.969 581.294 581.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 450 0.000512 4096 80 4608 25560 6.61094 517.898 209.605 734.161 734.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1490 0.000256 4096 160 4736 73080 13.9823 1529.23 419.16 1962.42 1962.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1650 0.000128 1024 320 704 138240 11.001 6.84419 140.558 209.019 367.548 367.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1790 0.000256 512 80 192 76080 1.71142 8.18058 52.5317 62.4652 62.5245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1910 0.001024 2048 50 64 18840 1.36474 2.84566 52.4146 56.6684 56.7247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 3.2e-05 512 120 288 522240 29.5197 13.1576 83.4302 412.626 538.953 539.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 340 0.000128 4096 110 5984 15360 86.7282 28.2524 386.557 825.863 1327.56 1327.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 430 0.000256 2048 120 2496 30720 14.2719 6.93478 159.584 208.192 389.117 389.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 540 0.000256 2048 210 896 23040 14.9472 6.94317 45.5201 206.902 274.444 274.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1540 6.4e-05 512 230 1728 276480 12.8932 6.62528 252.316 206.444 478.481 478.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 450 0.000512 4096 80 4608 25440 6.61315 366.264 209.439 582.361 582.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1490 0.000256 4096 160 4736 72960 13.9828 1079.31 419.055 1512.4 1512.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1650 0.000128 1024 320 704 138240 10.9851 6.84205 101.49 209.226 328.673 328.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1790 0.000256 512 80 192 75840 1.71187 5.73907 52.4472 59.9408 59.9968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1910 0.001024 2048 50 64 18720 1.36192 2.38182 52.4102 56.1955 56.2523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 3.2e-05 512 120 288 529920 29.8715 13.3693 70.6751 417.852 532.002 532.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 340 0.000128 4096 110 5984 17280 87.501 28.398 364.192 836.996 1317.25 1317.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 430 0.000256 2048 120 2496 31680 14.4898 7.08813 136.705 212.293 370.712 370.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 540 0.000256 2048 210 896 23040 15.276 7.06 38.8291 209.805 271.099 271.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1540 6.4e-05 512 230 1728 276480 13.301 6.72112 210.6 209.104 439.922 440.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 450 0.000512 4096 80 4608 25200 6.5751 301.001 208.799 516.416 516.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1490 0.000256 4096 160 4736 72720 13.9737 897.212 418.395 1329.63 1329.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1650 0.000128 1024 320 704 138240 11.0411 6.85056 83.8015 209.315 311.136 311.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1790 0.000256 512 80 192 75600 1.70602 4.86605 52.3652 58.9808 59.0372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1910 0.001024 2048 50 64 18360 1.34758 2.05594 51.7651 55.21 55.2656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 3.2e-05 512 120 288 532480 29.6878 13.3527 119.333 418.036 580.63 580.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 340 0.000128 4096 110 5984 20480 86.0571 28.3339 720.691 836.23 1671.48 1671.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 430 0.000256 2048 120 2496 32768 14.2836 7.02259 238.29 210.717 470.454 470.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 540 0.000256 2048 210 896 23552 15.1262 7.08307 64.4234 209.35 296.106 296.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1540 6.4e-05 512 230 1728 282624 12.9164 6.71005 362.201 209.122 591.155 591.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 450 0.000512 4096 80 4608 25600 6.6233 517.606 209.696 733.971 734.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1490 0.000256 4096 160 4736 73088 13.9899 1521.67 419.208 1954.91 1954.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1650 0.000128 1024 320 704 138240 10.9798 6.82864 141.772 209.176 368.889 369.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1790 0.000256 512 80 192 76032 1.71552 8.16083 52.5076 62.4267 62.4838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1910 0.001024 2048 50 64 18816 1.36992 3.06176 52.3674 56.8436 56.8996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 3.2e-05 512 120 288 524288 30.2604 13.3496 80.5156 418.221 542.563 542.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 340 0.000128 4096 110 5984 20480 86.1108 28.3219 490.301 837.109 1442.01 1442.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 430 0.000256 2048 120 2496 32768 14.3036 7.09744 161.937 211.182 394.661 394.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 540 0.000256 2048 210 896 22528 15.2703 7.03565 42.6064 209.742 274.792 274.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1540 6.4e-05 512 230 1728 278528 13.1769 6.70848 243.669 209.25 473.011 473.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 450 0.000512 4096 80 4608 25344 6.60685 346.595 209.06 562.305 562.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1490 0.000256 4096 160 4736 72960 13.9899 1026.4 419.235 1459.67 1459.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1650 0.000128 1024 320 704 137216 11.0353 6.83037 95.4427 209.452 322.898 323.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1790 0.000256 512 80 192 75776 1.7111 5.60742 52.4278 59.786 59.8441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1910 0.001024 2048 50 64 18688 1.36509 2.33574 52.3772 56.1176 56.1766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 3.2e-05 512 120 288 516096 30.0018 13.1523 70.9497 412.386 526.721 526.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 340 0.000128 4096 110 5984 18432 85.7158 28.2167 402.279 825.943 1342.32 1342.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 430 0.000256 2048 120 2496 30720 14.2975 6.94557 137.595 208.52 367.489 367.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 540 0.000256 2048 210 896 21504 15.1669 6.94886 37.1946 207.119 266.557 266.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1540 6.4e-05 512 230 1728 270336 13.2591 6.62246 212.405 206.365 438.854 438.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 450 0.000512 4096 80 4608 25344 6.62179 318.685 209.534 534.886 534.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1490 0.000256 4096 160 4736 72576 13.9634 938.376 417.415 1369.8 1369.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1650 0.000128 1024 320 704 135168 10.9058 6.80742 84.9803 206.606 309.426 309.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1790 0.000256 512 80 192 75648 1.70755 5.05216 52.3711 59.172 59.2273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1910 0.001024 2048 50 64 18432 1.35386 2.17293 51.9769 55.5469 55.6032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1020 3.2e-05 512 120 280 536576 29.5116 13.3696 99.5389 419.456 562.101 562.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 340 0.000128 4096 110 6000 19968 86.3816 28.3484 542.737 838.668 1496.3 1496.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 430 0.000256 2048 120 2480 33280 14.2631 7.08474 186.184 212.875 420.545 420.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 540 0.000256 2048 210 920 24576 15.106 7.10061 92.6838 209.836 324.856 324.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1540 6.4e-05 512 230 1720 284672 12.8901 6.72154 281.572 209.794 511.162 511.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 450 0.000512 4096 80 4600 25728 6.62458 401.525 209.799 617.991 618.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1490 0.000256 4096 160 4720 73248 13.9912 1175.68 419.492 1609.21 1609.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1650 0.000128 1024 320 720 139008 10.9762 6.83178 112.399 209.849 340.185 340.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1790 0.000256 512 80 200 76096 1.71213 11.5952 52.5475 65.8954 65.9544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1910 0.001024 2048 50 80 18816 1.36899 4.61677 52.474 58.5033 58.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1020 3.2e-05 512 120 280 532480 29.6721 13.3462 72.3948 417.697 533.328 533.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 340 0.000128 4096 110 6000 19456 86.3995 28.3245 339.427 835.273 1289.58 1289.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 430 0.000256 2048 120 2480 32768 14.2588 7.0143 118.387 212.338 352.129 352.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 540 0.000256 2048 210 920 24064 15.0745 7.02464 86.8167 209.029 318.071 318.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1540 6.4e-05 512 230 1720 282624 12.9296 6.70365 180.521 208.927 409.267 409.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 450 0.000512 4096 80 4600 25664 6.62262 256.922 209.497 473.087 473.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1490 0.000256 4096 160 4720 73216 13.9889 752.702 419.149 1185.88 1185.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1650 0.000128 1024 320 720 138752 11.003 6.82928 72.6964 209.63 300.285 300.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1790 0.000256 512 80 200 76032 1.71008 11.6017 52.4724 65.826 65.8833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1910 0.001024 2048 50 80 18752 1.36496 4.57459 52.3342 58.3154 58.3716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1020 3.2e-05 512 120 280 535040 29.7169 13.4001 106.684 419.067 569.086 569.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 340 0.000128 4096 110 6000 19840 86.7308 28.3976 615.961 838 1569.25 1569.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 430 0.000256 2048 120 2480 33280 14.3174 7.05181 213.342 212.737 447.579 447.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 540 0.000256 2048 210 920 24640 15.1629 7.05946 106.042 209.655 338.048 338.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1540 6.4e-05 512 230 1720 284160 12.9802 6.72694 316.604 209.608 546.107 546.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 450 0.000512 4096 80 4600 25720 6.62285 458.247 209.596 674.511 674.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1490 0.000256 4096 160 4720 73240 13.9837 1342.55 419.176 1775.76 1775.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1650 0.000128 1024 320 720 138880 11.04 6.8448 127.091 209.664 354.768 354.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1790 0.000256 512 80 200 76080 1.70992 12.8899 52.4906 67.1353 67.1908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1910 0.001024 2048 50 80 18800 1.37008 3.00032 52.4021 56.8148 56.8718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1020 3.2e-05 512 120 280 532480 29.8711 13.3878 74.1451 419.145 536.781 536.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 340 0.000128 4096 110 6000 19200 86.814 28.3744 378.714 838.26 1332.32 1332.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 430 0.000256 2048 120 2480 32640 14.2222 6.98125 133.803 211.738 366.871 366.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 540 0.000256 2048 210 920 23680 15.0691 6.9776 99.8645 208.077 330.119 330.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1540 6.4e-05 512 230 1720 284160 12.9574 6.72016 205.361 209.658 434.879 435.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 450 0.000512 4096 80 4600 25680 6.62528 291.06 209.635 507.365 507.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1490 0.000256 4096 160 4720 73200 13.9865 850.487 419.224 1283.74 1283.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1650 0.000128 1024 320 720 138880 11.0083 6.84666 81.5572 209.688 309.228 309.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1790 0.000256 512 80 200 76000 1.71222 13.0502 52.4716 67.2774 67.3331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1910 0.001024 2048 50 80 18720 1.3649 1.99818 52.3019 55.7062 55.7629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1020 3.2e-05 512 120 280 529920 29.8592 13.3714 70.7415 417.305 531.499 531.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 340 0.000128 4096 110 6000 19200 86.7291 28.3742 310.73 834.738 1260.73 1260.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 430 0.000256 2048 120 2480 32640 14.3204 7.02691 109.196 211.64 342.309 342.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 540 0.000256 2048 210 920 24000 15.1647 7.05562 103.917 208.97 335.238 335.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1540 6.4e-05 512 230 1720 280320 13.0876 6.71843 166.38 208.749 395.124 395.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 450 0.000512 4096 80 4600 25560 6.61485 236.657 209.136 452.452 452.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1490 0.000256 4096 160 4720 73080 13.9858 693.252 418.572 1125.86 1125.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1650 0.000128 1024 320 720 138240 11.0054 6.84429 66.5653 208.803 293.343 293.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1790 0.000256 512 80 200 75960 1.71165 13.0003 52.453 67.2066 67.2631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1910 0.001024 2048 50 80 18720 1.36518 5.03891 52.3931 58.8398 58.8946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 3.2e-05 512 120 280 534528 29.6334 13.3796 92.8724 418.675 554.774 554.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 340 0.000128 4096 110 6000 19200 86.944 28.362 547.747 837.401 1500.61 1500.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 430 0.000256 2048 120 2480 33024 14.2645 7.0697 193.664 211.374 426.505 426.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 540 0.000256 2048 210 920 24192 15.0926 7.03587 54.1716 209.476 285.903 286.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1540 6.4e-05 512 230 1720 284160 12.9124 6.72154 293.826 209.402 523.065 523.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 450 0.000512 4096 80 4600 25680 6.61667 419.34 209.566 635.569 635.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1490 0.000256 4096 160 4720 73200 13.9909 1232.96 419.223 1666.22 1666.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1650 0.000128 1024 320 720 138624 10.9875 6.84595 116.064 209.409 343.434 343.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1790 0.000256 512 80 200 76080 1.7087 6.8608 52.5308 61.1433 61.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1910 0.001024 2048 50 80 18816 1.37283 2.82387 52.5008 56.7406 56.7977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1020 3.2e-05 512 120 280 528384 29.6488 13.2998 61.078 416.322 520.573 520.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 340 0.000128 4096 110 6000 18432 86.5595 28.2993 345.038 832.683 1292.74 1292.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 430 0.000256 2048 120 2480 32256 14.2446 6.98605 124.628 210.905 356.898 357.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 540 0.000256 2048 210 920 23808 15.046 6.99802 35.6577 208.421 266.248 266.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1540 6.4e-05 512 230 1720 282624 12.8115 6.7031 191.524 208.252 419.476 419.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 450 0.000512 4096 80 4600 25632 6.61533 274.479 209.502 490.641 490.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1490 0.000256 4096 160 4720 73152 13.9779 804.385 418.968 1237.38 1237.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1650 0.000128 1024 320 720 138240 10.9894 6.82829 76.3958 209.325 303.666 303.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1790 0.000256 512 80 200 76032 1.70864 11.6365 52.4916 65.8797 65.9358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1910 0.001024 2048 50 80 18720 1.36493 1.89293 52.3288 55.6288 55.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1020 3.2e-05 512 120 280 525312 29.592 13.2224 58.9224 414.714 516.67 516.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 340 0.000128 4096 110 6000 16128 86.9287 28.3206 245.605 829.66 1190.67 1190.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 430 0.000256 2048 120 2480 32256 14.193 7.00221 102.608 209.811 333.746 333.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 540 0.000256 2048 210 920 23040 15.0879 7.02262 86.4656 207.734 316.444 316.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1540 6.4e-05 512 230 1720 281088 12.7825 6.656 158.857 207.459 385.944 386.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 450 0.000512 4096 80 4600 25488 6.5993 224.721 209.118 440.483 440.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1490 0.000256 4096 160 4720 73008 13.9794 659.565 423.579 1097.17 1097.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1650 0.000128 1024 320 720 138240 10.9581 6.83552 63.2813 217.217 298.42 298.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1790 0.000256 512 80 200 75888 1.71213 11.611 52.4825 65.8485 65.9046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1910 0.001024 2048 50 80 18720 1.36806 1.58925 52.511 55.5097 55.5663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 3.2e-05 512 120 280 534016 29.7302 13.3893 133.824 418.334 595.501 595.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 340 0.000128 4096 110 6000 19712 86.8572 28.3863 799.96 836.538 1751.9 1752.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 430 0.000256 2048 120 2480 33152 14.3056 7.09222 277.767 212.068 511.366 511.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 540 0.000256 2048 210 920 24192 15.1404 7.03859 77.7396 209.328 309.38 309.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1540 6.4e-05 512 230 1720 283136 12.9811 6.73178 413.323 209.236 642.473 642.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 450 0.000512 4096 80 4600 25704 6.62387 594.869 209.575 811.113 811.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1490 0.000256 4096 160 4720 73192 13.9797 1744.71 418.889 2177.63 2177.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1650 0.000128 1024 320 720 138432 11.0281 6.84237 170.254 209.251 397.504 397.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1790 0.000256 512 80 200 76048 1.70867 9.7944 52.4741 64.0225 64.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1910 0.001024 2048 50 80 18816 1.37517 3.92602 52.4839 57.8292 57.8826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 3.2e-05 512 120 280 530432 29.9612 13.3774 85.8289 418.426 547.813 547.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 340 0.000128 4096 110 6000 19712 86.6517 28.3498 505.852 836.943 1457.96 1458.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 430 0.000256 2048 120 2480 33152 14.2701 7.03667 176.374 212.279 410.092 410.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 540 0.000256 2048 210 920 24192 15.1041 7.04106 49.3141 209.506 281.091 281.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1540 6.4e-05 512 230 1720 283136 12.9553 6.72403 266.869 209.299 496.05 496.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 450 0.000512 4096 80 4600 25648 6.62275 376.338 209.596 592.6 592.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1490 0.000256 4096 160 4720 73136 13.9827 1101.39 418.987 1534.41 1534.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1650 0.000128 1024 320 720 137984 11.022 6.8337 105.595 209.349 332.929 333.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1790 0.000256 512 80 200 75936 1.71008 6.20246 52.4451 60.401 60.4576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1910 0.001024 2048 50 80 18704 1.3625 2.45459 52.3401 56.198 56.2554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1020 3.2e-05 512 120 280 526848 30.2473 13.3969 70.355 418.437 532.648 532.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 340 0.000128 4096 110 6000 18816 87.2199 28.3964 391.531 837.212 1344.53 1344.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 430 0.000256 2048 120 2480 32256 14.4291 7.10563 139.435 211.404 372.51 372.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 540 0.000256 2048 210 920 24192 15.1616 7.06214 40.7431 209.649 272.743 272.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1540 6.4e-05 512 230 1720 279552 13.2161 6.74998 215.243 209.331 444.728 444.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 450 0.000512 4096 80 4600 25536 6.61094 305.481 209.286 521.423 521.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1490 0.000256 4096 160 4720 73080 13.9951 895.665 418.908 1328.61 1328.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1650 0.000128 1024 320 720 138432 11.0391 6.84365 86.8214 209.419 314.257 314.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1790 0.000256 512 80 200 75936 1.71094 5.20698 52.4777 59.4395 59.4965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1910 0.001024 2048 50 80 18648 1.36403 2.40413 52.3335 56.1461 56.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 3.2e-05 512 120 280 532480 29.6837 13.3459 125.025 417.699 585.971 586.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 340 0.000128 4096 110 6000 19456 86.3725 28.3176 736.319 835.29 1686.46 1686.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 430 0.000256 2048 120 2480 32768 14.2506 7.01091 255.484 211.61 488.49 488.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 540 0.000256 2048 210 920 24064 15.0653 7.01264 71.7702 209.028 303.005 303.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1540 6.4e-05 512 230 1720 282624 12.918 6.70755 386.402 208.918 615.144 615.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 450 0.000512 4096 80 4600 25664 6.61939 555.827 209.419 771.91 771.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1490 0.000256 4096 160 4720 73216 13.9919 1610.85 419.667 2044.56 2044.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1650 0.000128 1024 320 720 138752 10.9974 6.83709 157.844 209.625 385.432 385.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1790 0.000256 512 80 200 76032 1.70931 9.14774 52.4709 63.3693 63.4283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1910 0.001024 2048 50 80 18752 1.36602 3.74522 52.3346 57.486 57.5429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 3.2e-05 512 120 280 532480 29.6801 13.3482 81.475 421.833 546.557 546.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 340 0.000128 4096 110 6000 18432 86.8482 28.324 440.775 843.842 1399.95 1400.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 430 0.000256 2048 120 2480 32768 14.2794 7.02067 161.753 213.875 397.065 397.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 540 0.000256 2048 210 920 23552 15.1326 7.03488 45.5067 211.253 279.054 279.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1540 6.4e-05 512 230 1720 282624 12.9208 6.70298 240.356 211.014 471.197 471.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 450 0.000512 4096 80 4600 25600 6.6168 352.502 211.481 570.644 570.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1490 0.000256 4096 160 4720 73088 14.0038 981.051 422.851 1417.95 1418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1650 0.000128 1024 320 720 138240 10.9744 6.82803 99.9457 211.119 328.992 329.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1790 0.000256 512 80 200 75904 1.71008 5.95149 52.9431 60.6482 60.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1910 0.001024 2048 50 80 18688 1.36192 2.6271 52.8492 56.8784 56.9382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 3.2e-05 512 120 280 516096 29.974 13.1482 64.5349 412.297 520.171 520.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 340 0.000128 4096 110 6000 15360 86.6661 28.2276 300.825 825.008 1240.89 1241.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 430 0.000256 2048 120 2480 30720 14.2434 6.94678 124.189 207.068 352.583 352.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 540 0.000256 2048 210 920 23040 14.9458 6.94067 35.8251 206.63 264.472 264.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1540 6.4e-05 512 230 1720 276480 12.8829 6.61965 190.477 206.264 416.454 416.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 450 0.000512 4096 80 4600 25536 6.61571 286.747 209.435 502.843 502.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1490 0.000256 4096 160 4720 72960 13.984 810.295 418.41 1242.74 1242.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1650 0.000128 1024 320 720 136704 10.9996 6.82803 79.8597 208.439 306.255 306.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1790 0.000256 512 80 200 75840 1.70803 4.90496 52.4321 59.089 59.1474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1910 0.001024 2048 50 80 18624 1.3615 1.94355 52.3394 55.6871 55.7445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 3.2e-05 512 120 280 534528 29.4881 13.3625 130.097 417.273 590.443 590.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 340 0.000128 4096 110 6000 18432 87.0033 28.3904 717.378 834.498 1667.43 1667.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 430 0.000256 2048 120 2480 32832 14.2726 7.02032 262.882 211.351 495.662 495.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 540 0.000256 2048 210 920 24192 15.074 7.03078 73.5977 208.845 304.676 304.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1540 6.4e-05 512 230 1720 283392 12.8837 6.71488 403.302 208.712 631.814 631.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 450 0.000512 4096 80 4600 25632 6.62022 568.992 209.256 784.911 784.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1490 0.000256 4096 160 4720 73152 13.9928 1674.3 418.72 2107.06 2107.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1650 0.000128 1024 320 720 138816 11.029 6.90413 161.029 209.519 388.614 388.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1790 0.000256 512 80 200 76032 1.71213 9.41366 52.4696 63.6362 63.6911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1910 0.001024 2048 50 80 18792 1.37005 3.81744 52.4525 57.6829 57.7373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 3.2e-05 512 120 280 525312 29.5955 13.2138 83.4457 414.374 540.845 541.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 340 0.000128 4096 110 6000 16128 86.9129 28.3136 410.701 828.975 1355.07 1355.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 430 0.000256 2048 120 2480 32256 14.1927 7.03898 169.141 209.462 399.967 400.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 540 0.000256 2048 210 920 23040 15.0316 6.96118 46.3219 207.557 275.993 276.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1540 6.4e-05 512 230 1720 281088 12.7738 6.66058 259.798 207.285 486.72 486.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 450 0.000512 4096 80 4600 25488 6.60467 370.203 208.935 585.786 585.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1490 0.000256 4096 160 4720 73008 13.9776 1086.56 418.462 1519.04 1519.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1650 0.000128 1024 320 720 138240 10.9556 6.83139 103.931 208.906 330.75 330.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1790 0.000256 512 80 200 75888 1.70774 6.072 52.4366 60.2572 60.3156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1910 0.001024 2048 50 80 18720 1.36602 2.50899 52.4722 56.3911 56.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1020 3.2e-05 512 120 280 525312 30.2157 13.3592 72.9993 417.803 534.596 534.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 340 0.000128 4096 110 6000 17280 87.4236 28.3899 389.469 836.132 1341.57 1341.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 430 0.000256 2048 120 2480 32832 14.3131 7.03078 152.775 212.064 386.312 386.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 540 0.000256 2048 210 920 24192 15.124 7.05325 43.1906 209.443 274.94 275.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1540 6.4e-05 512 230 1720 283392 12.909 6.71248 229.744 209.027 458.593 458.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 450 0.000512 4096 80 4600 25488 6.61395 326.863 209.468 542.988 543.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1490 0.000256 4096 160 4720 73008 13.9895 959.741 419.144 1392.92 1392.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1650 0.000128 1024 320 720 138240 10.9956 6.84032 91.6678 209.733 319.365 319.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1790 0.000256 512 80 200 75816 1.71187 5.34749 52.4735 59.5763 59.6332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1910 0.001024 2048 50 80 18576 1.36048 2.46698 52.3121 56.182 56.2399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 3.2e-05 512 120 280 516096 29.268 13.0499 64.0955 408.162 514.795 514.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 340 0.000128 4096 110 6000 13824 86.381 28.1356 277.882 817.145 1209.7 1209.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 430 0.000256 2048 120 2480 29952 14.1765 6.89482 124.235 204.79 350.228 350.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 540 0.000256 2048 210 920 20736 15.0301 7.07584 33.8965 204.79 260.921 261.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1540 6.4e-05 512 230 1720 276480 12.6162 6.56931 201.944 204.228 425.559 425.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 450 0.000512 4096 80 4600 25344 6.60659 289.442 208.873 504.97 505.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1490 0.000256 4096 160 4720 72864 13.9828 855.726 418.326 1288.08 1288.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1650 0.000128 1024 320 720 135936 10.9531 6.8137 80.2023 208.722 306.817 306.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1790 0.000256 512 80 200 75744 1.71008 4.87123 52.4172 59.0404 59.0971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1910 0.001024 2048 50 80 18432 1.36563 2.02237 52.0656 55.4956 55.5516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 3.2e-05 512 120 280 532480 29.8364 13.3871 121.177 419.438 584.055 584.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 340 0.000128 4096 110 6000 19200 86.7842 28.3873 704.646 838.82 1658.8 1658.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 430 0.000256 2048 120 2480 32640 14.2119 6.97139 246.401 211.153 478.868 478.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 540 0.000256 2048 210 920 23680 15.0341 6.98141 67.7078 208.216 298.066 298.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1540 6.4e-05 512 230 1720 284160 12.9404 6.71946 378.081 209.883 607.819 607.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 450 0.000512 4096 80 4600 25680 6.62928 538.632 209.775 755.081 755.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1490 0.000256 4096 160 4720 73200 13.9844 1577.56 419.514 2011.11 2011.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1650 0.000128 1024 320 720 138880 11.0049 6.84438 150.475 209.826 378.279 378.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1790 0.000256 512 80 200 76000 1.7088 8.76595 52.5046 63.0235 63.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1910 0.001024 2048 50 80 18720 1.36205 3.49654 52.3348 57.236 57.2937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 3.2e-05 512 120 280 532480 29.7937 13.3685 82.948 419.419 545.749 545.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 340 0.000128 4096 110 6000 15360 86.4966 28.2542 383.764 825.396 1324.07 1324.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 430 0.000256 2048 120 2480 32000 14.112 6.93802 163.69 208.138 393.014 393.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 540 0.000256 2048 210 920 23040 14.9238 6.93395 45.5168 206.685 274.185 274.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1540 6.4e-05 512 230 1720 281600 13.0647 6.7175 257.358 209.817 487.162 487.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 450 0.000512 4096 80 4600 25600 6.62326 365.853 209.74 582.257 582.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1490 0.000256 4096 160 4720 73120 13.9913 1072.43 419.387 1505.85 1505.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1650 0.000128 1024 320 720 136960 10.9507 6.82083 101.421 208.257 327.579 327.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1790 0.000256 512 80 200 75840 1.70614 6.00666 52.4466 60.2024 60.2565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1910 0.001024 2048 50 80 18560 1.35987 2.60813 52.1135 56.1238 56.1786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1020 3.2e-05 512 120 280 522240 29.5339 13.1652 68.1196 412.71 523.743 523.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 340 0.000128 4096 110 6000 15360 86.7702 28.258 322.766 826.045 1264 1264.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 430 0.000256 2048 120 2480 30720 14.2601 6.94406 132.868 208.442 362.65 362.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 540 0.000256 2048 210 920 23040 14.9527 7.1168 38.7717 206.962 267.93 268.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1540 6.4e-05 512 230 1720 276480 12.8951 6.62531 211.816 206.493 438.029 438.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 450 0.000512 4096 80 4600 25440 6.61328 304.677 209.371 520.706 520.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1490 0.000256 4096 160 4720 72960 13.9816 896.038 419.058 1329.12 1329.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1650 0.000128 1024 320 720 138240 10.9875 6.84032 85.9726 209.268 313.192 313.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1790 0.000256 512 80 200 75840 1.7089 5.08109 52.5148 59.3485 59.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1910 0.001024 2048 50 80 18480 1.35946 2.54995 52.1273 56.0764 56.1322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1020 3.2e-05 512 120 280 512000 30.3044 13.1443 64.6357 412.387 520.689 520.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 340 0.000128 4096 110 6000 15360 86.7786 28.2358 318.808 825.701 1259.69 1259.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 430 0.000256 2048 120 2480 30720 14.28 6.94272 131.511 208.539 361.404 361.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 540 0.000256 2048 210 920 23040 14.9672 6.93997 37.7575 206.97 266.764 266.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1540 6.4e-05 512 230 1720 276480 12.9028 6.62077 204.295 206.349 430.361 430.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 450 0.000512 4096 80 4600 25280 6.59408 304.808 208.747 520.194 520.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1490 0.000256 4096 160 4720 72960 13.9945 902.485 419.097 1335.62 1335.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1650 0.000128 1024 320 720 135680 10.8842 6.80106 82.2081 206.547 306.569 306.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1790 0.000256 512 80 200 75520 1.70218 4.87629 52.3003 58.9232 58.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1910 0.001024 2048 50 80 18240 1.34611 2.26262 51.6485 55.2998 55.3549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 3.2e-05 512 120 280 528384 29.6536 13.2947 112.949 416.34 572.457 572.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 340 0.000128 4096 110 6000 18432 86.5327 28.2938 641.608 832.707 1589.31 1589.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 430 0.000256 2048 120 2480 32256 14.2493 7.00198 228.331 209.694 459.41 459.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 540 0.000256 2048 210 920 23808 15.0239 7.09053 64.7397 208.427 295.413 295.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1540 6.4e-05 512 230 1720 282624 12.8207 6.68877 351.25 208.263 579.226 579.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 450 0.000512 4096 80 4600 25632 6.61786 508.359 209.421 724.445 724.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1490 0.000256 4096 160 4720 73152 13.9776 1502.65 418.974 1935.65 1935.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1650 0.000128 1024 320 720 138240 10.9982 6.82864 140.427 209.324 367.709 367.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1790 0.000256 512 80 200 76032 1.71101 8.38208 52.5003 62.636 62.6926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1910 0.001024 2048 50 80 18720 1.36474 3.35229 52.3314 57.0926 57.1498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 3.2e-05 512 120 280 516096 29.9789 13.1461 78.5212 412.352 534.217 534.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 340 0.000128 4096 110 6000 15360 86.626 28.2419 378.956 825.306 1319.3 1319.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 430 0.000256 2048 120 2480 30720 14.2514 6.93043 156.384 207.096 384.801 384.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 540 0.000256 2048 210 920 23040 14.9505 6.94698 44.5652 206.656 273.25 273.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1540 6.4e-05 512 230 1720 276480 12.8824 6.62147 245.749 206.291 471.753 471.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 450 0.000512 4096 80 4600 25536 6.62048 360.121 209.452 576.237 576.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1490 0.000256 4096 160 4720 72960 13.9815 1057.59 418.465 1490.08 1490.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1650 0.000128 1024 320 720 136704 11.0034 6.83024 99.6432 209.089 326.699 326.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1790 0.000256 512 80 200 75840 1.71014 5.96378 52.44 60.1586 60.2153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1910 0.001024 2048 50 80 18624 1.36534 2.42278 52.3433 56.1743 56.2317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 3.2e-05 512 120 280 516096 29.2844 13.0621 65.3074 408.545 516.415 516.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 340 0.000128 4096 110 6000 13824 86.4271 28.158 283.495 817.897 1216.14 1216.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 430 0.000256 2048 120 2480 29952 14.1732 6.89942 126.373 205.658 353.237 353.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 540 0.000256 2048 210 920 20736 15.0392 6.96163 34.4458 204.985 261.557 261.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1540 6.4e-05 512 230 1720 276480 12.6105 6.57357 205.122 204.419 428.926 429.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 450 0.000512 4096 80 4600 25344 6.60685 294.855 209.07 510.575 510.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1490 0.000256 4096 160 4720 72864 13.9914 869.881 418.721 1302.64 1302.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1650 0.000128 1024 320 720 135936 10.9506 6.8137 81.7236 207.685 307.299 307.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1790 0.000256 512 80 200 75744 1.70915 4.95642 52.4694 59.1782 59.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1910 0.001024 2048 50 80 18432 1.35635 1.99066 52.1173 55.5073 55.5617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 3.2e-05 512 120 280 516096 29.9811 13.1523 61.6898 412.504 517.549 517.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 340 0.000128 4096 110 6000 12288 87.7036 28.2344 240.335 826.168 1182.6 1182.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 430 0.000256 2048 120 2480 30720 14.2995 6.99213 121.277 208.89 351.593 351.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 540 0.000256 2048 210 920 21504 15.1676 6.93754 33.1713 207.177 262.581 262.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1540 6.4e-05 512 230 1720 270336 13.2489 6.62221 187.354 206.422 413.844 413.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 450 0.000512 4096 80 4600 25344 6.62086 276.533 209.898 493.099 493.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1490 0.000256 4096 160 4720 72576 13.9612 810.436 417.446 1241.89 1241.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1650 0.000128 1024 320 720 135168 10.9026 6.80496 77.319 206.66 301.817 301.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1790 0.000256 512 80 200 75648 1.7088 4.65526 52.4358 58.845 58.8997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1910 0.001024 2048 50 80 18432 1.36128 2.22058 52.3444 55.9686 56.0231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 3.2e-05 512 120 280 531200 29.584 13.3421 117.469 416.416 577.028 577.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 340 0.000128 4096 110 6000 17600 87.4413 28.3768 627.925 832.878 1576.78 1576.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 430 0.000256 2048 120 2480 32800 14.3157 7.0961 241.34 210.833 473.723 473.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 540 0.000256 2048 210 920 24000 15.0993 7.1615 66.7628 208.472 297.623 297.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1540 6.4e-05 512 230 1720 281600 12.9516 6.70301 364.881 208.3 593.037 593.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 450 0.000512 4096 80 4600 25600 6.61299 523.702 209.222 739.58 739.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1490 0.000256 4096 160 4720 73100 13.9828 1540.33 418.622 1972.99 1973.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1650 0.000128 1024 320 720 138400 11.0694 6.8505 147.449 209.405 374.901 375.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1790 0.000256 512 80 200 76000 1.71219 8.60227 52.466 62.8234 62.8795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1910 0.001024 2048 50 80 18700 1.36589 3.61962 52.2772 57.3061 57.3619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1020 3.2e-05 512 120 280 524800 29.4156 13.1775 79.877 412.603 535.299 535.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 340 0.000128 4096 110 6000 16000 86.8114 28.2892 393.065 825.654 1333.99 1334.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 430 0.000256 2048 120 2480 32000 14.1917 6.95299 161.652 207.452 390.389 390.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 540 0.000256 2048 210 920 22400 15.0584 7.00909 43.5568 206.809 272.56 272.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1540 6.4e-05 512 230 1720 275200 13.0216 6.63302 244.109 206.42 470.394 470.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 450 0.000512 4096 80 4600 25400 6.59475 353.89 208.89 569.421 569.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1490 0.000256 4096 160 4720 73000 13.9837 1043.53 419.041 1476.6 1476.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1650 0.000128 1024 320 720 137600 11.0259 6.84637 99.6964 208.677 326.378 326.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1790 0.000256 512 80 200 75800 1.70893 5.82656 52.4492 60.029 60.0865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1910 0.001024 2048 50 80 18600 1.36227 2.49642 52.3317 56.2346 56.2949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1020 3.2e-05 512 120 280 518400 29.9725 13.1803 68.4154 412.417 524.202 524.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 340 0.000128 4096 110 6000 14400 87.5637 28.3033 310.696 825.754 1252.48 1252.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 430 0.000256 2048 120 2480 31200 14.2912 6.97962 137.081 207.461 365.951 366.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 540 0.000256 2048 210 920 21600 15.2 7.03718 37.3273 206.949 266.647 266.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1540 6.4e-05 512 230 1720 278400 12.8497 6.63795 214.134 206.36 440.179 440.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 450 0.000512 4096 80 4600 25200 6.56173 312.086 208.242 526.937 526.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1490 0.000256 4096 160 4720 72900 13.9817 928.9 418.718 1361.64 1361.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1650 0.000128 1024 320 720 134400 11.0064 6.82058 84.266 206.536 308.764 309.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1790 0.000256 512 80 200 75600 1.7031 5.12614 52.3509 59.2225 59.2799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1910 0.001024 2048 50 80 18300 1.34493 2.15654 51.7643 55.3077 55.3636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1020 3.2e-05 512 120 280 512000 30.3244 13.1644 62.6397 412.723 519.1 519.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 340 0.000128 4096 110 6000 12800 87.5541 28.2657 254.816 826.706 1197.5 1197.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 430 0.000256 2048 120 2480 32000 14.1821 6.95542 129.798 208.986 360.058 360.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 540 0.000256 2048 210 920 22400 15.0988 6.97875 35.7069 207.334 265.244 265.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1540 6.4e-05 512 230 1720 268800 13.3495 6.62774 190.18 206.544 416.906 417.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 450 0.000512 4096 80 4600 25200 6.59424 280.111 208.888 495.635 495.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1490 0.000256 4096 160 4720 72800 13.9817 828.416 418.957 1261.4 1261.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1650 0.000128 1024 320 720 134400 10.9489 6.95504 77.8261 206.805 302.659 302.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1790 0.000256 512 80 200 75600 1.70851 4.66176 52.445 58.8564 58.9107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1910 0.001024 2048 50 80 18400 1.36061 2.65818 52.3269 56.3877 56.4442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1020 3.2e-05 512 120 288 522240 30.5639 13.3734 113.448 419.404 577.012 577.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 340 0.000128 4096 110 6000 19456 86.5212 28.3453 571.501 838.574 1525.11 1525.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 430 0.000256 2048 120 2496 32768 14.2988 7.04282 199.925 212.768 434.166 434.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 540 0.000256 2048 210 912 24320 15.1256 7.03888 101.443 209.812 333.555 333.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1540 6.4e-05 512 230 1728 282624 13.0206 6.71741 306.246 209.773 535.944 536.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 450 0.000512 4096 80 4608 25696 6.62886 433.652 209.725 650.052 650.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1490 0.000256 4096 160 4752 73216 13.9964 1278.59 419.514 1712.15 1712.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1650 0.000128 1024 320 720 139264 10.9791 6.83526 121.611 209.761 349.317 349.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1790 0.000256 512 80 192 76160 1.71213 12.7477 52.5294 67.0317 67.0902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1910 0.001024 2048 50 48 19104 1.36909 3.21331 52.5395 57.1636 57.2202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1020 3.2e-05 512 120 288 520192 30.6059 13.3489 83.6188 417.755 545.547 545.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 340 0.000128 4096 110 6000 18432 86.8786 28.3038 347.982 835.416 1298.74 1298.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 430 0.000256 2048 120 2496 32256 14.3052 7.05997 127.092 210.758 359.348 359.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 540 0.000256 2048 210 912 24064 15.1149 7.02285 98.3931 209.066 329.73 329.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1540 6.4e-05 512 230 1728 280576 13.0558 9.10154 195.112 208.95 426.411 426.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 450 0.000512 4096 80 4608 25664 6.62448 278.438 209.635 494.739 494.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1490 0.000256 4096 160 4752 73152 13.9866 817.535 419.038 1250.61 1250.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1650 0.000128 1024 320 720 139264 10.9905 6.83008 78.301 209.662 305.921 306.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1790 0.000256 512 80 192 76096 1.71424 12.6669 52.4698 66.8947 66.9526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1910 0.001024 2048 50 48 19072 1.37395 3.19283 52.5058 57.1161 57.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1020 3.2e-05 512 120 288 516096 30.6561 13.2932 178.773 416.739 639.688 639.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 340 0.000128 4096 110 6000 18432 86.5644 28.289 290.201 833.519 1238.74 1238.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 430 0.000256 2048 120 2496 32256 14.2526 7.01219 104.946 210.111 336.454 336.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 540 0.000256 2048 210 912 23808 15.0564 7.00202 98.6714 208.63 329.49 329.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1540 6.4e-05 512 230 1728 279552 13.007 6.68262 160.187 208.456 388.514 388.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 450 0.000512 4096 80 4608 25632 6.62118 230.523 209.806 446.995 447.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1490 0.000256 4096 160 4752 73152 13.9881 676.67 419.499 1110.2 1110.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1650 0.000128 1024 320 720 139008 10.9676 6.83008 64.6225 209.599 292.148 292.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1790 0.000256 512 80 192 76032 1.71213 12.6167 52.4965 66.8676 66.9265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1910 0.001024 2048 50 48 19008 1.36358 3.1985 52.4595 57.0636 57.1206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1020 3.2e-05 512 120 288 522240 30.6731 13.4028 102.338 419.119 565.755 565.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 340 0.000128 4096 110 6000 19200 86.9422 28.3957 545.529 837.901 1498.93 1499.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 430 0.000256 2048 120 2496 32640 14.3771 7.05536 191.543 211.592 424.697 424.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 540 0.000256 2048 210 912 24320 15.2101 7.05267 93.5884 209.653 325.638 325.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1540 6.4e-05 512 230 1728 282880 13.0465 6.73258 295.175 209.606 524.751 524.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 450 0.000512 4096 80 4608 25680 6.61994 418.864 209.498 635.028 635.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1490 0.000256 4096 160 4752 73200 13.9912 1236.67 419.052 1669.77 1669.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1650 0.000128 1024 320 720 139200 11.0376 6.84384 115.994 209.594 343.6 343.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1790 0.000256 512 80 192 76160 1.71229 10.8657 52.4863 65.1076 65.1635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1910 0.001024 2048 50 48 19080 1.36512 1.8944 52.4475 55.7495 55.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1020 3.2e-05 512 120 288 522240 30.6257 13.3875 72.7988 419.075 536.106 536.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 340 0.000128 4096 110 6000 19200 86.7914 28.3711 358.699 838.119 1312.14 1312.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 430 0.000256 2048 120 2496 32000 14.2576 6.98176 123.968 210.162 355.5 355.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 540 0.000256 2048 210 912 23680 15.1097 7.05059 88.4411 208.037 318.772 318.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1540 6.4e-05 512 230 1728 281600 13.0978 6.7249 192.199 209.616 421.825 421.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 450 0.000512 4096 80 4608 25600 6.61094 274.177 209.344 490.177 490.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1490 0.000256 4096 160 4752 73120 13.9864 808.208 418.89 1241.13 1241.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1650 0.000128 1024 320 720 138880 11 6.84221 76.3702 209.65 303.989 304.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1790 0.000256 512 80 192 76080 1.71008 11.1453 52.4628 65.3613 65.4185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1910 0.001024 2048 50 48 19040 1.36803 1.27997 52.4524 55.1433 55.1988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1020 3.2e-05 512 120 288 514560 31.0007 13.3647 67.9655 417.738 530.289 530.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 340 0.000128 4096 110 6000 17280 87.3438 28.3819 261.79 835.617 1213.3 1213.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 430 0.000256 2048 120 2496 31680 14.4282 7.02054 100.801 211.852 334.234 334.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 540 0.000256 2048 210 912 24000 15.1865 7.02464 91.0588 209.272 322.675 322.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1540 6.4e-05 512 230 1728 280320 13.0926 6.71744 159.708 208.962 388.662 388.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 450 0.000512 4096 80 4608 25560 6.61958 224.162 209.47 440.294 440.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1490 0.000256 4096 160 4752 73080 13.9833 659.509 419.266 1092.8 1092.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1650 0.000128 1024 320 720 138240 10.9931 6.84646 62.7771 209.021 289.765 289.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1790 0.000256 512 80 192 76080 1.71043 10.858 52.5348 65.1485 65.2059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1910 0.001024 2048 50 48 18960 1.36675 2.75866 52.3858 56.555 56.6103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 3.2e-05 512 120 288 522240 30.5475 13.3803 134 418.271 596.422 596.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 340 0.000128 4096 110 6000 19200 86.8928 28.3472 757.754 836.369 1709.53 1709.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 430 0.000256 2048 120 2496 32640 14.3024 7.03347 267.091 212.001 500.566 500.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 540 0.000256 2048 210 912 24192 15.0787 7.03123 75.3985 209.278 306.914 307.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1540 6.4e-05 512 230 1728 282624 12.97 6.72358 404.012 209.202 633.109 633.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 450 0.000512 4096 80 4608 25680 6.63142 578.662 209.496 794.834 794.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1490 0.000256 4096 160 4752 73200 13.9926 1708.24 418.998 2141.28 2141.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1650 0.000128 1024 320 720 139008 10.9701 6.83478 165.292 209.272 392.501 392.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1790 0.000256 512 80 192 76128 1.70874 9.07283 52.4582 63.2836 63.3401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1910 0.001024 2048 50 48 19056 1.37069 2.33882 52.3936 56.1455 56.2029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1020 3.2e-05 512 120 288 516096 30.5391 13.2953 86.12 416.417 546.588 546.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 340 0.000128 4096 110 6000 18432 86.5343 28.2922 460.127 832.86 1407.97 1408.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 430 0.000256 2048 120 2496 32256 14.2434 7.03898 166.866 210.766 399.049 399.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 540 0.000256 2048 210 912 23808 15.0241 7.00803 47.5396 208.478 278.177 278.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1540 6.4e-05 512 230 1728 279552 12.9871 6.68262 258.88 208.29 487.043 487.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 450 0.000512 4096 80 4608 25632 6.62118 365.484 209.585 581.734 581.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1490 0.000256 4096 160 4752 73152 13.9887 1077.15 419.174 1510.35 1510.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1650 0.000128 1024 320 720 139008 10.9631 6.83008 102.404 209.367 329.693 329.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1790 0.000256 512 80 192 76032 1.70909 5.81037 52.4488 60.0107 60.0684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1910 0.001024 2048 50 48 19008 1.36643 1.46022 52.4128 55.2836 55.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1020 3.2e-05 512 120 288 516096 30.3172 13.2196 86.1974 414.333 544.285 544.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 340 0.000128 4096 110 6000 16128 86.9052 28.3116 323.544 828.882 1267.8 1267.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 430 0.000256 2048 120 2496 31104 14.294 6.95792 130.784 209.435 361.599 361.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 540 0.000256 2048 210 912 23040 15.0343 6.96086 125.572 207.535 355.23 355.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1540 6.4e-05 512 230 1728 276480 13.0576 6.65805 209.016 207.263 436.182 436.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 450 0.000512 4096 80 4608 25488 6.60147 293.978 209.037 509.66 509.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1490 0.000256 4096 160 4752 73008 13.9807 867.714 418.599 1300.34 1300.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1650 0.000128 1024 320 720 138240 10.9602 6.83507 82.8357 208.886 309.646 309.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1790 0.000256 512 80 192 76032 1.71056 16.9792 52.4739 71.2072 71.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1910 0.001024 2048 50 48 18864 1.35978 1.18486 52.1518 54.7378 54.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1020 3.2e-05 512 120 288 503808 30.937 13.1441 74.0794 412.596 530.984 531.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 340 0.000128 4096 110 6000 15360 86.6687 28.237 260.474 825.595 1201.14 1201.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 430 0.000256 2048 120 2496 30720 14.2509 6.93043 109.084 207.242 337.639 337.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 540 0.000256 2048 210 912 23040 14.9585 6.92467 117.452 206.778 346.244 346.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1540 6.4e-05 512 230 1728 276480 12.8737 6.61507 176.694 206.409 402.78 402.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 450 0.000512 4096 80 4608 25536 6.62134 248.785 209.704 465.154 465.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1490 0.000256 4096 160 4752 72960 13.9765 732.674 418.884 1165.58 1165.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1650 0.000128 1024 320 720 138240 10.9452 6.83011 70.0642 208.576 296.548 296.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1790 0.000256 512 80 192 75840 1.71491 17.1074 52.4208 71.2876 71.3447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1910 0.001024 2048 50 48 18816 1.35843 1.33398 52.1915 54.9295 54.9867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 3.2e-05 512 120 288 519680 30.7424 13.3878 125.275 418.264 587.891 588.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 340 0.000128 4096 110 6000 18816 87.2536 28.3832 685.917 836.396 1638.11 1638.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 430 0.000256 2048 120 2496 32704 14.353 7.04106 248.403 212.016 481.949 482.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 540 0.000256 2048 210 912 24192 15.1244 7.04922 70.1227 209.291 301.713 301.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1540 6.4e-05 512 230 1728 281344 13.1017 6.72774 375.206 209.299 604.535 604.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 450 0.000512 4096 80 4608 25648 6.61696 535.427 209.358 751.446 751.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1490 0.000256 4096 160 4752 73192 13.9919 1577.23 419.073 2010.35 2010.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1650 0.000128 1024 320 720 138880 11.0212 6.83962 152.96 209.218 380.166 380.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1790 0.000256 512 80 192 76160 1.71008 8.52934 52.4841 62.7636 62.8206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1910 0.001024 2048 50 48 19040 1.3657 2.12602 52.377 55.9094 55.9657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1020 3.2e-05 512 120 288 516096 31.0299 13.3714 81.9306 418.813 545.364 545.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 340 0.000128 4096 110 6000 17920 87.152 28.3606 415.171 837.722 1368.57 1368.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 430 0.000256 2048 120 2496 32256 14.3685 7.05293 155.513 211.414 388.488 388.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 540 0.000256 2048 210 912 24192 15.1046 7.04166 45.198 209.699 277.171 277.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1540 6.4e-05 512 230 1728 279552 13.1797 7.86362 245.138 209.5 475.883 476.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 450 0.000512 4096 80 4608 25536 6.60618 337.757 209.315 553.72 553.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1490 0.000256 4096 160 4752 73136 14.0066 999.428 419.493 1432.97 1433.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1650 0.000128 1024 320 720 138880 10.9735 6.83718 96.686 209.542 324.171 324.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1790 0.000256 512 80 192 76048 1.71136 5.5416 52.513 59.8073 59.8671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1910 0.001024 2048 50 48 18928 1.36192 1.60563 52.2846 55.2933 55.3494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1020 3.2e-05 512 120 288 516096 31.1132 13.3955 66.7845 418.448 529.963 530.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 340 0.000128 4096 110 6000 18816 87.2226 28.3904 357.887 837.217 1310.88 1311.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 430 0.000256 2048 120 2496 32256 14.4432 7.05126 127.921 211.393 360.946 361.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 540 0.000256 2048 210 912 24192 15.1677 7.12739 37.3052 209.651 269.382 269.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1540 6.4e-05 512 230 1728 279552 13.212 6.72973 199.125 209.333 428.603 428.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 450 0.000512 4096 80 4608 25536 6.61904 278.571 209.42 494.655 494.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1490 0.000256 4096 160 4752 73080 13.982 821.371 419.093 1254.49 1254.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1650 0.000128 1024 320 720 138432 11.0374 6.84646 78.926 209.425 306.365 306.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1790 0.000256 512 80 192 75936 1.70672 4.58138 52.4247 58.7563 58.8121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1910 0.001024 2048 50 48 18816 1.35651 1.32621 52.0866 54.8124 54.8712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1020 3.2e-05 512 120 288 501760 31.2631 13.185 72.6059 413.672 530.948 531.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 340 0.000128 4096 110 6000 14336 87.3584 28.2509 245.316 827.904 1188.99 1189.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 430 0.000256 2048 120 2496 30464 14.3301 6.95296 108.194 209.264 338.87 338.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 540 0.000256 2048 210 912 23296 14.9756 6.95274 116.054 207.397 345.508 345.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1540 6.4e-05 512 230 1728 272384 13.213 6.63968 175.501 206.963 402.505 402.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 450 0.000512 4096 80 4608 25312 6.57818 249.991 208.521 465.132 465.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1490 0.000256 4096 160 4752 73024 13.9878 741.944 419.089 1175.06 1175.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1650 0.000128 1024 320 720 137984 11.0078 6.83213 71.32 209.497 298.786 298.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1790 0.000256 512 80 192 75936 1.71194 15.231 52.4633 69.4494 69.5048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1910 0.001024 2048 50 48 18816 1.36413 1.56262 52.2309 55.202 55.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1020 3.2e-05 512 120 288 520192 30.5826 13.3453 124.342 418.008 586.5 586.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 340 0.000128 4096 110 6000 18432 86.851 28.3165 644.561 835.928 1595.81 1595.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 430 0.000256 2048 120 2496 32256 14.3058 7.0185 234.888 211.76 468.105 468.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 540 0.000256 2048 210 912 24064 15.0625 7.0415 67.7646 209.192 299.188 299.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1540 6.4e-05 512 230 1728 280576 13.0424 6.70534 362.22 209.082 591.246 591.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 450 0.000512 4096 80 4608 25664 6.62227 515.029 209.705 731.4 731.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1490 0.000256 4096 160 4752 73152 13.9837 1479.97 419.237 1913.24 1913.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1650 0.000128 1024 320 720 139264 10.9712 6.82998 147.88 209.838 375.644 375.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1790 0.000256 512 80 192 76096 1.71008 8.3505 52.5024 62.6059 62.6622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1910 0.001024 2048 50 48 19072 1.37466 2.34086 52.5393 56.2976 56.3547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1020 3.2e-05 512 120 288 516096 30.8955 13.3469 79.3446 418.086 541.892 542.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 340 0.000128 4096 110 6000 18432 86.8645 28.3244 417.128 836.346 1368.82 1368.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 430 0.000256 2048 120 2496 31744 14.3833 7.02669 149.617 211.989 383.152 383.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 540 0.000256 2048 210 912 23552 15.1404 7.05267 43.8925 209.377 275.591 275.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1540 6.4e-05 512 230 1728 278528 13.1552 6.7072 229.364 209.134 458.562 458.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 450 0.000512 4096 80 4608 25600 6.62547 333.197 209.721 549.591 549.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1490 0.000256 4096 160 4752 73088 13.9848 933.787 419.28 1367.1 1367.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1650 0.000128 1024 320 720 138240 10.9815 6.8288 94.6161 209.257 321.811 321.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1790 0.000256 512 80 192 76032 1.71213 5.36781 52.505 59.6274 59.6849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1910 0.001024 2048 50 48 18944 1.36051 1.77971 52.3651 55.5484 55.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1020 3.2e-05 512 120 288 503808 30.9228 13.1485 65.4327 412.63 522.351 522.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 340 0.000128 4096 110 6000 15360 86.6682 28.223 290.157 825.67 1230.88 1231.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 430 0.000256 2048 120 2496 30720 14.2584 6.93507 121.536 207.223 350.088 350.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 540 0.000256 2048 210 912 23040 14.9468 6.93043 36.3078 206.799 265.113 265.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1540 6.4e-05 512 230 1728 276480 12.8909 6.61469 183.902 206.432 410.044 410.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 450 0.000512 4096 80 4608 25536 6.6248 279.022 209.734 495.423 495.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1490 0.000256 4096 160 4752 72960 13.989 769.011 418.922 1201.97 1202.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1650 0.000128 1024 320 720 138240 10.9518 6.82394 79.9812 208.666 306.552 306.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1790 0.000256 512 80 192 75840 1.71008 4.61395 52.4859 58.8511 58.9038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1910 0.001024 2048 50 48 18816 1.35709 1.53597 52.2094 55.1432 55.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1020 3.2e-05 512 120 288 507904 31.5248 13.3427 58.2708 417.764 521.117 521.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 340 0.000128 4096 110 6000 16384 87.4698 28.3278 275.968 836.203 1228.13 1228.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 430 0.000256 2048 120 2496 30720 14.5312 7.04992 107.706 211.198 340.62 340.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 540 0.000256 2048 210 912 22528 15.2924 7.03507 31.8767 209.519 263.85 263.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1540 6.4e-05 512 230 1728 278528 13.2003 6.70973 162.813 209.175 392.109 392.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 450 0.000512 4096 80 4608 25344 6.60288 244.531 208.845 460.022 460.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1490 0.000256 4096 160 4752 72960 13.9854 682.788 418.865 1115.68 1115.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1650 0.000128 1024 320 720 137216 11.0361 6.83194 69.3897 209.171 296.557 296.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1790 0.000256 512 80 192 75776 1.71418 4.08403 52.3738 58.2148 58.2697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1910 0.001024 2048 50 48 18688 1.35373 1.72387 51.9705 55.0908 55.1445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1020 3.2e-05 512 120 288 520704 30.4958 13.3626 119.554 417.708 581.338 581.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 340 0.000128 4096 110 6000 18432 87.0609 28.3791 644.469 835.368 1595.44 1595.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 430 0.000256 2048 120 2496 32256 14.3213 7.02259 232.412 211.564 465.453 465.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 540 0.000256 2048 210 912 24192 15.0607 7.01706 66.705 209.061 297.973 298.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1540 6.4e-05 512 230 1728 281088 13.0387 6.71974 360.04 208.942 588.94 589.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 450 0.000512 4096 80 4608 25632 6.60842 513.691 209.598 729.941 729.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1490 0.000256 4096 160 4752 73152 13.9752 1523.14 419.383 1956.54 1956.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1650 0.000128 1024 320 720 138816 11.0331 6.84653 142.814 211.204 372.022 372.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1790 0.000256 512 80 192 76104 1.71181 8.25306 52.5167 62.5228 62.5783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1910 0.001024 2048 50 48 19008 1.36685 2.08131 52.3961 55.8878 55.9434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1020 3.2e-05 512 120 288 516096 30.2925 13.2254 83.0889 414.614 541.445 541.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 340 0.000128 4096 110 6000 16128 86.9554 28.315 393.336 829.627 1338.4 1338.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 430 0.000256 2048 120 2496 31104 14.2812 6.96128 157.776 209.824 388.978 389.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 540 0.000256 2048 210 912 23040 15.0285 6.96902 45.0995 207.674 274.897 275.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1540 6.4e-05 512 230 1728 276480 13.0522 6.65805 247.224 207.402 474.539 474.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 450 0.000512 4096 80 4608 25488 6.59866 354.657 209.174 570.474 570.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1490 0.000256 4096 160 4752 73008 13.9805 1049.64 418.957 1482.62 1482.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1650 0.000128 1024 320 720 138240 10.9558 6.83008 98.8669 209.025 325.806 325.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1790 0.000256 512 80 192 76032 1.70848 5.66122 52.514 59.9279 59.9835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1910 0.001024 2048 50 48 18864 1.35933 1.48883 52.1854 55.0744 55.1322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1020 3.2e-05 512 120 288 511488 31.2429 13.362 69.9975 417.51 532.328 532.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 340 0.000128 4096 110 6000 17280 87.4449 28.3771 357.013 835.563 1308.56 1308.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 430 0.000256 2048 120 2496 31104 14.4872 7.04717 134.565 211.906 368.138 368.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 540 0.000256 2048 210 912 24192 15.1282 7.04512 40.3968 209.299 271.999 272.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1540 6.4e-05 512 230 1728 276480 13.2995 6.71744 209.847 208.882 438.945 439.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 450 0.000512 4096 80 4608 25488 6.61472 300.417 209.457 516.531 516.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1490 0.000256 4096 160 4752 73008 13.9799 887.968 419.031 1321.02 1321.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1650 0.000128 1024 320 720 138240 11.0084 6.84349 84.4715 209.07 311.52 311.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1790 0.000256 512 80 192 75816 1.71008 4.78413 52.3861 58.9221 58.9816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1910 0.001024 2048 50 48 18792 1.36154 1.66573 52.1603 55.2278 55.2857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1020 3.2e-05 512 120 288 497664 30.7072 13.0515 67.666 408.583 520.226 520.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 340 0.000128 4096 110 6000 13824 86.3838 28.1416 287.447 817.975 1220.11 1220.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 430 0.000256 2048 120 2496 29952 14.1783 6.90493 129.878 205.66 356.755 356.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 540 0.000256 2048 210 912 20736 15.0267 7.10387 35.9921 205.001 263.256 263.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1540 6.4e-05 512 230 1728 267264 13.1525 6.57309 201.535 204.439 425.898 426.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 450 0.000512 4096 80 4608 25344 6.6048 301.163 209.22 517.033 517.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1490 0.000256 4096 160 4752 72864 13.9796 891.619 419.188 1324.83 1324.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1650 0.000128 1024 320 720 135936 10.9521 6.8096 82.7031 207.715 308.309 308.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1790 0.000256 512 80 192 75744 1.70797 4.84211 52.422 59.0144 59.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1910 0.001024 2048 50 48 18720 1.36176 1.23699 52.1933 54.8348 54.8906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 3.2e-05 512 120 288 522240 30.6082 13.398 118.445 418.985 581.655 581.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 340 0.000128 4096 110 6000 19200 86.8244 28.3743 668.963 838.011 1622.33 1622.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 430 0.000256 2048 120 2496 32000 14.2687 7.08803 227.938 210.918 460.352 460.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 540 0.000256 2048 210 912 23680 15.0335 6.9784 64.0689 207.998 294.202 294.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1540 6.4e-05 512 230 1728 281600 13.099 9.30605 353.894 209.58 586.085 586.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 450 0.000512 4096 80 4608 25600 6.61254 509.37 209.247 725.279 725.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1490 0.000256 4096 160 4752 73120 13.9797 1514.45 418.799 1947.27 1947.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1650 0.000128 1024 320 720 138880 11.0092 6.84262 140.911 209.602 368.492 368.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1790 0.000256 512 80 192 76080 1.71213 7.9913 52.4484 62.1942 62.2503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1910 0.001024 2048 50 48 19040 1.36659 2.27053 52.4459 56.1261 56.1827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1020 3.2e-05 512 120 288 522240 30.5729 13.3663 84.8442 419.1 548.097 548.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 340 0.000128 4096 110 6000 15360 86.5042 28.2272 381.837 824.753 1321.48 1321.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 430 0.000256 2048 120 2496 30720 14.2283 6.93408 158.229 207.972 387.497 387.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 540 0.000256 2048 210 912 23040 14.9182 6.92893 45.4044 206.525 273.908 274.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1540 6.4e-05 512 230 1728 281600 13.0879 6.71744 254.614 209.655 484.273 484.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 450 0.000512 4096 80 4608 25440 6.59814 361.375 208.844 576.858 576.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1490 0.000256 4096 160 4752 72960 13.9837 1070.29 418.381 1502.7 1502.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1650 0.000128 1024 320 720 136960 10.9343 6.81779 100.46 208.103 326.441 326.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1790 0.000256 512 80 192 76000 1.70829 5.65658 52.4579 59.868 59.9224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1910 0.001024 2048 50 48 18880 1.35898 1.61734 52.2309 55.246 55.3029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1020 3.2e-05 512 120 288 506880 30.6653 13.1625 68.8923 412.38 525.321 525.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 340 0.000128 4096 110 6000 15360 86.7612 28.2829 315.953 825.371 1256.53 1256.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 430 0.000256 2048 120 2496 30720 14.2748 6.95296 130.403 207.217 358.988 359.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 540 0.000256 2048 210 912 23040 14.9427 6.94109 38.7452 206.788 267.546 267.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1540 6.4e-05 512 230 1728 276480 12.9063 6.63069 208.762 206.327 434.83 434.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 450 0.000512 4096 80 4608 25440 6.6208 297.474 209.326 513.464 513.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1490 0.000256 4096 160 4752 72960 13.9788 881.918 418.899 1314.84 1314.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1650 0.000128 1024 320 720 138240 10.9841 6.84442 84.0905 209.108 311.162 311.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1790 0.000256 512 80 192 75840 1.71363 4.74214 52.4208 58.9185 58.9766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1910 0.001024 2048 50 48 18720 1.35632 1.83139 52.0298 55.2612 55.3196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1020 3.2e-05 512 120 288 512000 30.2998 13.1441 65.3552 412.776 521.789 521.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 340 0.000128 4096 110 6000 15360 86.7365 28.2358 297.897 826.484 1239.51 1239.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 430 0.000256 2048 120 2496 30720 14.2815 6.94067 123.68 208.818 353.858 353.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 540 0.000256 2048 210 912 23040 14.9688 7.19053 36.6471 207.175 266.11 266.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1540 6.4e-05 512 230 1728 276480 12.8999 6.62566 194.779 206.627 421.137 421.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 450 0.000512 4096 80 4608 25280 6.59661 276.579 209.066 492.285 492.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1490 0.000256 4096 160 4752 72640 13.9589 818.127 418.011 1250.15 1250.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1650 0.000128 1024 320 720 135680 10.8914 7.0656 76.898 206.747 301.729 301.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1790 0.000256 512 80 192 75840 1.71056 4.35856 52.5115 58.6236 58.6793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1910 0.001024 2048 50 48 18560 1.34758 1.24829 51.8541 54.4929 54.5485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1020 3.2e-05 512 120 300 518144 30.936 13.3728 120.009 419.449 583.991 584.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 340 0.000128 4096 110 6000 21504 85.729 28.3338 659.343 838.678 1612.25 1612.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 430 0.000256 2048 120 2500 33280 14.2498 7.08813 211.788 212.909 446.164 446.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 540 0.000256 2048 210 900 24576 15.1028 7.03715 102.59 209.836 334.698 334.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1540 6.4e-05 512 230 1700 283648 12.9444 6.71885 310.772 209.798 540.423 540.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 450 0.000512 4096 80 4600 25728 6.62179 450.46 209.8 666.926 666.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1490 0.000256 4096 160 4750 73216 13.9907 1338.05 419.549 1771.64 1771.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1650 0.000128 1024 320 700 139008 10.98 6.82925 124.801 209.788 352.526 352.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1790 0.000256 512 80 200 76096 1.71136 12.8465 52.5441 67.1447 67.2026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1910 0.001024 2048 50 50 19072 1.37011 3.25926 52.5039 57.1768 57.2314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1020 3.2e-05 512 120 300 516096 30.8802 13.3458 87.6782 418.001 550.126 550.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 340 0.000128 4096 110 6000 20480 86.0547 28.3154 401.469 835.922 1351.92 1352.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 430 0.000256 2048 120 2500 32768 14.2514 7.03693 133.201 211.875 366.492 366.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 540 0.000256 2048 210 900 24064 15.1111 7.05318 100.146 209.186 331.624 331.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1540 6.4e-05 512 230 1700 282624 12.9335 6.71114 201.311 209.078 430.215 430.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 450 0.000512 4096 80 4600 25664 6.61859 287.939 209.576 504.176 504.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1490 0.000256 4096 160 4750 73152 13.9815 848.24 419.221 1281.48 1281.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1650 0.000128 1024 320 700 138752 11.0074 6.83085 79.9292 209.779 307.673 307.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1790 0.000256 512 80 200 76032 1.71261 12.714 52.5128 66.9829 67.0372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1910 0.001024 2048 50 50 19008 1.36381 3.27318 52.4042 57.0843 57.1391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1020 3.2e-05 512 120 300 509952 31.1033 13.2991 183.288 416.659 644.572 644.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 340 0.000128 4096 110 6000 19968 85.903 28.278 321.637 833.336 1269.31 1269.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 430 0.000256 2048 120 2500 32256 14.2528 6.99187 108.303 209.92 339.595 339.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 540 0.000256 2048 210 900 23808 15.0714 6.98906 98.9345 208.586 329.71 329.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1540 6.4e-05 512 230 1700 279552 13.0005 6.68563 163.88 208.413 392.161 392.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 450 0.000512 4096 80 4600 25632 6.62323 235.088 209.579 451.336 451.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1490 0.000256 4096 160 4750 73152 13.9936 696.348 419.446 1129.83 1129.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1650 0.000128 1024 320 700 138240 10.9959 6.89754 66.1297 209.489 293.641 293.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1790 0.000256 512 80 200 76032 1.71274 12.8182 52.5332 67.1075 67.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1910 0.001024 2048 50 50 19008 1.37059 3.25501 52.4986 57.1685 57.2272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1020 3.2e-05 512 120 300 517120 31.1115 13.4055 106.49 419.359 570.585 570.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 340 0.000128 4096 110 6000 21120 86.4625 28.4008 604.736 838.524 1558.3 1558.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 430 0.000256 2048 120 2500 33280 14.3125 7.06301 196.781 211.779 430.072 430.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 540 0.000256 2048 210 900 24640 15.1881 7.08822 93.2732 209.804 325.487 325.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1540 6.4e-05 512 230 1700 282880 13.0531 6.7327 292.479 209.75 522.201 522.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 450 0.000512 4096 80 4600 25720 6.62733 421.038 209.747 637.46 637.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1490 0.000256 4096 160 4750 73200 13.9855 1242.02 419.396 1675.44 1675.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1650 0.000128 1024 320 700 138880 11.0399 6.84646 115.963 209.751 343.731 343.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1790 0.000256 512 80 200 76080 1.70858 11.2805 52.5292 65.5619 65.6204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1910 0.001024 2048 50 50 19080 1.37424 2.00074 52.533 55.953 56.0086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1020 3.2e-05 512 120 300 517120 31.0866 13.3855 74.318 419.423 538.434 538.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 340 0.000128 4096 110 6000 20480 86.3755 28.3917 377.603 838.829 1331.36 1331.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 430 0.000256 2048 120 2500 32640 14.2054 6.9864 124.916 211.31 357.552 357.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 540 0.000256 2048 210 900 23680 15.1038 7.00429 88.4095 208.214 318.862 318.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1540 6.4e-05 512 230 1700 281600 13.1012 6.7232 188.062 209.794 417.861 418.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 450 0.000512 4096 80 4600 25680 6.62733 271.254 209.768 487.692 487.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1490 0.000256 4096 160 4750 73120 13.986 798.707 419.246 1231.99 1232.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1650 0.000128 1024 320 700 138880 10.9957 6.85261 74.6501 209.83 302.453 302.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1790 0.000256 512 80 200 76000 1.70819 11.4152 52.5055 65.6714 65.7301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1910 0.001024 2048 50 50 19040 1.3705 1.32637 52.5353 55.2746 55.3307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1020 3.2e-05 512 120 300 514560 30.9986 13.3646 70.7009 417.744 533.029 533.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 340 0.000128 4096 110 6000 19200 86.7379 28.3721 293.933 835.684 1244.89 1245.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 430 0.000256 2048 120 2500 32640 14.3246 7.02416 104.628 210.862 336.969 337.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 540 0.000256 2048 210 900 24000 15.2013 7.02822 89.407 209.182 320.955 321.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1540 6.4e-05 512 230 1700 280320 13.0931 6.72342 157.201 208.962 386.162 386.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 450 0.000512 4096 80 4600 25560 6.61306 225.051 209.346 441.056 441.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1490 0.000256 4096 160 4750 73080 13.9838 664.195 419.239 1097.46 1097.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1650 0.000128 1024 320 700 138240 10.9978 6.84579 62.5267 209.019 289.521 289.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1790 0.000256 512 80 200 75960 1.71085 11.4056 52.5151 65.6749 65.7315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1910 0.001024 2048 50 50 18960 1.36458 2.80755 52.4309 56.6461 56.7044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1020 3.2e-05 512 120 300 512000 31.3537 13.3673 64.494 419.2 528.65 528.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 340 0.000128 4096 110 6000 17920 85.6502 28.2173 237.265 824.971 1176.26 1176.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 430 0.000256 2048 120 2500 32000 14.108 6.93005 88.8539 208.162 318.181 318.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 540 0.000256 2048 210 900 23040 15.0051 6.93658 86.2284 206.579 314.876 314.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1540 6.4e-05 512 230 1700 281600 13.0821 6.71792 136.075 209.719 365.778 365.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 450 0.000512 4096 80 4600 25600 6.62323 194.367 209.703 410.738 410.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1490 0.000256 4096 160 4750 72960 13.9812 570.767 418.524 1003.32 1003.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1650 0.000128 1024 320 700 136960 10.9468 6.82166 53.2112 208.075 279.184 279.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1790 0.000256 512 80 200 75840 1.7111 11.3953 52.4165 65.5638 65.6198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1910 0.001024 2048 50 50 18880 1.36026 2.87936 52.289 56.5705 56.6273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 3.2e-05 512 120 300 516096 30.9955 13.3722 135.691 418.72 598.998 599.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 340 0.000128 4096 110 6000 20736 86.2463 28.3587 806.885 837.287 1758.94 1759.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 430 0.000256 2048 120 2500 33024 14.2732 7.05741 265.911 212.222 499.593 499.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 540 0.000256 2048 210 900 24576 15.0495 7.03283 75.1996 209.501 306.911 307.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1540 6.4e-05 512 230 1700 282624 12.9801 6.71821 390.895 209.429 620.227 620.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 450 0.000512 4096 80 4600 25680 6.6215 568.973 209.607 785.247 785.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1490 0.000256 4096 160 4750 73200 13.9916 1683.68 419.443 2117.16 2117.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1650 0.000128 1024 320 700 138624 10.9867 7.12499 160.069 209.499 387.811 387.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1790 0.000256 512 80 200 76080 1.71338 9.29392 52.5373 63.5875 63.6437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1910 0.001024 2048 50 50 19056 1.37181 2.4015 52.4964 56.3112 56.3663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1020 3.2e-05 512 120 300 509952 31.022 13.3031 86.2019 416.258 547.004 547.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 340 0.000128 4096 110 6000 19968 85.9137 28.2787 486.428 832.541 1433.33 1433.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 430 0.000256 2048 120 2500 32256 14.2585 6.98918 163.59 210.69 395.667 395.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 540 0.000256 2048 210 900 23808 15.0283 6.99392 45.8938 208.384 276.432 276.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1540 6.4e-05 512 230 1700 279552 12.9972 6.68528 247.963 208.214 476.069 476.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 450 0.000512 4096 80 4600 25632 6.6193 356.831 209.37 572.865 572.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1490 0.000256 4096 160 4750 73152 13.9981 1050.04 418.984 1483.07 1483.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1650 0.000128 1024 320 700 138240 10.9928 6.83158 98.273 209.278 325.504 325.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1790 0.000256 512 80 200 76032 1.71264 5.89606 52.4844 60.1372 60.1931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1910 0.001024 2048 50 50 19008 1.36602 1.49331 52.4451 55.3476 55.4071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1020 3.2e-05 512 120 300 506880 30.9749 13.2255 85.6281 414.391 544.444 544.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 340 0.000128 4096 110 6000 18432 86.0561 28.3259 365.611 829.197 1309.36 1309.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 430 0.000256 2048 120 2500 32256 14.1914 6.96272 133.255 209.46 364.001 364.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 540 0.000256 2048 210 900 23040 15.026 6.96525 119.98 207.569 349.675 349.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1540 6.4e-05 512 230 1700 276480 13.0588 6.6559 200.644 207.295 427.84 427.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 450 0.000512 4096 80 4600 25488 6.60112 288.417 208.947 504.01 504.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1490 0.000256 4096 160 4750 73008 13.9817 853.738 418.642 1286.41 1286.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1650 0.000128 1024 320 700 138240 10.9566 6.8399 80.4338 208.917 307.272 307.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1790 0.000256 512 80 200 75888 1.70973 16.9936 52.4377 71.1827 71.2417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1910 0.001024 2048 50 50 18864 1.36221 1.21446 52.2013 54.8214 54.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1020 3.2e-05 512 120 300 503808 30.9165 13.1473 75.7339 412.301 532.323 532.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 340 0.000128 4096 110 6000 18432 85.6777 28.2309 309.862 825.017 1248.94 1249.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 430 0.000256 2048 120 2500 30720 14.2536 6.92634 108.226 208.108 337.639 337.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 540 0.000256 2048 210 900 23040 14.9545 6.96797 114.54 206.628 343.22 343.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1540 6.4e-05 512 230 1700 276480 12.9036 6.61482 171.657 206.27 397.629 397.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 450 0.000512 4096 80 4600 25536 6.61501 246.688 209.431 462.776 462.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1490 0.000256 4096 160 4750 72960 13.9798 726.37 418.58 1158.97 1159.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1650 0.000128 1024 320 700 136704 11.0031 6.82787 68.0056 208.434 294.396 294.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1790 0.000256 512 80 200 75840 1.70986 16.9906 52.4298 71.1754 71.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1910 0.001024 2048 50 50 18816 1.36141 1.36198 52.194 54.9604 55.0154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 3.2e-05 512 120 300 516096 31.0673 13.3912 126.211 418.386 589.278 589.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 340 0.000128 4096 110 6000 20608 86.413 28.3889 732.712 836.644 1684.33 1684.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 430 0.000256 2048 120 2500 33152 14.2971 7.04512 244.559 212.075 478.107 478.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 540 0.000256 2048 210 900 24192 15.1318 7.04403 67.9785 209.351 299.633 299.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1540 6.4e-05 512 230 1700 283136 12.9761 6.72838 360.102 209.259 589.263 589.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 450 0.000512 4096 80 4600 25704 6.61843 519.272 209.597 735.532 735.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1490 0.000256 4096 160 4750 73192 13.9924 1538.42 419.089 1971.55 1971.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1650 0.000128 1024 320 700 138432 11.0269 6.84442 148.092 209.364 375.454 375.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1790 0.000256 512 80 200 76048 1.70835 8.6305 52.478 62.86 62.9163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1910 0.001024 2048 50 50 19040 1.37091 2.17053 52.4312 56.0165 56.0722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1020 3.2e-05 512 120 300 516096 31.0143 13.3751 83.8261 418.767 547.206 547.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 340 0.000128 4096 110 6000 19712 86.6804 28.3607 449.405 837.644 1402.25 1402.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 430 0.000256 2048 120 2500 33152 14.2677 7.1111 156.693 212.432 390.643 390.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 540 0.000256 2048 210 900 24192 15.1018 7.04214 44.0063 209.677 275.958 276.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1540 6.4e-05 512 230 1700 283136 12.9541 6.72154 240.48 209.473 469.834 469.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 450 0.000512 4096 80 4600 25648 6.62378 332.904 209.776 549.349 549.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1490 0.000256 4096 160 4750 73136 13.996 980.904 419.437 1414.38 1414.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1650 0.000128 1024 320 700 137984 11.021 6.83856 93.2986 209.523 320.812 320.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1790 0.000256 512 80 200 75936 1.7113 5.67789 52.484 59.9164 59.9755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1910 0.001024 2048 50 50 18928 1.35936 1.6265 52.3206 55.3478 55.4059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 3.2e-05 512 120 300 516096 31.0851 13.3837 68.1809 418.342 531.215 531.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 340 0.000128 4096 110 6000 18816 87.241 28.3866 351.095 837.013 1303.89 1304.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 430 0.000256 2048 120 2500 32256 14.4272 7.09018 125.334 212.387 359.374 359.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 540 0.000256 2048 210 900 24192 15.1611 7.09222 36.7711 209.601 268.752 268.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1540 6.4e-05 512 230 1700 279552 13.2179 6.73162 192.109 209.284 421.543 421.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 450 0.000512 4096 80 4600 25536 6.61469 272.388 209.247 488.295 488.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1490 0.000256 4096 160 4750 73080 13.9945 804.567 418.968 1237.57 1237.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1650 0.000128 1024 320 700 138432 11.038 7.02403 76.4514 209.386 304.029 304.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1790 0.000256 512 80 200 75936 1.70826 4.67302 52.4633 58.8868 58.9434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1910 0.001024 2048 50 50 18816 1.35933 1.34986 52.115 54.8665 54.9217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1020 3.2e-05 512 120 300 501760 31.2615 13.1878 60.0969 414.029 518.797 518.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 340 0.000128 4096 110 6000 17920 85.9905 28.2459 303.64 828.603 1246.64 1246.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 430 0.000256 2048 120 2500 32256 14.1786 6.95091 112.879 209.358 343.5 343.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 540 0.000256 2048 210 900 23296 14.988 6.95331 105.347 207.569 334.991 335.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1540 6.4e-05 512 230 1700 279552 12.8176 6.65936 172.608 207.146 399.417 399.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 450 0.000512 4096 80 4600 25536 6.61709 246.884 209.78 463.324 463.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1490 0.000256 4096 160 4750 73024 13.9899 725.105 419.423 1158.56 1158.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1650 0.000128 1024 320 700 137984 11.0067 6.83008 68.8967 209.67 296.531 296.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1790 0.000256 512 80 200 75712 1.70819 15.2205 52.4088 69.3804 69.4354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1910 0.001024 2048 50 50 18816 1.35978 1.58333 52.3224 55.3093 55.3655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1020 3.2e-05 512 120 300 516096 30.8756 13.3424 127.781 417.764 589.982 590.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 340 0.000128 4096 110 6000 20480 86.0535 28.3164 719.973 835.432 1669.94 1670.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 430 0.000256 2048 120 2500 32768 14.2547 7.01091 239.093 211.629 472.12 472.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 540 0.000256 2048 210 900 24064 15.0626 7.0136 67.1907 209.066 298.458 298.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1540 6.4e-05 512 230 1700 282624 12.9177 6.70362 360.032 209.102 588.956 589.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 450 0.000512 4096 80 4600 25664 6.61914 515.584 209.454 731.702 731.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1490 0.000256 4096 160 4750 73152 13.9776 1481.06 418.977 1914.06 1914.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1650 0.000128 1024 320 700 138752 10.9931 6.84211 144.816 209.66 372.443 372.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1790 0.000256 512 80 200 76032 1.71008 8.62413 52.4877 62.8649 62.9205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1910 0.001024 2048 50 50 19008 1.36806 2.41606 52.3726 56.1975 56.2526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1020 3.2e-05 512 120 300 516096 30.9225 13.3445 82.8361 418.099 545.438 545.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 340 0.000128 4096 110 6000 20480 86.067 28.3218 470.952 836.338 1421.84 1421.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 430 0.000256 2048 120 2500 32768 14.2892 7.02669 156.307 210.934 388.693 388.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 540 0.000256 2048 210 900 23552 15.146 7.05613 43.1713 209.377 274.883 274.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1540 6.4e-05 512 230 1700 282624 12.935 6.70646 231.587 209.145 460.583 460.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 450 0.000512 4096 80 4600 25600 6.61914 335.898 209.597 552.158 552.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1490 0.000256 4096 160 4750 73088 13.9879 966.432 419.268 1399.73 1399.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1650 0.000128 1024 320 700 138240 10.9851 6.83027 93.2447 209.197 320.391 320.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1790 0.000256 512 80 200 75904 1.71328 5.60618 52.6112 59.9722 60.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1910 0.001024 2048 50 50 18944 1.36192 1.86573 52.4076 55.6777 55.7363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1020 3.2e-05 512 120 300 503808 30.9337 13.1482 68.786 412.282 525.386 525.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 340 0.000128 4096 110 6000 18432 85.6655 28.242 354.032 825.191 1293.3 1293.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 430 0.000256 2048 120 2500 30720 14.2483 6.93718 123.307 207.049 351.678 351.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 540 0.000256 2048 210 900 23040 14.9533 6.93043 36.743 206.625 265.383 265.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1540 6.4e-05 512 230 1700 276480 12.8948 6.61235 187.014 206.255 412.981 413.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 450 0.000512 4096 80 4600 25536 6.61808 281.827 209.428 497.919 497.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1490 0.000256 4096 160 4750 72960 13.9796 789.588 418.558 1222.17 1222.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1650 0.000128 1024 320 700 136704 11.0117 6.82666 79.2873 209.496 306.752 306.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1790 0.000256 512 80 200 75840 1.71251 4.83942 52.4311 59.0286 59.0858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1910 0.001024 2048 50 50 18816 1.35987 1.52963 52.1932 55.1247 55.1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1020 3.2e-05 512 120 300 507904 31.5285 13.3448 61.6846 418.179 524.955 525.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 340 0.000128 4096 110 6000 20480 86.1185 28.3375 350.777 837.045 1302.44 1302.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 430 0.000256 2048 120 2500 32768 14.2968 7.04941 116.188 212.405 350.071 350.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 540 0.000256 2048 210 900 22528 15.292 7.03424 32.6532 209.721 264.831 264.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1540 6.4e-05 512 230 1700 278528 13.1848 6.70938 163.843 209.234 393.173 393.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 450 0.000512 4096 80 4600 25344 6.59978 248.801 208.92 464.362 464.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1490 0.000256 4096 160 4750 72960 13.9846 690.872 419.261 1124.17 1124.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1650 0.000128 1024 320 700 137216 11.03 6.83008 69.9108 209.379 297.278 297.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1790 0.000256 512 80 200 75776 1.70877 4.31104 52.4739 58.5376 58.5933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1910 0.001024 2048 50 50 18688 1.35344 1.81853 52.0695 55.2829 55.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1020 3.2e-05 512 120 300 516096 30.8663 13.3635 129.28 417.423 591.154 591.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 340 0.000128 4096 110 6000 20736 86.0264 28.3808 758.212 834.801 1707.58 1707.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 430 0.000256 2048 120 2500 32832 14.2868 7.03078 247.132 211.412 480.002 480.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 540 0.000256 2048 210 900 24192 15.0824 7.02464 68.6508 208.915 299.801 299.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1540 6.4e-05 512 230 1700 281088 13.039 6.71309 369.409 208.848 598.214 598.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 450 0.000512 4096 80 4600 25632 6.61894 534.782 209.32 750.769 750.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1490 0.000256 4096 160 4750 73152 13.9811 1585.79 419.091 2018.91 2018.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1650 0.000128 1024 320 700 138816 11.0289 6.84602 147.397 209.586 374.989 375.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1790 0.000256 512 80 200 76032 1.7079 8.85677 52.4865 63.0948 63.1515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1910 0.001024 2048 50 50 19008 1.36605 2.24432 52.3925 56.047 56.1042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1020 3.2e-05 512 120 300 506880 30.9708 13.2217 89.9568 414.322 548.697 548.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 340 0.000128 4096 110 6000 18432 86.0879 28.3114 480.381 828.876 1423.82 1423.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 430 0.000256 2048 120 2500 32256 14.1817 6.99568 174.039 209.429 404.778 404.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 540 0.000256 2048 210 900 23040 15.015 6.95834 47.8117 207.542 277.456 277.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1540 6.4e-05 512 230 1700 276480 13.055 6.6567 258.365 207.261 485.543 485.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 450 0.000512 4096 80 4600 25488 6.60275 379.776 208.91 595.334 595.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1490 0.000256 4096 160 4750 73008 13.9796 1124.25 418.567 1556.84 1556.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1650 0.000128 1024 320 700 138240 10.9653 6.83622 104.487 208.959 331.374 331.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1790 0.000256 512 80 200 75888 1.71056 6.21277 52.4306 60.3972 60.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1910 0.001024 2048 50 50 18864 1.35827 1.62618 52.1923 55.2205 55.2787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1020 3.2e-05 512 120 300 511488 31.2385 13.3632 75.6423 417.467 537.93 538.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 340 0.000128 4096 110 6000 20736 86.1917 28.3853 445.604 835.437 1395.78 1395.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 430 0.000256 2048 120 2500 32832 14.3138 7.03856 146.911 211.876 380.28 380.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 540 0.000256 2048 210 900 24192 15.13 7.03315 41.5885 209.27 273.147 273.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1540 6.4e-05 512 230 1700 276480 13.29 6.71744 214.997 208.853 444.058 444.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 450 0.000512 4096 80 4600 25488 6.62 312.56 209.295 528.519 528.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1490 0.000256 4096 160 4750 73008 13.9857 925.809 419.077 1358.92 1358.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1650 0.000128 1024 320 700 138240 11.0038 6.84173 86.8514 209.033 313.861 313.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1790 0.000256 512 80 200 75816 1.70886 5.14621 52.4352 59.3316 59.3896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1910 0.001024 2048 50 50 18792 1.36154 1.80019 52.1937 55.3984 55.4537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1020 3.2e-05 512 120 300 497664 30.688 13.0478 70.5045 408.196 522.663 522.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 340 0.000128 4096 110 6000 13824 86.3967 28.1513 285.147 817.073 1216.92 1217.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 430 0.000256 2048 120 2500 29952 14.1789 6.93837 127.257 205.432 353.944 354.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 540 0.000256 2048 210 900 20736 15.0292 6.89814 35.2458 204.779 262.081 262.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1540 6.4e-05 512 230 1700 267264 13.1651 6.56998 196.525 204.214 420.676 420.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 450 0.000512 4096 80 4600 25344 6.61219 295.475 208.867 510.997 511.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1490 0.000256 4096 160 4750 72864 13.9795 873.216 418.513 1305.76 1305.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1650 0.000128 1024 320 700 135936 10.9375 6.85702 80.8499 207.483 306.254 306.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1790 0.000256 512 80 200 75744 1.71002 4.97594 52.4155 59.1435 59.1993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1910 0.001024 2048 50 50 18720 1.35824 1.24877 52.1772 54.8244 54.8793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1020 3.2e-05 512 120 300 506880 31.6142 13.3673 65.58 417.455 528.231 528.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 340 0.000128 4096 110 6000 17280 87.542 28.4051 326.422 836.006 1278.53 1278.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 430 0.000256 2048 120 2500 31680 14.4914 7.05475 124.636 212.246 358.563 358.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 540 0.000256 2048 210 900 23040 15.2968 7.10413 34.2824 209.602 266.416 266.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1540 6.4e-05 512 230 1700 276480 13.2985 6.72358 186.959 208.905 416.084 416.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 450 0.000512 4096 80 4600 25200 6.58227 268.253 208.481 483.361 483.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1490 0.000256 4096 160 4750 72720 13.9755 796.986 418.086 1229.09 1229.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1650 0.000128 1024 320 700 138240 11.03 6.85664 75.6204 209.126 302.762 302.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1790 0.000256 512 80 200 75600 1.71066 4.64899 52.3694 58.773 58.8291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1910 0.001024 2048 50 50 18720 1.36016 1.42768 52.3742 55.2052 55.2593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 3.2e-05 512 120 300 517120 31.0746 13.3928 124.688 419.081 588.458 588.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 340 0.000128 4096 110 6000 20480 86.3469 28.4112 721.971 838.136 1675.03 1675.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 430 0.000256 2048 120 2500 32640 14.2252 6.97926 237.552 209.911 468.802 468.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 540 0.000256 2048 210 900 23680 15.0247 6.97958 65.0737 208.045 295.253 295.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1540 6.4e-05 512 230 1700 281600 13.0988 6.72768 360.772 209.617 590.426 590.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 450 0.000512 4096 80 4600 25680 6.62317 518.201 209.593 734.464 734.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1490 0.000256 4096 160 4750 73120 13.9878 1533.73 419.091 1966.86 1966.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1650 0.000128 1024 320 700 138880 11.0108 6.84442 144.021 209.657 371.665 371.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1790 0.000256 512 80 200 76000 1.7111 8.49306 52.4619 62.708 62.7683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1910 0.001024 2048 50 50 19040 1.36938 2.36544 52.4942 56.2717 56.3285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1020 3.2e-05 512 120 300 512000 31.3486 13.3698 86.062 419.491 550.493 550.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 340 0.000128 4096 110 6000 17920 85.6524 28.2254 438.756 825.529 1378.33 1378.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 430 0.000256 2048 120 2500 32000 14.0977 6.94096 162.61 207.111 390.898 391.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 540 0.000256 2048 210 900 23040 14.9197 6.93658 45.0015 206.717 273.705 273.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1540 6.4e-05 512 230 1700 281600 13.085 6.71302 247.733 209.853 477.585 477.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 450 0.000512 4096 80 4600 25600 6.62192 356.779 209.779 573.222 573.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1490 0.000256 4096 160 4750 72960 13.9842 1048.61 418.75 1481.39 1481.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1650 0.000128 1024 320 700 136960 10.9541 6.81405 97.2464 208.297 323.442 323.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1790 0.000256 512 80 200 75840 1.70973 5.79597 52.4548 60.0041 60.0613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1910 0.001024 2048 50 50 18880 1.36192 1.65683 52.3241 55.3849 55.4417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 3.2e-05 512 120 300 506880 30.6794 13.1625 72.1393 412.307 528.507 528.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 340 0.000128 4096 110 6000 15360 86.7304 28.2577 322.611 825.232 1262.99 1263.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 430 0.000256 2048 120 2500 30720 14.2662 6.94528 132.382 208.227 361.956 362.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 540 0.000256 2048 210 900 23040 14.9551 6.94592 38.4754 206.753 267.256 267.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1540 6.4e-05 512 230 1700 276480 12.8964 6.62528 207.357 206.306 433.388 433.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 450 0.000512 4096 80 4600 25440 6.61062 302.69 209.168 518.513 518.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1490 0.000256 4096 160 4750 72960 13.9858 901.489 418.817 1334.34 1334.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1650 0.000128 1024 320 700 138240 10.9831 6.85565 83.5339 209.013 310.513 310.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1790 0.000256 512 80 200 75840 1.70781 4.99098 52.4631 59.2051 59.2609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1910 0.001024 2048 50 50 18720 1.35779 1.88621 52.0623 55.3489 55.4051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1020 3.2e-05 512 120 300 491520 31.7965 13.1557 65.0836 412.768 523.027 523.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 340 0.000128 4096 110 6000 15360 86.7428 28.2373 297.132 826.46 1238.73 1238.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 430 0.000256 2048 120 2500 30720 14.2823 6.94272 122.303 208.719 352.382 352.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 540 0.000256 2048 210 900 23040 14.9615 6.96934 37.091 207.165 266.317 266.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1540 6.4e-05 512 230 1700 276480 12.9064 6.61914 191.789 206.598 418.115 418.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 450 0.000512 4096 80 4600 25280 6.59501 277.225 208.939 492.803 492.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1490 0.000256 4096 160 4750 72640 13.9625 818.117 418.307 1250.43 1250.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1650 0.000128 1024 320 700 135680 10.8773 6.79968 75.946 206.744 300.495 300.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1790 0.000256 512 80 200 75520 1.70448 4.52326 52.355 58.6247 58.6805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1910 0.001024 2048 50 50 18560 1.35168 1.29229 51.903 54.5894 54.6427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1020 3.2e-05 512 120 300 486400 32.1887 13.1584 61.7237 412.818 520.107 520.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 340 0.000128 4096 110 6000 12800 87.5626 28.2609 238.624 826.885 1181.49 1181.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 430 0.000256 2048 120 2500 32000 14.191 6.98589 123.553 209.126 353.99 354.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 540 0.000256 2048 210 900 22400 15.0903 6.95267 33.891 207.382 263.446 263.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1540 6.4e-05 512 230 1700 268800 13.3466 6.63126 178.46 206.593 405.235 405.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 450 0.000512 4096 80 4600 25200 6.59197 265.693 208.939 481.269 481.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1490 0.000256 4096 160 4750 72800 13.984 790.86 419.215 1224.1 1224.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1650 0.000128 1024 320 700 134400 10.9457 6.8079 72.3152 206.837 297.031 297.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1790 0.000256 512 80 200 75600 1.71274 4.59571 52.4575 58.8092 58.8657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1910 0.001024 2048 50 50 18400 1.34307 1.53955 51.6835 54.6076 54.6638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1020 3.2e-05 512 120 300 524288 30.4164 13.3795 104.961 419.434 568.408 568.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 340 0.000128 4096 110 6000 17920 87.0284 28.3412 507.825 838.495 1461.85 1461.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 430 0.000256 2048 120 2520 32768 14.2918 7.06765 192.262 212.806 426.558 426.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 540 0.000256 2048 210 900 24064 15.1676 7.03974 88.3075 209.789 320.433 320.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1540 6.4e-05 512 230 1740 283648 12.9481 6.71706 294.887 209.744 524.474 524.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 450 0.000512 4096 80 4620 25664 6.62278 417.957 209.723 634.344 634.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1490 0.000256 4096 160 4740 73216 13.9932 1226.5 419.354 1659.89 1659.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1650 0.000128 1024 320 720 138496 10.9951 6.8633 117.241 209.746 344.973 345.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1790 0.000256 512 80 180 76288 1.71213 9.94506 52.528 64.2277 64.2825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1910 0.001024 2048 50 60 19008 1.37309 3.51962 52.5395 57.474 57.5301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1020 3.2e-05 512 120 300 520192 30.5927 13.3471 76.6452 417.693 538.489 538.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 340 0.000128 4096 110 6000 17408 87.0635 28.3129 323.703 835.291 1274.53 1274.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 430 0.000256 2048 120 2520 32256 14.3067 7.00922 125.449 211.775 358.667 358.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 540 0.000256 2048 210 900 23552 15.1714 7.028 86.8586 209.029 318.214 318.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1540 6.4e-05 512 230 1740 282624 12.9403 6.70998 193.001 208.922 421.761 421.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 450 0.000512 4096 80 4620 25600 6.6169 273.363 209.398 489.419 489.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1490 0.000256 4096 160 4740 73152 13.979 801.894 418.847 1234.77 1234.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1650 0.000128 1024 320 720 138240 11.0109 6.92378 76.9437 209.635 304.64 304.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1790 0.000256 512 80 180 76224 1.71213 9.8608 52.4659 64.0804 64.1361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1910 0.001024 2048 50 60 18944 1.36602 3.49322 52.4156 57.3162 57.3725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1020 3.2e-05 512 120 300 516096 30.5359 13.3013 66.7034 416.567 527.327 527.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 340 0.000128 4096 110 6000 16896 87.0327 28.2953 253.08 832.837 1201.41 1201.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 430 0.000256 2048 120 2520 32256 14.2451 6.98787 102.217 210.965 334.549 334.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 540 0.000256 2048 210 900 23040 15.1699 6.98643 85.2708 208.458 316.016 316.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1540 6.4e-05 512 230 1740 279552 13.0027 6.68208 158.371 208.285 386.518 386.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 450 0.000512 4096 80 4620 25536 6.61094 221.08 209.252 436.989 437.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1490 0.000256 4096 160 4740 73152 13.9796 649.191 419.145 1082.36 1082.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1650 0.000128 1024 320 720 138240 10.9976 6.83149 63.4315 209.43 290.815 290.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1790 0.000256 512 80 180 76224 1.71171 9.87194 52.4989 64.126 64.1815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1910 0.001024 2048 50 60 18912 1.36806 3.4775 52.4267 57.3142 57.3706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1020 3.2e-05 512 120 300 516096 30.9813 13.3427 156.191 418.088 618.829 618.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 340 0.000128 4096 110 6000 16384 87.3897 28.3259 214.793 836.333 1167 1167.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 430 0.000256 2048 120 2520 31744 14.3778 7.0185 87.1559 212.144 320.831 320.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 540 0.000256 2048 210 900 23552 15.1986 7.13037 86.1345 209.378 317.972 318.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1540 6.4e-05 512 230 1740 282624 12.9314 6.70925 137.436 209.143 366.397 366.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 450 0.000512 4096 80 4620 25472 6.60826 190.517 209.23 406.398 406.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1490 0.000256 4096 160 4740 73088 13.9852 561.005 419.211 994.243 994.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1650 0.000128 1024 320 720 137216 11.0507 6.8289 193.831 209.399 421.239 421.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1790 0.000256 512 80 180 76160 1.71213 9.91949 52.5171 64.1929 64.2499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1910 0.001024 2048 50 60 18816 1.36621 3.47152 52.2824 57.1635 57.2204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1020 3.2e-05 512 120 300 522240 30.6648 13.4006 137.546 419.403 601.239 601.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 340 0.000128 4096 110 6000 17920 87.3847 28.3911 697.993 838.806 1652.74 1652.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 430 0.000256 2048 120 2520 32640 14.3824 7.04717 264.318 211.631 497.505 497.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 540 0.000256 2048 210 900 24000 15.1849 7.13126 126.622 209.825 358.897 359.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1540 6.4e-05 512 230 1740 284160 12.9685 6.73152 399.235 209.77 628.893 629.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 450 0.000512 4096 80 4620 25640 6.61709 570.53 209.65 786.84 786.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1490 0.000256 4096 160 4740 73200 13.9919 1678.24 419.904 2112.18 2112.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1650 0.000128 1024 320 720 138560 11.0397 6.87907 163.992 209.782 391.824 391.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1790 0.000256 512 80 180 76280 1.71219 13.8916 52.5326 68.1785 68.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1910 0.001024 2048 50 60 19000 1.37155 2.81325 52.5411 56.7668 56.8265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1020 3.2e-05 512 120 300 522240 30.6135 13.3898 95.174 419.073 558.471 558.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 340 0.000128 4096 110 6000 17920 87.1916 28.3818 437.224 838.102 1391.06 1391.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 430 0.000256 2048 120 2520 32000 14.2643 6.98138 163.185 209.889 394.451 394.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 540 0.000256 2048 210 900 23040 15.1045 6.9961 117.365 208.036 347.635 347.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1540 6.4e-05 512 230 1740 284160 12.9464 6.72358 256.747 209.622 486.227 486.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 450 0.000512 4096 80 4620 25600 6.61731 357.752 209.471 573.885 573.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1490 0.000256 4096 160 4740 73120 13.9858 1046.69 419.067 1479.79 1479.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1650 0.000128 1024 320 720 138240 11.0324 6.84115 100.585 209.65 328.234 328.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1790 0.000256 512 80 180 76240 1.71098 13.7863 52.4884 68.0288 68.0859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1910 0.001024 2048 50 60 18960 1.37011 1.98042 52.4992 55.8916 55.9511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1020 3.2e-05 512 120 300 514560 31.0134 13.3672 78.1391 417.786 540.521 540.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 340 0.000128 4096 110 6000 17280 87.3231 28.3663 343.18 835.703 1294.73 1294.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 430 0.000256 2048 120 2520 31680 14.4229 7.04854 132.154 212.011 365.768 365.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 540 0.000256 2048 210 900 23040 15.239 7.02253 116.586 209.207 348.184 348.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1540 6.4e-05 512 230 1740 280320 13.094 6.71981 208.353 208.98 437.325 437.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 450 0.000512 4096 80 4620 25560 6.61283 290.835 209.674 507.166 507.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1490 0.000256 4096 160 4740 73080 13.9817 852.594 419.152 1285.77 1285.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1650 0.000128 1024 320 720 137280 11.0269 6.84224 81.985 209.04 309.023 309.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1790 0.000256 512 80 180 76200 1.71622 13.781 52.5392 68.0774 68.1332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1910 0.001024 2048 50 60 18840 1.36192 5.01555 52.3325 58.7512 58.8066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1020 3.2e-05 512 120 300 522240 30.5733 13.3734 83.3835 419.442 546.996 547.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 340 0.000128 4096 110 6000 15360 86.5428 28.2182 258.14 825.423 1198.48 1198.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 430 0.000256 2048 120 2520 30720 14.2287 6.93043 108.168 208.133 337.59 337.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 540 0.000256 2048 210 900 21760 15.0733 6.96096 108.12 206.691 336.975 337.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1540 6.4e-05 512 230 1740 281600 13.0813 6.70822 178.36 209.825 408.16 408.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 450 0.000512 4096 80 4620 25440 6.60874 245.661 209.215 461.529 461.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1490 0.000256 4096 160 4740 72960 13.9878 720.818 418.647 1153.5 1153.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1650 0.000128 1024 320 720 136960 10.9382 6.81696 69.3055 208.19 295.381 295.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1790 0.000256 512 80 180 76160 1.71322 13.7706 52.5269 68.0502 68.1065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1910 0.001024 2048 50 60 18880 1.36806 5.04035 52.5394 58.9923 59.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1020 3.2e-05 512 120 300 522240 30.5314 13.3796 118.645 418.379 581.15 581.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 340 0.000128 4096 110 6000 17664 87.2504 28.3467 629.813 836.643 1582.22 1582.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 430 0.000256 2048 120 2520 32640 14.3069 7.02259 241.897 212.033 475.392 475.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 540 0.000256 2048 210 900 23808 15.1123 7.032 65.9613 209.325 297.55 297.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1540 6.4e-05 512 230 1740 282624 12.9848 6.72038 363.436 209.258 592.597 592.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 450 0.000512 4096 80 4620 25632 6.62058 521.734 209.468 737.868 737.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1490 0.000256 4096 160 4740 73200 13.9916 1537.51 419.08 1970.63 1970.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1650 0.000128 1024 320 720 138240 11.0089 6.97094 150.08 209.261 377.447 377.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1790 0.000256 512 80 180 76272 1.71123 7.77258 52.4908 62.0154 62.0734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1910 0.001024 2048 50 60 18960 1.36982 2.64464 52.4105 56.468 56.5252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1020 3.2e-05 512 120 300 516096 30.5417 13.2977 78.3685 416.741 539.172 539.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 340 0.000128 4096 110 6000 16896 87.0322 28.2892 379.823 833.522 1328.83 1328.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 430 0.000256 2048 120 2520 32256 14.2461 6.9921 152.203 210.922 384.496 384.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 540 0.000256 2048 210 900 23040 15.1132 6.98771 40.9456 208.628 271.803 271.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1540 6.4e-05 512 230 1740 279552 13.0012 6.68026 240.29 208.455 468.63 468.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 450 0.000512 4096 80 4620 25536 6.61094 329.694 209.423 545.772 545.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1490 0.000256 4096 160 4740 73152 13.987 968.225 419.437 1401.7 1401.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1650 0.000128 1024 320 720 138240 10.9924 6.8336 93.8412 209.529 321.327 321.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1790 0.000256 512 80 180 76224 1.7113 5.1743 52.5419 59.4666 59.5241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1910 0.001024 2048 50 60 18912 1.36602 1.65875 52.4635 55.5297 55.5885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1020 3.2e-05 512 120 300 516096 30.3108 13.2137 63.9228 414.323 521.985 522.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 340 0.000128 4096 110 6000 16128 86.9316 28.3234 299.083 828.868 1243.37 1243.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 430 0.000256 2048 120 2520 31104 14.286 6.96557 120.464 209.412 351.262 351.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 540 0.000256 2048 210 900 23040 15.0332 6.96038 98.1297 207.537 327.787 327.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1540 6.4e-05 512 230 1740 276480 13.057 6.67635 192.257 207.261 419.433 419.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 450 0.000512 4096 80 4620 25488 6.60634 270.761 209.228 486.64 486.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1490 0.000256 4096 160 4740 73008 13.9797 794.932 418.521 1227.48 1227.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1650 0.000128 1024 320 720 137088 11.0138 6.8391 76.1589 208.89 303.026 303.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1790 0.000256 512 80 180 76176 1.71222 12.4638 52.4894 66.7084 66.7628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1910 0.001024 2048 50 60 18864 1.36294 1.35469 52.4153 55.1762 55.2337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1020 3.2e-05 512 120 300 503808 30.9344 13.1409 66.2463 412.582 523.124 523.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 340 0.000128 4096 110 6000 15360 86.6494 28.216 257.824 825.572 1198.43 1198.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 430 0.000256 2048 120 2520 30720 14.2507 6.94618 107.315 208.287 336.928 337.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 540 0.000256 2048 210 900 21504 15.1411 6.9304 97.041 206.773 326.016 326.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1540 6.4e-05 512 230 1740 276480 12.8788 6.62083 172.102 206.409 398.197 398.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 450 0.000512 4096 80 4620 25344 6.59818 243.233 208.86 458.735 458.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1490 0.000256 4096 160 4740 72960 13.9852 717.66 418.8 1150.49 1150.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1650 0.000128 1024 320 720 136704 11.0196 6.82803 68.9692 208.569 295.513 295.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1790 0.000256 512 80 180 76032 1.71213 12.4282 52.4631 66.6468 66.7034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1910 0.001024 2048 50 60 18816 1.36717 1.63478 52.4491 55.4934 55.5534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1020 3.2e-05 512 120 300 506880 30.6773 13.1677 59.5243 412.671 516.26 516.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 340 0.000128 4096 110 6000 15360 86.7459 28.2522 220.378 826.032 1161.56 1161.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 430 0.000256 2048 120 2520 30720 14.2711 6.9497 94.23 208.552 324.129 324.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 540 0.000256 2048 210 900 21120 15.2083 6.94106 94.1823 206.933 323.397 323.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1540 6.4e-05 512 230 1740 276480 12.906 6.63142 150.643 206.466 376.829 376.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 450 0.000512 4096 80 4620 25440 6.61158 211.53 209.651 427.836 427.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1490 0.000256 4096 160 4740 72960 13.9856 621.013 419.119 1054.16 1054.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1650 0.000128 1024 320 720 136320 11.074 6.84637 59.6513 209.181 286.88 286.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1790 0.000256 512 80 180 76080 1.7119 12.4396 52.5369 66.7299 66.7867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1910 0.001024 2048 50 60 18720 1.36192 4.44202 52.3268 58.1733 58.2306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1020 3.2e-05 512 120 300 523264 30.504 13.3891 118.089 418.729 580.925 581.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 340 0.000128 4096 110 6000 17920 87.4098 28.3851 613.378 837.318 1566.65 1566.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 430 0.000256 2048 120 2520 32256 14.4074 7.05037 229.516 212.234 463.344 463.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 540 0.000256 2048 210 900 23744 15.1927 7.04746 63.0649 209.525 294.959 295.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1540 6.4e-05 512 230 1740 283136 12.9878 6.7279 360.317 209.445 589.682 589.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 450 0.000512 4096 80 4620 25648 6.62256 501.428 209.781 717.877 717.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1490 0.000256 4096 160 4740 73192 13.9837 1474.53 419.438 1908 1908.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1650 0.000128 1024 320 720 137984 11.0323 6.84486 142.098 209.452 369.555 369.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1790 0.000256 512 80 180 76272 1.71418 7.5569 52.5434 61.8562 61.9131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1910 0.001024 2048 50 60 18984 1.37053 2.46989 52.5443 56.4266 56.4841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1020 3.2e-05 512 120 300 523264 30.4575 13.3769 75.9433 418.417 538.42 538.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 340 0.000128 4096 110 6000 17920 87.1655 28.3683 391.79 836.924 1344.41 1344.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 430 0.000256 2048 120 2520 32256 14.3807 7.07616 146.802 211.193 379.588 379.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 540 0.000256 2048 210 900 23296 15.1987 7.04266 40.5751 209.494 272.442 272.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1540 6.4e-05 512 230 1740 283136 12.9698 6.72358 230.827 209.299 460.024 460.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 450 0.000512 4096 80 4620 25536 6.61053 320.005 209.303 535.962 536.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1490 0.000256 4096 160 4740 73136 13.9853 937.701 419.308 1371.04 1371.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1650 0.000128 1024 320 720 137984 11.0097 6.83626 90.3947 209.427 317.799 317.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1790 0.000256 512 80 180 76160 1.71344 4.8128 52.459 59.0291 59.0856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1910 0.001024 2048 50 60 18928 1.36762 1.88211 52.4995 55.7935 55.8475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1020 3.2e-05 512 120 300 516096 31.0832 13.3952 63.607 418.503 526.811 526.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 340 0.000128 4096 110 6000 16128 88.1127 28.3961 295.213 837.338 1249.23 1249.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 430 0.000256 2048 120 2520 32256 14.4273 7.0697 123.653 211.629 356.916 357.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 540 0.000256 2048 210 900 22848 15.3154 7.05741 33.2281 209.68 265.414 265.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1540 6.4e-05 512 230 1740 279552 13.2176 6.73306 193.011 209.43 422.598 422.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 450 0.000512 4096 80 4620 25536 6.62819 267.425 209.641 483.744 483.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1490 0.000256 4096 160 4740 73080 13.994 785.161 419.16 1218.36 1218.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1650 0.000128 1024 320 720 137088 11.0975 6.84237 75.3852 209.463 302.916 303.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1790 0.000256 512 80 180 76104 1.71139 4.09805 52.4657 58.3184 58.3772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1910 0.001024 2048 50 60 18816 1.3624 1.58522 52.3632 55.3538 55.4127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1020 3.2e-05 512 120 300 516096 30.1686 13.185 55.6236 414.032 513.221 513.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 340 0.000128 4096 110 6000 14336 87.3591 28.2488 227.995 828.589 1172.36 1172.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 430 0.000256 2048 120 2520 30464 14.3291 6.95379 101.85 208.428 331.698 331.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 540 0.000256 2048 210 900 21504 15.1828 6.95139 29.3403 207.569 259.173 259.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1540 6.4e-05 512 230 1740 279552 12.8155 6.64272 167.981 207.139 394.788 394.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 450 0.000512 4096 80 4620 25312 6.59046 232.762 209.011 448.408 448.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1490 0.000256 4096 160 4740 73024 13.9892 689.922 419.377 1123.33 1123.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1650 0.000128 1024 320 720 137984 11.0072 6.83242 67.0212 209.676 294.666 294.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1790 0.000256 512 80 180 75936 1.71315 3.56557 52.4267 57.747 57.8048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1910 0.001024 2048 50 60 18816 1.36806 1.82886 52.5524 55.7924 55.8506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1020 3.2e-05 512 120 300 501760 30.5778 13.0895 58.3129 408.898 511.096 511.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 340 0.000128 4096 110 6000 13440 86.9074 28.1928 193.694 818.637 1127.59 1127.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 430 0.000256 2048 120 2520 29120 14.3408 6.9263 87.1578 206.2 314.754 314.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 540 0.000256 2048 210 900 20160 15.2342 6.93094 84.4603 205.142 311.892 312.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1540 6.4e-05 512 230 1740 268800 13.1404 6.59213 143.376 204.588 367.881 368.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 450 0.000512 4096 80 4620 25200 6.56179 205.027 208.391 420.023 420.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1490 0.000256 4096 160 4740 72800 13.982 607.794 418.155 1039.98 1040.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1650 0.000128 1024 320 720 136640 10.9945 6.83158 58.6792 207.76 284.395 284.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1790 0.000256 512 80 180 75880 1.71027 11.4455 52.3762 65.5743 65.6323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1910 0.001024 2048 50 60 18760 1.36592 1.03971 52.4966 54.9438 54.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1020 3.2e-05 512 120 300 520192 30.5728 13.3442 110.971 418.048 573.157 573.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 340 0.000128 4096 110 6000 17408 87.0608 28.3199 556.268 836.012 1507.83 1507.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 430 0.000256 2048 120 2520 32256 14.3066 7.01622 215.947 211.772 449.178 449.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 540 0.000256 2048 210 900 23552 15.1057 7.01878 60.0625 209.21 291.52 291.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1540 6.4e-05 512 230 1740 282624 12.9299 6.70538 334.793 209.108 563.735 563.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 450 0.000512 4096 80 4620 25600 6.61914 469.41 209.566 685.638 685.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1490 0.000256 4096 160 4740 73152 13.9896 1332.57 419.265 1765.88 1765.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1650 0.000128 1024 320 720 138240 11.0131 6.83456 136.441 211.044 365.465 365.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1790 0.000256 512 80 180 76224 1.71165 7.26589 52.5143 61.534 61.5905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1910 0.001024 2048 50 60 18944 1.36736 2.6751 52.4587 56.5437 56.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1020 3.2e-05 512 120 300 516096 30.8999 13.3465 75.5803 417.734 537.781 537.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 340 0.000128 4096 110 6000 16384 87.4478 28.3279 355.972 835.742 1307.65 1307.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 430 0.000256 2048 120 2520 31744 14.3876 7.08726 144.876 210.752 377.236 377.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 540 0.000256 2048 210 900 23552 15.1381 7.03645 41.7193 209.198 273.22 273.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1540 6.4e-05 512 230 1740 282624 12.9219 6.71133 220.784 208.966 449.587 449.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 450 0.000512 4096 80 4620 25472 6.6048 321.436 209.045 537.129 537.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1490 0.000256 4096 160 4740 73088 13.9916 894.348 418.853 1327.24 1327.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1650 0.000128 1024 320 720 137216 11.0072 7.29178 91.5243 209.027 318.979 319.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1790 0.000256 512 80 180 76160 1.72237 4.97024 52.4698 59.2025 59.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1910 0.001024 2048 50 60 18816 1.36118 2.14662 52.242 55.791 55.8481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1020 3.2e-05 512 120 300 503808 30.9376 13.142 61.8609 412.677 518.836 518.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 340 0.000128 4096 110 6000 15360 86.6488 28.2276 278.999 825.796 1219.83 1219.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 430 0.000256 2048 120 2520 30720 14.2529 6.92986 116.551 208.293 346.159 346.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 540 0.000256 2048 210 900 21504 15.1274 6.92358 31.5615 206.83 260.568 260.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1540 6.4e-05 512 230 1740 276480 12.8952 6.6185 178.275 206.459 404.443 404.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 450 0.000512 4096 80 4620 25344 6.5889 265.603 208.911 481.148 481.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1490 0.000256 4096 160 4740 72960 13.9817 738.196 418.914 1171.14 1171.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1650 0.000128 1024 320 720 136704 11.0028 6.82976 76.5176 208.628 303.107 303.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1790 0.000256 512 80 180 76032 1.70854 4.12672 52.4776 58.3543 58.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1910 0.001024 2048 50 60 18816 1.36941 1.74141 52.65 55.8021 55.8572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1020 3.2e-05 512 120 300 507904 31.5377 13.3437 57.9833 418.225 521.303 521.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 340 0.000128 4096 110 6000 16384 87.4823 28.3211 273.798 837.117 1226.87 1227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 430 0.000256 2048 120 2520 30720 14.5289 7.03472 107.46 212.412 341.57 341.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 540 0.000256 2048 210 900 22528 15.272 7.05296 31.1184 209.742 263.313 263.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1540 6.4e-05 512 230 1740 278528 13.1837 6.71133 159.202 209.246 388.542 388.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 450 0.000512 4096 80 4620 25344 6.61094 244.396 209.437 460.486 460.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1490 0.000256 4096 160 4740 72960 13.9866 656.393 419.252 1089.68 1089.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1650 0.000128 1024 320 720 137216 11.032 6.82598 70.6035 209.398 297.99 298.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1790 0.000256 512 80 180 76032 1.70979 3.92458 52.5191 58.196 58.2537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1910 0.001024 2048 50 60 18688 1.36349 2.11418 52.2973 55.8162 55.8734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1020 3.2e-05 512 120 300 512000 30.3356 13.1461 53.234 412.908 509.842 510.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 340 0.000128 4096 110 6000 15360 86.7529 28.2272 234.495 826.376 1176.01 1176.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 430 0.000256 2048 120 2520 30720 14.2899 6.95622 99.336 208.865 329.581 329.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 540 0.000256 2048 210 900 20480 15.2323 6.94205 26.5671 207.145 256.014 256.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1540 6.4e-05 512 230 1740 276480 12.9108 6.61949 145.811 206.521 372.062 372.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 450 0.000512 4096 80 4620 25280 6.61011 222.69 209.221 438.565 438.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1490 0.000256 4096 160 4740 72640 13.9652 602.796 417.889 1034.69 1034.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1650 0.000128 1024 320 720 135680 10.8863 6.79747 63.857 206.711 288.385 288.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1790 0.000256 512 80 180 75840 1.71498 3.57587 52.4267 57.7606 57.8156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1910 0.001024 2048 50 60 18560 1.35766 1.29965 52.1227 54.8226 54.8762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1020 3.2e-05 512 120 320 516096 31.0717 13.3695 108.619 419.18 572.457 572.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 340 0.000128 4096 110 6016 19456 86.5514 28.3361 545.39 838.003 1498.44 1498.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 430 0.000256 2048 120 2496 33024 14.2659 7.04102 189.917 212.952 424.304 424.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 540 0.000256 2048 210 896 20992 15.4576 7.11114 75.1042 209.658 307.461 307.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1540 6.4e-05 512 230 1728 283648 12.9552 6.71459 288.183 209.613 517.65 517.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 450 0.000512 4096 80 4608 25696 6.62528 410.689 209.57 626.929 626.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1490 0.000256 4096 160 4736 73216 13.994 1207.29 419.067 1640.39 1640.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1650 0.000128 1024 320 704 137728 11.0183 6.83213 115.052 209.616 342.646 342.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1790 0.000256 512 80 192 76160 1.71008 10.711 52.4958 64.9616 65.0165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1910 0.001024 2048 50 64 18976 1.37226 3.58502 52.5059 57.5063 57.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1020 3.2e-05 512 120 320 512000 31.2355 13.342 78.0881 418.04 540.924 541.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 340 0.000128 4096 110 6016 18432 86.8219 28.3194 333.064 835.976 1284.34 1284.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 430 0.000256 2048 120 2496 32768 14.2513 7.03821 121.801 211.15 354.376 354.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 540 0.000256 2048 210 896 20480 15.4189 7.06125 70.6501 209.209 302.475 302.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1540 6.4e-05 512 230 1728 282624 12.946 6.7079 185.55 209.1 414.494 414.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 450 0.000512 4096 80 4608 25664 6.62323 264.215 209.791 480.673 480.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1490 0.000256 4096 160 4736 73152 13.9876 774.937 419.238 1208.21 1208.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1650 0.000128 1024 320 704 137728 11.0532 6.83622 74.3223 209.809 302.152 302.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1790 0.000256 512 80 192 76096 1.70845 10.6462 52.5079 64.9059 64.9639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1910 0.001024 2048 50 64 18944 1.37005 3.56147 52.5435 57.5173 57.5772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1020 3.2e-05 512 120 320 509952 31.0413 13.2936 68.5193 416.742 529.808 529.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 340 0.000128 4096 110 6016 18432 86.5556 28.287 272.353 833.518 1220.87 1221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 430 0.000256 2048 120 2496 32256 14.2588 6.9864 99.3798 211.35 332.101 332.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 540 0.000256 2048 210 896 19968 15.4547 7.06429 72.2977 208.627 303.575 303.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1540 6.4e-05 512 230 1728 279552 13.0069 6.68355 153.256 208.531 381.659 381.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 450 0.000512 4096 80 4608 25632 6.62314 218.131 209.754 434.551 434.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1490 0.000256 4096 160 4736 73152 13.989 637.84 419.465 1071.34 1071.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1650 0.000128 1024 320 704 137472 11.0202 6.84858 61.9656 209.554 289.517 289.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1790 0.000256 512 80 192 76032 1.71072 10.6209 52.4926 64.8659 64.9178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1910 0.001024 2048 50 64 18912 1.37197 3.54502 52.5555 57.5158 57.5734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1020 3.2e-05 512 120 320 507904 31.8106 13.3386 160.788 417.737 623.895 624.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 340 0.000128 4096 110 6016 18432 86.8765 28.3317 240.235 835.726 1191.33 1191.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 430 0.000256 2048 120 2496 32768 14.2819 7.02893 87.411 212.365 321.216 321.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 540 0.000256 2048 210 896 20480 15.4899 7.02611 73.3278 209.213 305.178 305.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1540 6.4e-05 512 230 1728 282624 12.9322 6.70816 132.851 208.966 361.641 361.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 450 0.000512 4096 80 4608 25600 6.62365 187.639 209.557 403.864 403.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1490 0.000256 4096 160 4736 73088 13.9891 550.728 418.834 983.593 983.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1650 0.000128 1024 320 704 137216 11.0472 6.83008 188.929 209.031 415.965 416.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1790 0.000256 512 80 192 76032 1.71008 10.6922 52.4665 64.9111 64.9667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1910 0.001024 2048 50 64 18816 1.37011 3.57376 52.3288 57.3147 57.3706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1020 3.2e-05 512 120 320 517120 31.1132 13.4036 139.462 423.155 607.357 607.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 340 0.000128 4096 110 6016 19200 86.954 28.386 725.119 846.107 1686.74 1686.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 430 0.000256 2048 120 2496 32960 14.34 7.08438 255.841 213.724 491.125 491.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 540 0.000256 2048 210 896 21120 15.4745 7.05331 107.968 211.713 342.338 342.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1540 6.4e-05 512 230 1728 284160 12.9662 6.73226 379.385 211.646 610.917 611.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 450 0.000512 4096 80 4608 25680 6.6185 550.566 211.557 768.787 768.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1490 0.000256 4096 160 4736 73200 13.9895 1618.77 423.079 2055.89 2055.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1650 0.000128 1024 320 704 137600 11.0831 6.84102 155.336 211.661 385.05 385.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1790 0.000256 512 80 192 76160 1.71014 14.5244 53.0071 69.2866 69.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1910 0.001024 2048 50 64 18960 1.37018 2.88074 52.9962 57.2924 57.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1020 3.2e-05 512 120 320 517120 31.0868 13.3885 96.3491 419.008 560.061 560.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 340 0.000128 4096 110 6016 19200 86.8201 28.377 443.085 838.116 1396.57 1396.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 430 0.000256 2048 120 2496 32000 14.2516 7.02832 152.431 211.08 384.922 385.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 540 0.000256 2048 210 896 20480 15.3466 6.97594 101.326 208.003 331.787 331.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1540 6.4e-05 512 230 1728 284160 12.9426 6.72771 243.42 209.582 472.856 472.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 450 0.000512 4096 80 4608 25600 6.61914 336 209.243 551.906 551.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1490 0.000256 4096 160 4736 73120 13.9897 986.019 418.67 1418.73 1418.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1650 0.000128 1024 320 704 137600 11.0589 6.84624 95.3214 209.607 322.961 323.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1790 0.000256 512 80 192 76080 1.71219 15.7915 52.4534 69.9989 70.0485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1910 0.001024 2048 50 64 18880 1.36192 2.00397 52.362 55.7708 55.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1020 3.2e-05 512 120 320 514560 30.9978 13.3678 79.3575 417.279 541.219 541.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 340 0.000128 4096 110 6016 17280 87.3387 28.3784 332.769 834.687 1283.33 1283.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 430 0.000256 2048 120 2496 32640 14.3296 7.03078 127.782 208.956 358.226 358.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 540 0.000256 2048 210 896 20160 15.5045 7.03386 98.2897 208.958 329.912 330.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1540 6.4e-05 512 230 1728 280320 13.0831 6.71334 195.925 208.735 424.64 424.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 450 0.000512 4096 80 4608 25560 6.61654 278.286 209.244 494.19 494.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1490 0.000256 4096 160 4736 73080 13.9743 816.737 418.704 1249.47 1249.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1650 0.000128 1024 320 704 136320 11.0744 6.84032 77.482 208.799 304.323 304.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1790 0.000256 512 80 192 76080 1.71117 14.4158 52.4726 68.6412 68.6961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1910 0.001024 2048 50 64 18840 1.36602 1.85827 52.3633 55.6306 55.6851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1020 3.2e-05 512 120 320 512000 31.3573 13.3708 84.1448 419.531 548.623 548.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 340 0.000128 4096 110 6016 15360 86.5527 28.2056 253.42 825.813 1194.16 1194.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 430 0.000256 2048 120 2496 30720 14.2342 6.97139 104.114 207.337 332.786 332.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 540 0.000256 2048 210 896 19200 15.3211 7.01645 91.4666 206.739 320.678 320.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1540 6.4e-05 512 230 1728 281600 13.092 6.71539 171.256 209.878 401.123 401.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 450 0.000512 4096 80 4608 25440 6.59853 237.826 209.068 453.538 453.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1490 0.000256 4096 160 4736 72960 13.9762 698.866 418.996 1131.88 1131.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1650 0.000128 1024 320 704 135680 10.9941 6.8272 66.8044 208.239 292.992 293.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1790 0.000256 512 80 192 76000 1.71235 15.7921 52.5128 70.0615 70.1174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1910 0.001024 2048 50 64 18720 1.35894 5.03933 52.2031 58.6427 58.6998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1020 3.2e-05 512 120 320 499200 31.3734 13.1779 76.7018 412.327 533.8 533.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 340 0.000128 4096 110 6016 16000 86.8398 28.2808 241.391 825.176 1181.85 1181.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 430 0.000256 2048 120 2496 30400 14.3415 6.94886 94.7695 208.401 324.589 324.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 540 0.000256 2048 210 896 19200 15.4056 6.94781 100.277 206.664 329.426 329.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1540 6.4e-05 512 230 1728 275200 13.0151 6.62787 151.781 206.281 377.892 378.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 450 0.000512 4096 80 4608 25400 6.6007 216.348 208.884 431.877 431.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1490 0.000256 4096 160 4736 73000 13.9796 638.281 418.779 1071.08 1071.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1650 0.000128 1024 320 704 136000 11.0751 6.85062 60.8189 208.54 287.412 287.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1790 0.000256 512 80 192 76000 1.7127 14.4015 52.4966 68.6533 68.7067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1910 0.001024 2048 50 64 18800 1.37229 4.67549 52.4886 58.5779 58.6357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 3.2e-05 512 120 320 516096 31.0138 13.3781 120.931 418.442 583.994 584.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 340 0.000128 4096 110 6016 19200 86.9032 28.3546 664.36 836.717 1616.53 1616.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 430 0.000256 2048 120 2496 32640 14.2926 7.05536 232.203 211.228 464.911 465.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 540 0.000256 2048 210 896 20736 15.4017 7.02973 56.7251 209.361 288.649 288.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1540 6.4e-05 512 230 1728 282624 12.9846 6.72269 348.608 209.297 577.826 577.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 450 0.000512 4096 80 4608 25680 6.61997 505.744 209.59 722 722.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1490 0.000256 4096 160 4736 73200 13.9936 1485.93 419.08 1919.06 1919.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1650 0.000128 1024 320 704 137472 11.0208 6.83827 144.183 209.295 371.468 371.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1790 0.000256 512 80 192 76128 1.71091 7.96 52.4823 62.1968 62.2548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1910 0.001024 2048 50 64 18960 1.37232 2.72387 52.5089 56.6508 56.7091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1020 3.2e-05 512 120 320 509952 31.0529 13.2993 79.8631 416.745 541.179 541.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 340 0.000128 4096 110 6016 18432 86.5347 28.2953 399.421 833.53 1347.94 1348.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 430 0.000256 2048 120 2496 32256 14.2505 6.98362 144.349 211.13 376.845 376.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 540 0.000256 2048 210 896 19968 15.3872 6.99098 35.097 208.63 266.231 266.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1540 6.4e-05 512 230 1728 279552 12.9968 6.68877 229.722 208.462 458.068 458.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 450 0.000512 4096 80 4608 25632 6.62509 315.746 209.75 532.166 532.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1490 0.000256 4096 160 4736 73152 13.9903 927.419 419.418 1360.87 1360.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1650 0.000128 1024 320 704 137472 11.0197 6.8304 90.412 209.585 317.976 318.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1790 0.000256 512 80 192 76032 1.71146 5.19168 52.4899 59.4367 59.4907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1910 0.001024 2048 50 64 18912 1.36803 1.70157 52.5477 55.6597 55.7164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1020 3.2e-05 512 120 320 506880 30.9776 13.2178 64.2176 414.315 522.947 523.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 340 0.000128 4096 110 6016 16128 86.9423 28.3234 289.419 828.942 1233.79 1233.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 430 0.000256 2048 120 2496 31104 14.2936 6.96288 115.13 208.528 345.053 345.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 540 0.000256 2048 210 896 19584 15.3678 7.03437 27.9899 207.527 258.047 258.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1540 6.4e-05 512 230 1728 276480 13.0506 6.68154 182.969 207.261 410.151 410.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 450 0.000512 4096 80 4608 25488 6.60176 260.165 209.045 475.854 475.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1490 0.000256 4096 160 4736 73008 13.9775 765.207 418.475 1197.71 1197.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1650 0.000128 1024 320 704 137088 11.0109 6.83558 73.3367 208.873 300.183 300.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1790 0.000256 512 80 192 76032 1.71008 13.6274 52.4741 67.8529 67.9102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1910 0.001024 2048 50 64 18864 1.36806 1.38854 52.4999 55.3002 55.3574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1020 3.2e-05 512 120 320 503808 30.925 13.1424 67.1792 412.202 523.669 523.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 340 0.000128 4096 110 6016 15360 86.6275 28.2301 250.11 824.805 1189.93 1190.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 430 0.000256 2048 120 2496 30720 14.2607 6.93626 101.379 208.29 330.997 331.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 540 0.000256 2048 210 896 18432 15.4109 6.93645 81.2523 206.585 310.312 310.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1540 6.4e-05 512 230 1728 276480 12.9029 6.61322 160.648 206.208 386.559 386.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 450 0.000512 4096 80 4608 25536 6.6288 232.032 209.52 448.222 448.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1490 0.000256 4096 160 4736 72960 13.9809 681.159 418.456 1113.64 1113.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1650 0.000128 1024 320 704 136704 11.0038 6.83005 65.6703 208.378 292.011 292.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1790 0.000256 512 80 192 75840 1.70912 13.682 52.3671 67.7971 67.8556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1910 0.001024 2048 50 64 18816 1.36771 1.65859 52.4892 55.5565 55.6134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1020 3.2e-05 512 120 320 506880 30.6555 13.1604 60.8644 412.222 517.125 517.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 340 0.000128 4096 110 6016 15360 86.7964 28.2676 212.645 825.053 1152.93 1153.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 430 0.000256 2048 120 2496 30720 14.2723 7.02259 88.9366 207.484 317.845 317.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 540 0.000256 2048 210 896 19200 15.3715 6.9433 83.7784 206.706 312.927 313.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1540 6.4e-05 512 230 1728 276480 12.9061 6.62528 143.259 206.243 369.224 369.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 450 0.000512 4096 80 4608 25440 6.6119 203.164 209.236 419.059 419.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1490 0.000256 4096 160 4736 72960 13.9857 597.242 418.64 1029.91 1029.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1650 0.000128 1024 320 704 136320 11.0783 6.848 57.2559 208.957 284.269 284.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1790 0.000256 512 80 192 75840 1.70877 13.5948 52.4042 67.7511 67.8058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1910 0.001024 2048 50 64 18720 1.36042 1.78829 52.3573 55.5499 55.6052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 3.2e-05 512 120 320 516096 31.0787 13.3892 118.149 418.764 581.6 581.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 340 0.000128 4096 110 6016 18816 87.2268 28.3805 616.668 837.42 1569.86 1569.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 430 0.000256 2048 120 2496 32704 14.3453 7.04397 220.473 212.468 454.466 454.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 540 0.000256 2048 210 896 20608 15.4869 7.04723 53.5118 209.553 285.728 285.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1540 6.4e-05 512 230 1728 283136 12.9847 6.72819 338.048 209.464 567.426 567.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 450 0.000512 4096 80 4608 25648 6.61648 478.677 209.617 694.955 695.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1490 0.000256 4096 160 4736 73192 13.992 1405.46 419.477 1838.98 1839.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1650 0.000128 1024 320 704 137088 11.0853 6.84237 133.694 209.476 361.227 361.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1790 0.000256 512 80 192 76160 1.71229 7.57834 52.5517 61.885 61.9411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1910 0.001024 2048 50 64 18928 1.36896 2.49651 52.4879 56.3954 56.4511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1020 3.2e-05 512 120 320 516096 31.0461 13.375 76.5224 418.811 539.979 540.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 340 0.000128 4096 110 6016 17920 87.1642 28.3546 373.525 837.704 1326.91 1327.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 430 0.000256 2048 120 2496 32256 14.3732 7.07712 138.121 212.648 372.347 372.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 540 0.000256 2048 210 896 20608 15.4483 7.06355 34.896 209.701 267.239 267.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1540 6.4e-05 512 230 1728 283136 12.9667 6.72448 217.675 209.492 447.059 447.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 450 0.000512 4096 80 4608 25536 6.60982 302.773 209.312 518.74 518.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1490 0.000256 4096 160 4736 73136 13.9921 890.809 419.588 1324.44 1324.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1650 0.000128 1024 320 704 137088 11.0756 6.83389 85.3761 209.541 312.963 313.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1790 0.000256 512 80 192 76048 1.70851 4.94259 52.5116 59.2066 59.2634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1910 0.001024 2048 50 64 18816 1.3599 1.90682 52.33 55.6392 55.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 3.2e-05 512 120 320 516096 31.0851 13.3939 64.6214 418.852 528.172 528.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 340 0.000128 4096 110 6016 18816 87.2446 28.3858 332.053 838.013 1285.86 1285.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 430 0.000256 2048 120 2496 32256 14.4307 7.08973 117.36 212.793 351.805 351.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 540 0.000256 2048 210 896 20160 15.5396 7.05056 29.7157 209.85 262.282 262.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1540 6.4e-05 512 230 1728 279552 13.2085 6.72973 181.679 209.531 411.349 411.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 450 0.000512 4096 80 4608 25536 6.61504 256.35 209.623 472.631 472.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1490 0.000256 4096 160 4736 73080 13.9919 752.476 419.4 1185.91 1185.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1650 0.000128 1024 320 704 137088 11.0907 6.83875 72.1256 209.627 299.809 299.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1790 0.000256 512 80 192 75936 1.71082 4.1312 52.4746 58.3605 58.4172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1910 0.001024 2048 50 64 18816 1.36397 1.61181 52.4829 55.5017 55.5572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1020 3.2e-05 512 120 320 501760 31.2568 13.1887 55.6547 413.684 514.006 514.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 340 0.000128 4096 110 6016 14336 87.3463 28.2588 219.498 827.91 1163.18 1163.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 430 0.000256 2048 120 2496 30464 14.3263 6.95437 96.5078 208.477 326.406 326.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 540 0.000256 2048 210 896 19712 15.3226 6.9759 25.3665 207.403 255.197 255.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1540 6.4e-05 512 230 1728 279552 12.8146 6.63952 159.441 206.975 386.082 386.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 450 0.000512 4096 80 4608 25312 6.57334 222.425 208.515 437.558 437.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1490 0.000256 4096 160 4736 73024 13.9834 660.269 419.008 1093.31 1093.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1650 0.000128 1024 320 704 136192 11.1015 6.83661 63.9697 209.498 291.536 291.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1790 0.000256 512 80 192 75936 1.71046 3.65318 52.4637 57.8704 57.9292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1910 0.001024 2048 50 64 18592 1.35578 1.85274 51.9864 55.2356 55.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1020 3.2e-05 512 120 320 501760 30.5757 13.0987 50.0482 409.3 503.243 503.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 340 0.000128 4096 110 6016 13440 86.9137 28.1948 183.308 819.379 1117.96 1118.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 430 0.000256 2048 120 2496 29120 14.3422 6.9215 83.0099 205.609 310.018 310.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 540 0.000256 2048 210 896 17920 15.413 6.95667 67.842 205.35 295.691 295.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1540 6.4e-05 512 230 1728 268800 13.1385 6.61299 136.028 204.8 360.771 360.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 450 0.000512 4096 80 4608 25200 6.5536 196.635 208.414 411.648 411.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1490 0.000256 4096 160 4736 72800 13.9774 583.049 418.495 1015.57 1015.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1650 0.000128 1024 320 704 134400 11.0897 6.82803 55.5329 207.971 281.551 281.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1790 0.000256 512 80 192 75880 1.7144 12.315 52.5128 66.5855 66.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1910 0.001024 2048 50 64 18480 1.35389 1.06374 51.882 54.3428 54.3984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1020 3.2e-05 512 120 320 512000 31.2357 13.3488 117.443 418.086 580.338 580.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 340 0.000128 4096 110 6016 18432 86.8231 28.3269 590.202 836.086 1541.6 1541.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 430 0.000256 2048 120 2496 32768 14.2635 7.0144 216.062 210.933 448.415 448.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 540 0.000256 2048 210 896 20480 15.3968 7.01674 52.5391 209.227 284.31 284.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1540 6.4e-05 512 230 1728 282624 12.9288 6.71078 326.634 209.12 555.608 555.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 450 0.000512 4096 80 4608 25664 6.62118 467.218 209.743 683.628 683.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1490 0.000256 4096 160 4736 73152 13.996 1331.56 419.222 1764.82 1764.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1650 0.000128 1024 320 704 137728 11.0513 6.83008 134.703 209.822 362.539 362.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1790 0.000256 512 80 192 76096 1.71014 7.66806 52.5127 61.9349 61.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1910 0.001024 2048 50 64 18944 1.37216 2.8119 52.55 56.7794 56.8422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1020 3.2e-05 512 120 320 507904 31.5495 13.3447 78.3044 417.786 541.203 541.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 340 0.000128 4096 110 6016 18432 86.825 28.3335 396.335 835.598 1347.25 1347.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 430 0.000256 2048 120 2496 32768 14.282 7.02874 144.588 212 378.027 378.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 540 0.000256 2048 210 896 20480 15.4221 7.08189 36.4576 209.189 268.28 268.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1540 6.4e-05 512 230 1728 282624 12.9264 6.7072 212.033 208.959 440.829 440.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 450 0.000512 4096 80 4608 25600 6.62694 314.885 209.539 531.093 531.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1490 0.000256 4096 160 4736 73088 13.9818 867.253 418.81 1300.09 1300.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1650 0.000128 1024 320 704 137216 11.0146 6.83165 89.8492 209.017 316.838 316.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1790 0.000256 512 80 192 76032 1.71213 5.18749 52.4585 59.4008 59.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1910 0.001024 2048 50 64 18816 1.36192 2.21718 52.3238 55.9466 56.0026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1020 3.2e-05 512 120 320 503808 30.9374 13.1452 64.3343 412.36 520.999 521.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 340 0.000128 4096 110 6016 15360 86.6574 28.2317 274.807 825.118 1214.97 1215.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 430 0.000256 2048 120 2496 30720 14.2477 7.0817 112.448 208.309 342.226 342.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 540 0.000256 2048 210 896 18432 15.3842 6.93776 27.9756 206.662 257.087 257.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1540 6.4e-05 512 230 1728 276480 12.8848 6.6159 170.303 206.292 396.301 396.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 450 0.000512 4096 80 4608 25536 6.61968 259.572 209.587 475.823 475.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1490 0.000256 4096 160 4736 72960 13.9799 713.736 418.611 1146.37 1146.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1650 0.000128 1024 320 704 136704 11.01 6.83008 74.7362 208.462 301.168 301.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1790 0.000256 512 80 192 75840 1.7079 4.29875 52.3941 58.4427 58.5023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1910 0.001024 2048 50 64 18816 1.36413 1.78371 52.5056 55.6968 55.7554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1020 3.2e-05 512 120 320 507904 31.5496 13.3457 59.8209 418.096 523.027 523.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 340 0.000128 4096 110 6016 16384 87.4954 28.3279 263.879 836.872 1216.73 1216.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 430 0.000256 2048 120 2496 32768 14.3065 7.09395 110.067 212.513 344.112 344.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 540 0.000256 2048 210 896 20480 15.4665 7.03094 28.7483 209.682 261.054 261.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1540 6.4e-05 512 230 1728 278528 13.19 6.70957 152.601 209.186 381.886 382.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 450 0.000512 4096 80 4608 25344 6.59261 235.881 209.002 451.521 451.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1490 0.000256 4096 160 4736 72960 13.9858 635.973 419.107 1069.11 1069.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1650 0.000128 1024 320 704 137216 11.0309 6.8336 68.754 209.339 296.086 296.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1790 0.000256 512 80 192 75776 1.71178 4.05914 52.4145 58.2287 58.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1910 0.001024 2048 50 64 18688 1.3631 2.17891 52.37 55.9523 56.0123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1020 3.2e-05 512 120 320 491520 31.8122 13.1429 53.6903 412.298 511.165 511.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 340 0.000128 4096 110 6016 15360 86.7794 28.2372 231.073 825.516 1171.77 1171.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 430 0.000256 2048 120 2496 30720 14.2873 6.94557 96.0312 207.804 325.209 325.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 540 0.000256 2048 210 896 17920 15.4655 6.97139 23.7414 206.937 253.242 253.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1540 6.4e-05 512 230 1728 276480 12.9003 6.6232 139.942 206.306 365.982 366.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 450 0.000512 4096 80 4608 25280 6.58874 217.478 208.818 432.93 432.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1490 0.000256 4096 160 4736 72640 13.9613 585.876 417.436 1017.32 1017.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1650 0.000128 1024 320 704 133120 10.9991 6.7983 62.0519 206.499 286.477 286.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1790 0.000256 512 80 192 75840 1.712 3.74285 52.453 57.9519 58.0073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1910 0.001024 2048 50 64 18560 1.35728 1.36163 52.1443 54.9076 54.9664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1020 3.2e-05 512 120 320 491520 31.791 13.149 51.5873 412.761 509.51 509.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 340 0.000128 4096 110 6016 12288 87.6948 28.2258 177.78 826.717 1120.58 1120.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 430 0.000256 2048 120 2496 30720 14.3014 6.96115 89.9278 208.328 319.655 319.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 540 0.000256 2048 210 896 18432 15.4399 6.94086 23.6789 207.314 253.505 253.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1540 6.4e-05 512 230 1728 270336 13.2667 6.62272 125.662 206.568 352.324 352.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 450 0.000512 4096 80 4608 25344 6.62528 205.101 209.904 421.676 421.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1490 0.000256 4096 160 4736 72576 13.9633 535.169 417.802 966.98 967.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1650 0.000128 1024 320 704 135168 10.9204 6.8055 59.3192 206.795 283.972 284.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1790 0.000256 512 80 192 75648 1.71213 3.51677 52.4213 57.6912 57.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1910 0.001024 2048 50 64 18432 1.35578 1.55248 52.0288 54.979 55.0381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1020 3.2e-05 512 120 384 475136 34.4278 13.3825 177.553 419.391 644.992 645.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 340 0.000128 4096 110 6016 17664 87.2199 28.3543 495.332 838.494 1449.56 1449.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 430 0.000256 2048 120 2560 32256 14.3805 7.04102 188.857 211.732 422.145 422.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 540 0.000256 2048 210 896 18560 15.7334 7.04845 68.4757 209.827 301.216 301.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1540 6.4e-05 512 230 1792 283648 12.9778 6.71971 292.217 209.76 521.859 522.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 450 0.000512 4096 80 4608 25728 6.62307 410.156 209.87 626.694 626.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1490 0.000256 4096 160 4736 73248 13.9957 1202.22 419.505 1635.77 1635.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1650 0.000128 1024 320 768 132608 11.3455 6.83664 207.925 209.739 435.987 436.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1790 0.000256 512 80 256 75552 1.70598 14.8236 52.5428 69.1167 69.1742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1910 0.001024 2048 50 128 18464 1.37434 6.8137 52.524 60.7578 60.8159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1020 3.2e-05 512 120 384 475136 34.0658 13.3796 122.562 419.368 589.596 589.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 340 0.000128 4096 110 6016 17408 87.0649 28.3316 541.64 838.491 1495.69 1495.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 430 0.000256 2048 120 2560 32256 14.348 7.05181 212.779 212.81 447.122 447.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 540 0.000256 2048 210 896 18432 15.6917 7.05072 72.9652 209.786 305.622 305.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1540 6.4e-05 512 230 1792 283648 12.9617 6.71654 318.379 209.75 547.988 548.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 450 0.000512 4096 80 4608 25696 6.62528 456.688 209.699 673.056 673.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1490 0.000256 4096 160 4736 73216 13.9859 1339.93 419.317 1773.27 1773.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1650 0.000128 1024 320 768 132608 11.2658 6.83238 141.129 209.744 369.1 369.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1790 0.000256 512 80 256 75520 1.70938 14.8664 52.5198 69.1399 69.1951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1910 0.001024 2048 50 128 18432 1.37005 7.20282 52.4803 61.0942 61.1509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1020 3.2e-05 512 120 384 471040 34.2272 13.3508 90.166 417.699 555.658 555.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 340 0.000128 4096 110 6016 16384 87.361 28.3177 331.361 835.301 1282.5 1282.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 430 0.000256 2048 120 2560 31744 14.3652 7.01645 136.017 211.758 369.285 369.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 540 0.000256 2048 210 896 17920 15.6981 7.01565 70.9183 209.032 302.795 302.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1540 6.4e-05 512 230 1792 282624 12.9349 6.70691 217.779 208.925 446.53 446.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 450 0.000512 4096 80 4608 25664 6.62416 295.784 209.55 512.002 512.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1490 0.000256 4096 160 4736 73152 13.9776 865.15 418.833 1298 1298.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1650 0.000128 1024 320 768 132608 11.2941 6.83373 90.8001 209.687 318.739 318.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1790 0.000256 512 80 256 75456 1.70781 14.7292 52.4603 68.9414 68.9984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1910 0.001024 2048 50 128 18368 1.36928 7.1241 52.3546 60.8911 60.9474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1020 3.2e-05 512 120 384 466944 42.7214 13.2979 76.6007 416.767 549.608 549.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 340 0.000128 4096 110 6016 15360 87.5098 28.3048 256.242 833.438 1205.66 1205.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 430 0.000256 2048 120 2560 31488 14.3377 7.00909 109.898 210.023 341.395 341.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 540 0.000256 2048 210 896 17664 15.6556 6.98835 69.6007 208.608 300.987 301.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1540 6.4e-05 512 230 1792 279552 13.0009 6.68451 175.99 208.434 404.294 404.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 450 0.000512 4096 80 4608 25632 6.62528 241.365 209.734 457.766 457.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1490 0.000256 4096 160 4736 73152 13.9921 707.228 419.365 1140.63 1140.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1650 0.000128 1024 320 768 132096 11.2692 7.01981 74.4438 210.037 302.9 303.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1790 0.000256 512 80 256 75456 1.70803 14.764 52.5256 69.0396 69.0954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1910 0.001024 2048 50 128 18336 1.36544 7.10506 52.394 60.907 60.9625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1020 3.2e-05 512 120 384 466944 34.559 13.3489 70.7352 417.668 536.525 536.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 340 0.000128 4096 110 6016 16384 87.4537 28.3258 242.142 835.505 1193.59 1193.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 430 0.000256 2048 120 2560 31744 14.3837 7.06765 99.364 212.008 332.951 333.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 540 0.000256 2048 210 896 17408 15.7464 7.0185 68.3745 209.17 300.44 300.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1540 6.4e-05 512 230 1792 282624 12.9391 6.70422 158.31 208.931 387.061 387.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 450 0.000512 4096 80 4608 25600 6.62336 214.318 209.524 430.511 430.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1490 0.000256 4096 160 4736 73088 13.9905 631.589 418.765 1064.39 1064.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1650 0.000128 1024 320 768 132096 11.2754 6.83008 66.456 208.995 293.683 293.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1790 0.000256 512 80 256 75392 1.70861 14.7217 52.4508 68.923 68.9784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1910 0.001024 2048 50 128 18304 1.36397 7.11603 52.3488 60.8708 60.9271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1020 3.2e-05 512 120 384 471040 34.4581 13.3703 68.1539 419.527 535.726 535.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 340 0.000128 4096 110 6016 12800 87.3043 28.2214 176.272 825.613 1117.57 1117.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 430 0.000256 2048 120 2560 30720 14.2384 6.92838 89.5468 208.628 319.47 319.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 540 0.000256 2048 210 896 16640 15.5635 6.9591 65.5148 206.741 294.903 295.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1540 6.4e-05 512 230 1792 281600 13.079 6.72115 145.516 209.872 375.372 375.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 450 0.000512 4096 80 4608 25440 6.6007 197.14 209.204 412.991 413.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1490 0.000256 4096 160 4736 72960 13.9809 578.237 418.713 1010.97 1011.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1650 0.000128 1024 320 768 130560 11.2556 6.82211 59.9129 208.236 286.355 286.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1790 0.000256 512 80 256 75360 1.70803 14.7164 52.5054 68.9715 69.0278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1910 0.001024 2048 50 128 18240 1.35962 7.08422 52.3127 60.7996 60.8563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1020 3.2e-05 512 120 384 454656 34.5466 13.1467 62.0341 412.243 522.198 522.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 340 0.000128 4096 110 6016 12288 87.5275 28.2331 157.957 824.906 1098.79 1098.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 430 0.000256 2048 120 2560 30720 14.2527 6.93264 83.5848 207.443 312.353 312.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 540 0.000256 2048 210 896 16896 15.588 7.03075 66.7068 206.608 296.07 296.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1540 6.4e-05 512 230 1792 276480 12.8884 6.61504 130.966 206.241 356.895 357.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 450 0.000512 4096 80 4608 25536 6.6208 182.614 209.529 398.809 398.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1490 0.000256 4096 160 4736 72960 13.974 534.433 418.44 966.899 966.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1650 0.000128 1024 320 768 130560 11.2959 6.83184 55.8596 208.4 282.519 282.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1790 0.000256 512 80 256 75264 1.70874 14.6903 52.4105 68.8525 68.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1910 0.001024 2048 50 128 18240 1.36566 7.09997 52.3463 60.8558 60.9125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1020 3.2e-05 512 120 384 458752 34.5896 13.183 170.994 414.087 633.075 633.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 340 0.000128 4096 110 6016 14336 87.3204 28.2468 176.033 828.723 1120.48 1120.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 430 0.000256 2048 120 2560 30464 14.3318 6.94278 76.4083 209.484 307.293 307.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 540 0.000256 2048 210 896 16128 15.6864 6.96509 63.8639 207.602 294.247 294.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1540 6.4e-05 512 230 1792 279552 12.8176 6.64038 124.54 207.237 351.418 351.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 450 0.000512 4096 80 4608 25312 6.5737 169.438 208.719 384.776 384.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1490 0.000256 4096 160 4736 73024 13.996 502.831 419.405 936.276 936.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1650 0.000128 1024 320 768 130816 11.3723 6.84237 53.4651 209.7 281.59 281.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1790 0.000256 512 80 256 75264 1.70522 14.719 52.4887 68.953 69.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1910 0.001024 2048 50 128 18144 1.35814 7.08592 52.2262 60.713 60.7703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1020 3.2e-05 512 120 384 458752 35.4227 13.3378 172.66 418.208 639.85 640.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 340 0.000128 4096 110 6016 16384 87.4557 28.3156 190.577 836.949 1143.46 1143.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 430 0.000256 2048 120 2560 30720 14.531 7.02816 74.9427 212.494 309.122 309.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 540 0.000256 2048 210 896 16384 15.8679 7.03114 64.7501 209.706 297.484 297.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1540 6.4e-05 512 230 1792 278528 13.1836 6.71008 117.752 209.21 347.043 347.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 450 0.000512 4096 80 4608 25344 6.59808 162.12 209.025 377.786 377.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1490 0.000256 4096 160 4736 72960 13.9895 478.613 419.148 911.794 911.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1650 0.000128 1024 320 768 131072 11.37 6.82816 208.602 209.353 436.282 436.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1790 0.000256 512 80 256 75264 1.7056 14.7628 52.9591 69.4697 69.5283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1910 0.001024 2048 50 128 18176 1.36618 7.06531 52.3878 60.8615 60.9175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1020 3.2e-05 512 120 300 516096 30.2632 13.1919 156.832 413.747 614.266 614.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 340 0.000128 4096 110 6000 14336 87.3467 28.2583 159.838 828.053 1103.65 1103.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 430 0.000256 2048 120 2520 30464 14.3332 6.95091 69.5724 209.198 300.186 300.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 540 0.000256 2048 210 900 21504 15.2246 6.952 79.2026 207.44 308.951 309.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1540 6.4e-05 512 230 1740 279552 12.8061 6.63936 112.671 207 339.297 339.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 450 0.000512 4096 80 4620 25312 6.59251 157.947 208.732 373.316 373.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1490 0.000256 4096 160 4740 73024 13.9876 466.847 419.154 900.035 900.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1650 0.000128 1024 320 720 137984 11.0372 6.84643 196.571 209.531 424.121 424.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1790 0.000256 512 80 180 75936 1.71171 9.83434 52.396 63.9863 64.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1910 0.001024 2048 50 60 18816 1.37037 3.46112 52.5116 57.3874 57.4441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1020 3.2e-05 512 120 320 501760 31.3734 13.1932 157.823 413.75 616.366 616.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 340 0.000128 4096 110 6016 14336 87.3169 28.242 156.076 828.047 1099.85 1099.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 430 0.000256 2048 120 2496 30464 14.3282 7.03283 67.3778 208.321 297.19 297.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 540 0.000256 2048 210 896 19712 15.41 6.96819 71.2373 207.437 301.19 301.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1540 6.4e-05 512 230 1728 279552 12.8154 6.63574 109.247 207.003 335.886 336.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 450 0.000512 4096 80 4608 25312 6.57766 153.961 208.551 369.134 369.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1490 0.000256 4096 160 4736 73024 13.9896 456.882 419.127 890.043 890.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1650 0.000128 1024 320 704 136192 11.1575 6.8311 188.973 210.004 417.097 417.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1790 0.000256 512 80 192 75936 1.71075 10.6107 52.4746 64.8407 64.8991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1910 0.001024 2048 50 64 18592 1.35578 3.52406 51.9907 56.9137 56.9736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1020 3.2e-05 512 120 300 501760 30.6559 13.089 165.644 408.927 618.554 618.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 340 0.000128 4096 110 6000 13440 86.8763 28.1956 149.993 818.617 1083.85 1083.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 430 0.000256 2048 120 2500 31360 14.1227 6.93878 72.6147 205.951 299.756 299.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 540 0.000256 2048 210 900 22400 15.0312 6.92218 85.5382 205.147 312.774 312.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1540 6.4e-05 512 230 1700 268800 13.1209 6.59526 107.249 204.603 331.755 331.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 450 0.000512 4096 80 4600 25480 6.62182 159.488 209.599 375.753 375.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1490 0.000256 4096 160 4750 72800 13.9742 468.969 418.242 901.232 901.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1650 0.000128 1024 320 700 136640 11.0338 6.82598 195.692 207.771 421.46 421.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1790 0.000256 512 80 200 75600 1.70714 11.3616 52.3333 65.4452 65.5012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1910 0.001024 2048 50 50 18760 1.36384 2.89149 52.2783 56.5759 56.6313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1020 3.2e-05 512 120 288 501760 30.6841 13.092 161.491 408.922 614.418 614.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 340 0.000128 4096 110 6000 13440 86.878 28.1887 149.989 818.602 1083.82 1083.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 430 0.000256 2048 120 2496 29120 14.3423 6.93382 66.9896 205.957 294.352 294.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 540 0.000256 2048 210 912 22400 15.018 6.93011 86.292 205.15 313.524 313.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1540 6.4e-05 512 230 1728 268800 13.1371 6.5881 108.053 204.603 332.561 332.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 450 0.000512 4096 80 4608 25200 6.55565 157.518 208.221 372.34 372.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1490 0.000256 4096 160 4752 72800 13.9719 466.529 418.193 898.738 898.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1650 0.000128 1024 320 720 136640 11.0289 6.82864 198.25 208.048 424.286 424.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1790 0.000256 512 80 192 75880 1.71037 11.1762 52.4687 65.4011 65.4577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1910 0.001024 2048 50 48 18760 1.36586 2.79555 52.2356 56.4383 56.4933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1020 3.2e-05 512 120 288 532480 29.9037 13.3433 158.634 418.138 620.245 620.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 340 0.000128 4096 110 5984 20480 86.0899 28.3218 255.598 836.455 1206.62 1206.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 430 0.000256 2048 120 2496 32768 14.2828 7.01645 84.441 209.462 315.334 315.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 540 0.000256 2048 210 896 23552 15.2184 7.04378 86.423 209.405 318.225 318.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1540 6.4e-05 512 230 1728 282624 12.9283 6.8409 127.637 209.165 356.756 356.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 450 0.000512 4096 80 4608 25600 6.62118 182.377 209.756 398.799 398.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1490 0.000256 4096 160 4736 73088 13.9864 534.201 419.244 967.476 967.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1650 0.000128 1024 320 704 138240 11.0323 6.83197 191.509 209.226 418.735 418.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1790 0.000256 512 80 192 76032 1.7112 10.7928 52.5156 65.0645 65.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1910 0.001024 2048 50 64 18816 1.36602 3.6033 52.3801 57.3927 57.4497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1020 3.2e-05 512 120 288 522240 29.5298 13.1502 216.416 412.827 672.144 672.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 340 0.000128 4096 110 5984 15360 86.7316 28.2436 292.975 827.221 1235.33 1235.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 430 0.000256 2048 120 2496 30720 14.3255 6.97901 121.453 209.008 351.893 352.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 540 0.000256 2048 210 896 23040 14.9862 6.9497 124.791 207.575 354.426 354.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1540 6.4e-05 512 230 1728 276480 12.9092 6.62685 191.142 206.687 417.55 417.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 450 0.000512 4096 80 4608 24960 6.55693 272.161 208.177 486.935 486.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1490 0.000256 4096 160 4736 72480 13.9698 807.566 417.805 1239.39 1239.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1650 0.000128 1024 320 704 134400 10.9392 6.80346 251.662 206.923 476.456 476.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1790 0.000256 512 80 192 75360 1.7039 15.8301 52.288 69.866 69.9207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1910 0.001024 2048 50 64 18240 1.34838 5.14218 51.7696 58.3029 58.3579
