topic: GEM5
subject: Installing and Building gem5
subtopic: Introduction
description: GEM5 is a modular event driven simulator which can be used for computer architecture research. It can be used for creating machines based on various CPU models such as ALPHA, ARM, MIPS, Power, SPARC, RISC-V, X86 and different other components such as memory, cache, IO ports, Network Ports. GEM5 can be operated as user-level mode and in full system mode. GEM5 is written primarly in C++ and python.
subtopic: Building gem5
description: Install gem5 requirements.
description: For ubuntu, python-2.x
code: sudo apt install build-essential git m4 scons zlib1g zlib1g-dev libprotobuf-dev protobuf-compiler libprotoc-dev libgoogle-perftools-dev python-dev python
description: For ubuntu, python-3.x
code: sudo apt install build-essential git m4 scons zlib1g zlib1g-dev libprotobuf-dev protobuf-compiler libprotoc-dev libgoogle-perftools-dev python3-dev python3
scrollcode: Reading package lists... Done
Building dependency tree       
Reading state information... Done
build-essential is already the newest version (12.4ubuntu1).
build-essential set to manually installed.
python is already the newest version (2.7.15~rc1-1).
python set to manually installed.
python-dev is already the newest version (2.7.15~rc1-1).
python-dev set to manually installed.
zlib1g is already the newest version (1:1.2.11.dfsg-0ubuntu2).
zlib1g set to manually installed.
git is already the newest version (1:2.17.1-1ubuntu0.7).
The following packages were automatically installed and are no longer required:
  fonts-liberation2 fonts-opensymbol gir1.2-gst-plugins-base-1.0
  gir1.2-gstreamer-1.0 gir1.2-gudev-1.0 gir1.2-udisks-2.0
  grilo-plugins-0.3-base gstreamer1.0-gtk3 libboost-date-time1.65.1
  libboost-filesystem1.65.1 libboost-iostreams1.65.1 libboost-locale1.65.1
  libcdr-0.1-1 libclucene-contribs1v5 libclucene-core1v5 libcmis-0.5-5v5
  libcolamd2 libdazzle-1.0-0 libe-book-0.1-1 libedataserverui-1.2-2
  libegl1-mesa libeot0 libepubgen-0.1-1 libetonyek-0.1-1 libevent-2.1-6
  libexiv2-14 libfreerdp-client2-2 libfreerdp2-2 libfwup1 libgc1c2
  libgee-0.8-2 libgexiv2-2 libgom-1.0-0 libgpgmepp6 libgpod-common libgpod4
  liblangtag-common liblangtag1 liblirc-client0 liblua5.3-0 libmediaart-2.0-0
  libmspub-0.1-1 libodfgen-0.1-1 libqqwing2v5 libraw16 librevenge-0.0-0
  libsgutils2-2 libssh-4 libsuitesparseconfig5 libvncclient1
  libwayland-egl1-mesa libwinpr2-2 libxapian30 libxmlsec1 libxmlsec1-nss
  lp-solve media-player-info python3-mako python3-markupsafe syslinux
  syslinux-common syslinux-legacy usb-creator-common
Use 'sudo apt autoremove' to remove them.
The following additional packages will be installed:
  libgoogle-perftools4 liblzma-dev libprotobuf-lite10 libprotoc10 libsigsegv2
  libtcmalloc-minimal4 libunwind-dev
Suggested packages:
  liblzma-doc m4-doc
The following NEW packages will be installed:
  libgoogle-perftools-dev libgoogle-perftools4 liblzma-dev libprotobuf-dev
  libprotobuf-lite10 libprotoc-dev libprotoc10 libsigsegv2
  libtcmalloc-minimal4 libunwind-dev m4 protobuf-compiler scons zlib1g-dev
0 upgraded, 14 newly installed, 0 to remove and 0 not upgraded.
Need to get 4,232 kB of archives.
After this operation, 28.1 MB of additional disk space will be used.
Do you want to continue? [Y/n] 
Get:1 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libtcmalloc-minimal4 amd64 2.5-2.2ubuntu3 [91.6 kB]
Get:2 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libgoogle-perftools4 amd64 2.5-2.2ubuntu3 [190 kB]
Get:3 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 liblzma-dev amd64 5.2.2-1.3 [145 kB]
Get:4 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libunwind-dev amd64 1.2.1-8 [423 kB]
Get:5 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libgoogle-perftools-dev amd64 2.5-2.2ubuntu3 [204 kB]
Get:6 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libprotobuf-lite10 amd64 3.0.0-9.1ubuntu1 [97.7 kB]
Get:7 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libprotoc10 amd64 3.0.0-9.1ubuntu1 [566 kB]
Get:8 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libsigsegv2 amd64 2.12-1 [14.7 kB]
Get:9 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 m4 amd64 1.4.18-1 [197 kB]
Get:10 http://us.archive.ubuntu.com/ubuntu bionic/universe amd64 scons all 3.0.1-1 [462 kB]
Get:11 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 zlib1g-dev amd64 1:1.2.11.dfsg-0ubuntu2 [176 kB]
Get:12 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libprotobuf-dev amd64 3.0.0-9.1ubuntu1 [959 kB]
Get:13 http://us.archive.ubuntu.com/ubuntu bionic/main amd64 libprotoc-dev amd64 3.0.0-9.1ubuntu1 [682 kB]
Get:14 http://us.archive.ubuntu.com/ubuntu bionic/universe amd64 protobuf-compiler amd64 3.0.0-9.1ubuntu1 [24.5 kB]
Fetched 4,232 kB in 1s (4,793 kB/s)            
Selecting previously unselected package libtcmalloc-minimal4.
(Reading database ... 159378 files and directories currently installed.)
Preparing to unpack .../00-libtcmalloc-minimal4_2.5-2.2ubuntu3_amd64.deb ...
Unpacking libtcmalloc-minimal4 (2.5-2.2ubuntu3) ...
Selecting previously unselected package libgoogle-perftools4.
Preparing to unpack .../01-libgoogle-perftools4_2.5-2.2ubuntu3_amd64.deb ...
Unpacking libgoogle-perftools4 (2.5-2.2ubuntu3) ...
Selecting previously unselected package liblzma-dev:amd64.
Preparing to unpack .../02-liblzma-dev_5.2.2-1.3_amd64.deb ...
Unpacking liblzma-dev:amd64 (5.2.2-1.3) ...
Selecting previously unselected package libunwind-dev:amd64.
Preparing to unpack .../03-libunwind-dev_1.2.1-8_amd64.deb ...
Unpacking libunwind-dev:amd64 (1.2.1-8) ...
Selecting previously unselected package libgoogle-perftools-dev.
Preparing to unpack .../04-libgoogle-perftools-dev_2.5-2.2ubuntu3_amd64.deb ...
Unpacking libgoogle-perftools-dev (2.5-2.2ubuntu3) ...
Selecting previously unselected package libprotobuf-lite10:amd64.
Preparing to unpack .../05-libprotobuf-lite10_3.0.0-9.1ubuntu1_amd64.deb ...
Unpacking libprotobuf-lite10:amd64 (3.0.0-9.1ubuntu1) ...
Selecting previously unselected package libprotoc10:amd64.
Preparing to unpack .../06-libprotoc10_3.0.0-9.1ubuntu1_amd64.deb ...
Unpacking libprotoc10:amd64 (3.0.0-9.1ubuntu1) ...
Selecting previously unselected package libsigsegv2:amd64.
Preparing to unpack .../07-libsigsegv2_2.12-1_amd64.deb ...
Unpacking libsigsegv2:amd64 (2.12-1) ...
Selecting previously unselected package m4.
Preparing to unpack .../08-m4_1.4.18-1_amd64.deb ...
Unpacking m4 (1.4.18-1) ...
Selecting previously unselected package scons.
Preparing to unpack .../09-scons_3.0.1-1_all.deb ...
Unpacking scons (3.0.1-1) ...
Selecting previously unselected package zlib1g-dev:amd64.
Preparing to unpack .../10-zlib1g-dev_1%3a1.2.11.dfsg-0ubuntu2_amd64.deb ...
Unpacking zlib1g-dev:amd64 (1:1.2.11.dfsg-0ubuntu2) ...
Selecting previously unselected package libprotobuf-dev:amd64.
Preparing to unpack .../11-libprotobuf-dev_3.0.0-9.1ubuntu1_amd64.deb ...
Unpacking libprotobuf-dev:amd64 (3.0.0-9.1ubuntu1) ...
Selecting previously unselected package libprotoc-dev:amd64.
Preparing to unpack .../12-libprotoc-dev_3.0.0-9.1ubuntu1_amd64.deb ...
Unpacking libprotoc-dev:amd64 (3.0.0-9.1ubuntu1) ...
Selecting previously unselected package protobuf-compiler.
Preparing to unpack .../13-protobuf-compiler_3.0.0-9.1ubuntu1_amd64.deb ...
Unpacking protobuf-compiler (3.0.0-9.1ubuntu1) ...
Setting up libsigsegv2:amd64 (2.12-1) ...
Setting up m4 (1.4.18-1) ...
Setting up libtcmalloc-minimal4 (2.5-2.2ubuntu3) ...
Setting up libgoogle-perftools4 (2.5-2.2ubuntu3) ...
Setting up scons (3.0.1-1) ...
Setting up liblzma-dev:amd64 (5.2.2-1.3) ...
Setting up libprotobuf-lite10:amd64 (3.0.0-9.1ubuntu1) ...
Setting up libprotoc10:amd64 (3.0.0-9.1ubuntu1) ...
Setting up zlib1g-dev:amd64 (1:1.2.11.dfsg-0ubuntu2) ...
Setting up protobuf-compiler (3.0.0-9.1ubuntu1) ...
Setting up libprotobuf-dev:amd64 (3.0.0-9.1ubuntu1) ...
Setting up libunwind-dev:amd64 (1.2.1-8) ...
Setting up libprotoc-dev:amd64 (3.0.0-9.1ubuntu1) ...
Setting up libgoogle-perftools-dev (2.5-2.2ubuntu3) ...
Processing triggers for libc-bin (2.27-3ubuntu1) ...
Processing triggers for man-db (2.8.3-2ubuntu0.1) ...
Processing triggers for install-info (6.5.0.dfsg.1-2) ...

subtopic: Getting the code:
description: Choose the workspace  and clone the source code
code: git clone https://gem5.googlesource.com/public/gem5
subtopic: Building RISC-V system on gem5
description: To build GEM5 we will use Scons. SCons automatically creates a gem5/build directory when first executed. There will be seperate directory for each set of options(ISA and cache coherence protocol) that you use to compile gem5
code: scons build/RISCV/gem5.opt -j9
description: Here 9 represents the build on 9 of my 8 cores on my machine.You should choose appropriate number for your machine, usually cores+1.j determines N number of jobs allowed once.
scrollcode: scons: Reading SConscript files ...
[?1049h[22;0;0t[1;21r(B[m[4l[?7h[21;1H[?1049l[23;0;0t
[?1l>
You're missing the gem5 style or commit message hook. These hooks help
to ensure that your code follows gem5's style rules on git commit.
This script will now install the hook in your .git/hooks/ directory.
Press enter to continue, or ctrl-c to abort:  Warning: Your compiler doesn't support
         incremental linking and lto at the same
         time, so lto is being disabled. To force
         lto on anyway, use the --force-lto
         option. That will disable partial
         linking.
Info: Using Python config: python2.7-config
Checking for C header file Python.h... yes
Checking for C library python2.7... yes
Checking for C library pthread... yes
Checking for C library dl... yes
Checking for C library util... yes
Checking for C library m... yes
Checking for accept(0,0,0) in C++ library None... yes
Checking for zlibVersion() in C++ library z... yes
Checking for GOOGLE_PROTOBUF_VERIFY_VERSION in C++ library protobuf... yes
Checking for C header file valgrind/valgrind.h... no
Checking for clock_nanosleep(0,0,NULL,NULL) in C library None... yes
Checking for timer_create(CLOCK_MONOTONIC, NULL, NULL) in C library None... no
Checking for timer_create(CLOCK_MONOTONIC, NULL, NULL) in C library rt... yes
Checking for C library tcmalloc... yes
Checking for char temp; backtrace_symbols_fd((void*)&temp, 0, 0) in C library None... yes
Checking for C header file fenv.h... yes
Checking for C header file png.h... no
Warning: Header file <png.h> not found.
         This host has no libpng library.
         Disabling support for PNG framebuffers.
Checking for C header file linux/kvm.h... yes
Checking for C header file linux/if_tun.h... yes
Checking size of struct kvm_xsave ... yes
Checking for member exclude_host in struct perf_event_attr...yes
Checking for hdf5-serial using pkg-config... no
Checking for hdf5 using pkg-config... no
Checking for H5Fcreate("", 0, 0, 0) in C library hdf5... no
Warning: Couldn't find any HDF5 C++ libraries. Disabling
         HDF5 support.
Checking whether __i386__ is declared... no
Checking whether __x86_64__ is declared... yes
Building in /home/bhavin/gem5/build/RISCV
Variables file /home/bhavin/gem5/build/variables/RISCV not found,
  using defaults in /home/bhavin/gem5/build_opts/RISCV
Info: KVM support disabled due to unsupported host and target ISA combination
scons: done reading SConscript files.
scons: Building targets ...
 [     CXX] RISCV/sim/main.cc -> .o
 [     CXX] RISCV/systemc/dt/sc_mempool.cc -> .o
 [ TRACING]  -> RISCV/debug/AddrRanges.hh
 [SO PARAM] BasicPioDevice -> RISCV/params/BasicPioDevice.hh
 [SO PARAM] PioDevice -> RISCV/params/PioDevice.hh
 [GENERATE] riscv -> RISCV/arch/isa_traits.hh
 [ CFG ISA]  -> RISCV/config/the_isa.hh
 [ENUMDECL] MemoryMode -> RISCV/enums/MemoryMode.hh
 [SO PARAM] System -> RISCV/params/System.hh
 [SO PARAM] ClockedObject -> RISCV/params/ClockedObject.hh
 [SO PARAM] RedirectPath -> RISCV/params/RedirectPath.hh
 [SO PARAM] SimObject -> RISCV/params/SimObject.hh
 [SO PARAM] Workload -> RISCV/params/Workload.hh
 [ TRACING]  -> RISCV/debug/Event.hh
 [SO PARAM] ClockDomain -> RISCV/params/ClockDomain.hh
 [SO PARAM] DerivedClockDomain -> RISCV/params/DerivedClockDomain.hh
 [SO PARAM] SrcClockDomain -> RISCV/params/SrcClockDomain.hh
 [ENUMDECL] PwrState -> RISCV/enums/PwrState.hh
 [SO PARAM] PowerState -> RISCV/params/PowerState.hh
 [GENERATE] riscv -> RISCV/arch/registers.hh
 [GENERATE] riscv -> RISCV/arch/types.hh
 [ TRACING]  -> RISCV/debug/IsaFake.hh
 [SO PARAM] IsaFake -> RISCV/params/IsaFake.hh
 [SO PARAM] AbstractMemory -> RISCV/params/AbstractMemory.hh
 [SO PARAM] ThermalModel -> RISCV/params/ThermalModel.hh
 [SO PARAM] PowerModel -> RISCV/params/PowerModel.hh
 [SO PARAM] VoltageDomain -> RISCV/params/VoltageDomain.hh
 [ISA DESC] RISCV/arch/riscv/isa/main.isa -> generated/decoder-g.cc.inc, generated/decoder-ns.cc.inc, generated/decode-method.cc.inc, generated/decoder.hh, generated/decoder-g.hh.inc, generated/decoder-ns.hh.inc, generated/exec-g.cc.inc, generated/exec-ns.cc.inc, generated/max_inst_regs.hh, generated/decoder.cc, generated/inst-constrs.cc, generated/generic_cpu_exec.cc
 [ TRACING]  -> RISCV/debug/DMA.hh
 [ TRACING]  -> RISCV/debug/Drain.hh
 [SO PARAM] DmaDevice -> RISCV/params/DmaDevice.hh
 [ENUMDECL] PMType -> RISCV/enums/PMType.hh
 [SO PARAM] PowerModelState -> RISCV/params/PowerModelState.hh
 [SO PARAM] SubSystem -> RISCV/params/SubSystem.hh
 [     CXX] RISCV/dev/intpin.cc -> .o
 [SO PARAM] Platform -> RISCV/params/Platform.hh
 [SO PARAM] BadDevice -> RISCV/params/BadDevice.hh
 [SO PARAM] ThermalDomain -> RISCV/params/ThermalDomain.hh
 [ TRACING]  -> RISCV/debug/Intel8254Timer.hh
 [ TRACING]  -> RISCV/debug/MC146818.hh
 [     CXX] RISCV/dev/intel_8254_timer.cc -> .o
 [     CXX] RISCV/dev/baddev.cc -> .o
 [     CXX] RISCV/dev/isa_fake.cc -> .o
 [     CXX] RISCV/dev/io_device.cc -> .o
 [     CXX] RISCV/dev/dma_device.cc -> .o
 [SO PARAM] IntrControl -> RISCV/params/IntrControl.hh
 [     CXX] RISCV/dev/platform.cc -> .o
 [    LINK]  -> RISCV/systemc/dt/lib.o.partial
 [     CXX] RISCV/dev/mc146818.cc -> .o
 [     CXX] RISCV/dev/pixelpump.cc -> .o
 [     CXX] RISCV/kern/kernel_stats.cc -> .o
 [GENERATE] riscv -> RISCV/arch/utility.hh
 [GENERATE] riscv -> RISCV/arch/microcode_rom.hh
 [ TRACING]  -> RISCV/debug/Mwait.hh
 [ TRACING]  -> RISCV/debug/DebugPrintf.hh
 [SO PARAM] BaseInterrupts -> RISCV/params/BaseInterrupts.hh
 [ENUMDECL] StaticInstFlags -> RISCV/enums/StaticInstFlags.hh
 [ENUMDECL] OpClass -> RISCV/enums/OpClass.hh
 [     CXX] RISCV/kern/linux/events.cc -> .o
 [ TRACING]  -> RISCV/debug/SyscallVerbose.hh
 [ TRACING]  -> RISCV/debug/Vma.hh
 [     CXX] RISCV/kern/linux/linux.cc -> .o
 [     CXX] RISCV/kern/linux/helpers.cc -> .o
 [     CXX] RISCV/kern/linux/printk.cc -> .o
 [     CXX] RISCV/kern/freebsd/events.cc -> .o
 [     CXX] RISCV/kern/operatingsystem.cc -> .o
 [ TRACING]  -> RISCV/debug/PCEvent.hh
 [     CXX] RISCV/kern/system_events.cc -> .o
 [     CXX] RISCV/systemc/utils/functions.cc -> .o
 [     CXX] RISCV/systemc/utils/messages.cc -> .o
 [     CXX] RISCV/systemc/utils/report.cc -> .o
 [     CXX] RISCV/systemc/utils/sc_report.cc -> .o
 [CONFIG H] HAVE_VALGRIND, 0 -> RISCV/config/have_valgrind.hh
 [     CXX] RISCV/systemc/utils/sc_report_handler.cc -> .o
 [    LINK]  -> RISCV/dev/lib.o.partial
 [     CXX] RISCV/systemc/utils/sc_trace_file.cc -> .o
 [     CXX] RISCV/systemc/utils/sc_vector.cc -> .o
 [     CXX] RISCV/systemc/utils/tracefile.cc -> .o
 [     CXX] RISCV/systemc/utils/vcd.cc -> .o
 [SO PARAM] CreditLink -> RISCV/params/CreditLink.hh
 [SO PARAM] GarnetExtLink -> RISCV/params/GarnetExtLink.hh
 [SO PARAM] GarnetIntLink -> RISCV/params/GarnetIntLink.hh
 [SO PARAM] NetworkLink -> RISCV/params/NetworkLink.hh
 [SO PARAM] BasicExtLink -> RISCV/params/BasicExtLink.hh
 [SO PARAM] BasicIntLink -> RISCV/params/BasicIntLink.hh
 [SO PARAM] BasicLink -> RISCV/params/BasicLink.hh
 [SO PARAM] BasicRouter -> RISCV/params/BasicRouter.hh
 [   SLICC] src/mem/ruby/protocol/MI_example.slicc -> RISCV/mem/ruby/protocol/AccessPermission.cc, RISCV/mem/ruby/protocol/AccessPermission.hh, RISCV/mem/ruby/protocol/AccessType.cc, RISCV/mem/ruby/protocol/AccessType.hh, RISCV/mem/ruby/protocol/CacheRequestType.cc, RISCV/mem/ruby/protocol/CacheRequestType.hh, RISCV/mem/ruby/protocol/CacheResourceType.cc, RISCV/mem/ruby/protocol/CacheResourceType.hh, RISCV/mem/ruby/protocol/CoherenceRequestType.cc, RISCV/mem/ruby/protocol/CoherenceRequestType.hh, RISCV/mem/ruby/protocol/CoherenceResponseType.cc, RISCV/mem/ruby/protocol/CoherenceResponseType.hh, RISCV/mem/ruby/protocol/DMARequestMsg.cc, RISCV/mem/ruby/protocol/DMARequestMsg.hh, RISCV/mem/ruby/protocol/DMARequestType.cc, RISCV/mem/ruby/protocol/DMARequestType.hh, RISCV/mem/ruby/protocol/DMAResponseMsg.cc, RISCV/mem/ruby/protocol/DMAResponseMsg.hh, RISCV/mem/ruby/protocol/DMAResponseType.cc, RISCV/mem/ruby/protocol/DMAResponseType.hh, RISCV/mem/ruby/protocol/DMASequencerRequestType.cc, RISCV/mem/ruby/protocol/DMASequencerRequestType.hh, RISCV/mem/ruby/protocol/DMA_Controller.cc, RISCV/mem/ruby/protocol/DMA_Controller.hh, RISCV/mem/ruby/protocol/DMA_Controller.py, RISCV/mem/ruby/protocol/DMA_Event.cc, RISCV/mem/ruby/protocol/DMA_Event.hh, RISCV/mem/ruby/protocol/DMA_State.cc, RISCV/mem/ruby/protocol/DMA_State.hh, RISCV/mem/ruby/protocol/DMA_TBE.cc, RISCV/mem/ruby/protocol/DMA_TBE.hh, RISCV/mem/ruby/protocol/DMA_Transitions.cc, RISCV/mem/ruby/protocol/DMA_Wakeup.cc, RISCV/mem/ruby/protocol/DirectoryRequestType.cc, RISCV/mem/ruby/protocol/DirectoryRequestType.hh, RISCV/mem/ruby/protocol/Directory_Controller.cc, RISCV/mem/ruby/protocol/Directory_Controller.hh, RISCV/mem/ruby/protocol/Directory_Controller.py, RISCV/mem/ruby/protocol/Directory_Entry.cc, RISCV/mem/ruby/protocol/Directory_Entry.hh, RISCV/mem/ruby/protocol/Directory_Event.cc, RISCV/mem/ruby/protocol/Directory_Event.hh, RISCV/mem/ruby/protocol/Directory_State.cc, RISCV/mem/ruby/protocol/Directory_State.hh, RISCV/mem/ruby/protocol/Directory_TBE.cc, RISCV/mem/ruby/protocol/Directory_TBE.hh, RISCV/mem/ruby/protocol/Directory_Transitions.cc, RISCV/mem/ruby/protocol/Directory_Wakeup.cc, RISCV/mem/ruby/protocol/HSAScope.cc, RISCV/mem/ruby/protocol/HSAScope.hh, RISCV/mem/ruby/protocol/HSASegment.cc, RISCV/mem/ruby/protocol/HSASegment.hh, RISCV/mem/ruby/protocol/InvalidateGeneratorStatus.cc, RISCV/mem/ruby/protocol/InvalidateGeneratorStatus.hh, RISCV/mem/ruby/protocol/L1Cache_Controller.cc, RISCV/mem/ruby/protocol/L1Cache_Controller.hh, RISCV/mem/ruby/protocol/L1Cache_Controller.py, RISCV/mem/ruby/protocol/L1Cache_Entry.cc, RISCV/mem/ruby/protocol/L1Cache_Entry.hh, RISCV/mem/ruby/protocol/L1Cache_Event.cc, RISCV/mem/ruby/protocol/L1Cache_Event.hh, RISCV/mem/ruby/protocol/L1Cache_State.cc, RISCV/mem/ruby/protocol/L1Cache_State.hh, RISCV/mem/ruby/protocol/L1Cache_TBE.cc, RISCV/mem/ruby/protocol/L1Cache_TBE.hh, RISCV/mem/ruby/protocol/L1Cache_Transitions.cc, RISCV/mem/ruby/protocol/L1Cache_Wakeup.cc, RISCV/mem/ruby/protocol/LinkDirection.cc, RISCV/mem/ruby/protocol/LinkDirection.hh, RISCV/mem/ruby/protocol/LockStatus.cc, RISCV/mem/ruby/protocol/LockStatus.hh, RISCV/mem/ruby/protocol/MachineType.cc, RISCV/mem/ruby/protocol/MachineType.hh, RISCV/mem/ruby/protocol/MaskPredictorIndex.cc, RISCV/mem/ruby/protocol/MaskPredictorIndex.hh, RISCV/mem/ruby/protocol/MaskPredictorTraining.cc, RISCV/mem/ruby/protocol/MaskPredictorTraining.hh, RISCV/mem/ruby/protocol/MaskPredictorType.cc, RISCV/mem/ruby/protocol/MaskPredictorType.hh, RISCV/mem/ruby/protocol/MemoryControlRequestType.cc, RISCV/mem/ruby/protocol/MemoryControlRequestType.hh, RISCV/mem/ruby/protocol/MemoryMsg.cc, RISCV/mem/ruby/protocol/MemoryMsg.hh, RISCV/mem/ruby/protocol/MemoryRequestType.cc, RISCV/mem/ruby/protocol/MemoryRequestType.hh, RISCV/mem/ruby/protocol/MessageSizeType.cc, RISCV/mem/ruby/protocol/MessageSizeType.hh, RISCV/mem/ruby/protocol/PrefetchBit.cc, RISCV/mem/ruby/protocol/PrefetchBit.hh, RISCV/mem/ruby/protocol/RequestMsg.cc, RISCV/mem/ruby/protocol/RequestMsg.hh, RISCV/mem/ruby/protocol/RequestStatus.cc, RISCV/mem/ruby/protocol/RequestStatus.hh, RISCV/mem/ruby/protocol/ResponseMsg.cc, RISCV/mem/ruby/protocol/ResponseMsg.hh, RISCV/mem/ruby/protocol/RubyAccessMode.cc, RISCV/mem/ruby/protocol/RubyAccessMode.hh, RISCV/mem/ruby/protocol/RubyRequestType.cc, RISCV/mem/ruby/protocol/RubyRequestType.hh, RISCV/mem/ruby/protocol/SequencerMsg.cc, RISCV/mem/ruby/protocol/SequencerMsg.hh, RISCV/mem/ruby/protocol/SequencerRequestType.cc, RISCV/mem/ruby/protocol/SequencerRequestType.hh, RISCV/mem/ruby/protocol/SequencerStatus.cc, RISCV/mem/ruby/protocol/SequencerStatus.hh, RISCV/mem/ruby/protocol/SeriesRequestGeneratorStatus.cc, RISCV/mem/ruby/protocol/SeriesRequestGeneratorStatus.hh, RISCV/mem/ruby/protocol/TesterStatus.cc, RISCV/mem/ruby/protocol/TesterStatus.hh, RISCV/mem/ruby/protocol/TransitionResult.cc, RISCV/mem/ruby/protocol/TransitionResult.hh, RISCV/mem/ruby/protocol/Types.hh
 [SO PARAM] RubyController -> RISCV/params/RubyController.hh
 [ TRACING]  -> RISCV/debug/RubyQueue.hh
 [SO PARAM] MessageBuffer -> RISCV/params/MessageBuffer.hh
 [SO PARAM] GarnetNetwork -> RISCV/params/GarnetNetwork.hh
 [SO PARAM] GarnetNetworkInterface -> RISCV/params/GarnetNetworkInterface.hh
 [SO PARAM] GarnetRouter -> RISCV/params/GarnetRouter.hh
 [SO PARAM] RubySystem -> RISCV/params/RubySystem.hh
 [SO PARAM] RubyNetwork -> RISCV/params/RubyNetwork.hh
 [SO PARAM] FaultModel -> RISCV/params/FaultModel.hh
 [ TRACING]  -> RISCV/debug/RubyNetwork.hh
 [SO PARAM] SimpleMemory -> RISCV/params/SimpleMemory.hh
 [SO PARAM] BaseIndexingPolicy -> RISCV/params/BaseIndexingPolicy.hh
 [SO PARAM] SetAssociative -> RISCV/params/SetAssociative.hh
 [     CXX] RISCV/mem/cache/tags/indexing_policies/base.cc -> .o
 [     CXX] RISCV/mem/cache/tags/indexing_policies/set_associative.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/Router.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/OutputUnit.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/GarnetNetwork.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/Credit.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/CrossbarSwitch.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/OutVcState.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/NetworkInterface.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/SwitchAllocator.cc -> .o
 [    LINK]  -> RISCV/kern/lib.o.partial
 [     CXX] RISCV/mem/ruby/network/garnet2.0/flit.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/NetworkLink.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/flitBuffer.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/RoutingUnit.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/InputUnit.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/VirtualChannel.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/GarnetLink.cc -> .o
 [    LINK]  -> RISCV/systemc/utils/lib.o.partial
 [SO PARAM] SkewedAssociative -> RISCV/params/SkewedAssociative.hh
 [ TRACING]  -> RISCV/debug/RubyCacheTrace.hh
 [     CXX] RISCV/mem/cache/tags/indexing_policies/skewed_associative.cc -> .o
 [SO PARAM] RubySequencer -> RISCV/params/RubySequencer.hh
 [MAKE INC] RISCV/mem/ruby/slicc_interface/Message.hh -> protocol/Message.hh
 [SO PARAM] RubyCache -> RISCV/params/RubyCache.hh
 [MAKE INC] RISCV/mem/ruby/slicc_interface/RubyRequest.hh -> protocol/RubyRequest.hh
 [SO PARAM] RubyPort -> RISCV/params/RubyPort.hh
 [SO PARAM] BaseReplacementPolicy -> RISCV/params/BaseReplacementPolicy.hh
 [SO PARAM] RubyDirectoryMemory -> RISCV/params/RubyDirectoryMemory.hh
 [     CXX] RISCV/mem/ruby/system/CacheRecorder.cc -> .o
 [ TRACING]  -> RISCV/debug/RubyDma.hh
 [ TRACING]  -> RISCV/debug/RubyStats.hh
 [MAKE INC] RISCV/mem/ruby/common/DataBlock.hh -> protocol/DataBlock.hh
 [SO PARAM] DMASequencer -> RISCV/params/DMASequencer.hh
 [ TRACING]  -> RISCV/debug/RubySlicc.hh
 [     CXX] RISCV/mem/ruby/system/DMASequencer.cc -> .o
 [ TRACING]  -> RISCV/debug/Config.hh
 [ TRACING]  -> RISCV/debug/Ruby.hh
 [SO PARAM] RubyTester -> RISCV/params/RubyTester.hh
 [     CXX] RISCV/mem/ruby/system/RubyPort.cc -> .o
 [SO PARAM] RubyPortProxy -> RISCV/params/RubyPortProxy.hh
 [     CXX] RISCV/mem/ruby/system/RubyPortProxy.cc -> .o
 [ TRACING]  -> RISCV/debug/RubySystem.hh
 [     CXX] RISCV/mem/ruby/system/RubySystem.cc -> .o
 [ TRACING]  -> RISCV/debug/LLSC.hh
 [ TRACING]  -> RISCV/debug/MemoryAccess.hh
 [ TRACING]  -> RISCV/debug/ProtocolTrace.hh
 [ TRACING]  -> RISCV/debug/RubySequencer.hh
 [     CXX] RISCV/mem/ruby/system/Sequencer.cc -> .o
 [CONFIG H] HAVE_PROTOBUF, 1 -> RISCV/config/have_protobuf.hh
 [ TRACING]  -> RISCV/debug/Checkpoint.hh
 [ TRACING]  -> RISCV/debug/TrafficGen.hh
 [ENUMDECL] AddrMap -> RISCV/enums/AddrMap.hh
 [SO PARAM] BaseTrafficGen -> RISCV/params/BaseTrafficGen.hh
 [ENUMDECL] StreamGenType -> RISCV/enums/StreamGenType.hh
 [     CXX] RISCV/cpu/testers/traffic_gen/base.cc -> .o
 [    LINK]  -> RISCV/mem/ruby/network/garnet2.0/lib.o.partial
 [     CXX] RISCV/cpu/testers/traffic_gen/base_gen.cc -> .o
 [    LINK]  -> RISCV/mem/cache/tags/indexing_policies/lib.o.partial
 [     CXX] RISCV/cpu/testers/traffic_gen/dram_gen.cc -> .o
 [     CXX] RISCV/cpu/testers/traffic_gen/dram_rot_gen.cc -> .o
 [     CXX] RISCV/cpu/testers/traffic_gen/exit_gen.cc -> .o
 [     CXX] RISCV/cpu/testers/traffic_gen/idle_gen.cc -> .o
 [     CXX] RISCV/cpu/testers/traffic_gen/linear_gen.cc -> .o
 [     CXX] RISCV/cpu/testers/traffic_gen/random_gen.cc -> .o
 [     CXX] RISCV/cpu/testers/traffic_gen/stream_gen.cc -> .o
 [SO PARAM] PyTrafficGen -> RISCV/params/PyTrafficGen.hh
 [     CXX] RISCV/cpu/testers/traffic_gen/pygen.cc -> .o
 [  PROTOC] RISCV/proto/packet.proto -> RISCV/proto/packet.pb.cc, RISCV/proto/packet.pb.h
 [     CXX] RISCV/cpu/testers/traffic_gen/trace_gen.cc -> .o
 [SO PARAM] TrafficGen -> RISCV/params/TrafficGen.hh
 [     CXX] RISCV/cpu/testers/traffic_gen/traffic_gen.cc -> .o
 [SO PARAM] SimpleObject -> RISCV/params/SimpleObject.hh
 [     CXX] RISCV/learning_gem5/part2/simple_object.cc -> .o
 [ TRACING]  -> RISCV/debug/HelloExample.hh
 [SO PARAM] HelloObject -> RISCV/params/HelloObject.hh
 [SO PARAM] GoodbyeObject -> RISCV/params/GoodbyeObject.hh
 [     CXX] RISCV/learning_gem5/part2/hello_object.cc -> .o
 [     CXX] RISCV/learning_gem5/part2/goodbye_object.cc -> .o
 [ TRACING]  -> RISCV/debug/SimpleMemobj.hh
 [SO PARAM] SimpleMemobj -> RISCV/params/SimpleMemobj.hh
 [     CXX] RISCV/learning_gem5/part2/simple_memobj.cc -> .o
 [ TRACING]  -> RISCV/debug/SimpleCache.hh
 [SO PARAM] SimpleCache -> RISCV/params/SimpleCache.hh
 [     CXX] RISCV/learning_gem5/part2/simple_cache.cc -> .o
 [ TRACING]  -> RISCV/debug/GarnetSyntheticTraffic.hh
 [SO PARAM] GarnetSyntheticTraffic -> RISCV/params/GarnetSyntheticTraffic.hh
 [     CXX] RISCV/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.cc -> .o
 [     CXX] RISCV/systemc/core/channel.cc -> .o
 [     CXX] RISCV/systemc/core/event.cc -> .o
 [SO PARAM] SystemC_Kernel -> RISCV/params/SystemC_Kernel.hh
 [     CXX] RISCV/systemc/core/kernel.cc -> .o
 [    LINK]  -> RISCV/mem/ruby/system/lib.o.partial
 [     CXX] RISCV/systemc/core/messages.cc -> .o
 [     CXX] RISCV/systemc/core/module.cc -> .o
 [     CXX] RISCV/systemc/core/object.cc -> .o
 [     CXX] RISCV/systemc/core/port.cc -> .o
 [     CXX] RISCV/systemc/core/process.cc -> .o
 [     CXX] RISCV/systemc/core/scheduler.cc -> .o
 [     CXX] RISCV/systemc/core/sched_event.cc -> .o
 [     CXX] RISCV/systemc/core/sensitivity.cc -> .o
 [     CXX] RISCV/systemc/core/time.cc -> .o
 [     CXX] RISCV/systemc/core/sc_attr.cc -> .o
 [     CXX] RISCV/systemc/core/sc_event.cc -> .o
 [     CXX] RISCV/systemc/core/sc_export.cc -> .o
 [    LINK]  -> RISCV/cpu/testers/traffic_gen/lib.o.partial
 [     CXX] RISCV/systemc/core/sc_interface.cc -> .o
 [     CXX] RISCV/systemc/core/sc_join.cc -> .o
 [     CXX] RISCV/systemc/core/sc_main.cc -> .o
 [     CXX] RISCV/systemc/core/sc_main_fiber.cc -> .o
 [     CXX] RISCV/systemc/core/sc_module.cc -> .o
 [     CXX] RISCV/systemc/core/sc_module_name.cc -> .o
 [     CXX] RISCV/systemc/core/sc_object.cc -> .o
 [     CXX] RISCV/systemc/core/sc_port.cc -> .o
 [     CXX] RISCV/systemc/core/sc_process_handle.cc -> .o
 [     CXX] RISCV/systemc/core/sc_prim.cc -> .o
 [     CXX] RISCV/systemc/core/sc_sensitive.cc -> .o
 [     CXX] RISCV/systemc/core/sc_simcontext.cc -> .o
 [     CXX] RISCV/systemc/core/sc_spawn.cc -> .o
 [    LINK]  -> RISCV/cpu/testers/garnet_synthetic_traffic/lib.o.partial
 [     CXX] RISCV/systemc/core/sc_time.cc -> .o
 [     CXX] RISCV/systemc/core/python.cc -> .o
 [     CXX] RISCV/systemc/core/sc_main_python.cc -> .o
 [     CXX] RISCV/systemc/core/sc_time_python.cc -> .o
 [    LINK]  -> RISCV/learning_gem5/part2/lib.o.partial
 [     CXX] RISCV/systemc/dt/fx/messages.cc -> .o
 [     CXX] RISCV/systemc/dt/fx/sc_fxcast_switch.cc -> .o
 [     CXX] RISCV/systemc/dt/fx/sc_fxdefs.cc -> .o
 [     CXX] RISCV/systemc/dt/fx/scfx_mant.cc -> .o
 [     CXX] RISCV/systemc/dt/fx/sc_fxnum.cc -> .o
 [     CXX] RISCV/systemc/dt/fx/sc_fxnum_observer.cc -> .o
 [     CXX] RISCV/systemc/dt/fx/scfx_pow10.cc -> .o
 [     CXX] RISCV/systemc/dt/fx/scfx_rep.cc -> .o
 [     CXX] RISCV/systemc/dt/fx/sc_fxtype_params.cc -> .o
 [     CXX] RISCV/systemc/dt/fx/scfx_utils.cc -> .o
 [     CXX] RISCV/systemc/dt/fx/sc_fxval.cc -> .o
 [     CXX] RISCV/systemc/dt/fx/sc_fxval_observer.cc -> .o
 [ TRACING]  -> RISCV/debug/Decode.hh
 [     CXX] RISCV/arch/riscv/decoder.cc -> .o
 [ TRACING]  -> RISCV/debug/Fault.hh
 [SO PARAM] RiscvFsWorkload -> RISCV/params/RiscvFsWorkload.hh
 [     CXX] RISCV/arch/riscv/faults.cc -> .o
 [ TRACING]  -> RISCV/debug/RiscvMisc.hh
 [SO PARAM] RiscvISA -> RISCV/params/RiscvISA.hh
 [ TRACING]  -> RISCV/debug/Interrupt.hh
 [SO PARAM] RiscvInterrupts -> RISCV/params/RiscvInterrupts.hh
 [GENERATE] riscv -> RISCV/arch/pseudo_inst.hh
 [ TRACING]  -> RISCV/debug/PseudoInst.hh
 [SO PARAM] BaseISA -> RISCV/params/BaseISA.hh
 [     CXX] RISCV/arch/riscv/isa.cc -> .o
 [     CXX] RISCV/arch/riscv/interrupts.cc -> .o
 [     CXX] RISCV/arch/riscv/locked_mem.cc -> .o
 [ TRACING]  -> RISCV/debug/Stack.hh
 [SO PARAM] Process -> RISCV/params/Process.hh
 [SO PARAM] EmulatedDriver -> RISCV/params/EmulatedDriver.hh
 [     CXX] RISCV/arch/riscv/process.cc -> .o
 [     CXX] RISCV/arch/riscv/pagetable.cc -> .o
 [ TRACING]  -> RISCV/debug/PageTableWalker.hh
 [SO PARAM] RiscvPagetableWalker -> RISCV/params/RiscvPagetableWalker.hh
 [SO PARAM] RiscvTLB -> RISCV/params/RiscvTLB.hh
 [SO PARAM] BaseTLB -> RISCV/params/BaseTLB.hh
 [     CXX] RISCV/arch/riscv/pagetable_walker.cc -> .o
 [    LINK]  -> RISCV/systemc/dt/fx/lib.o.partial
 [ TRACING]  -> RISCV/debug/GDBAcc.hh
 [GENERATE] riscv -> RISCV/arch/stacktrace.hh
 [     CXX] RISCV/arch/riscv/remote_gdb.cc -> .o
 [     CXX] RISCV/arch/riscv/stacktrace.cc -> .o
 [ TRACING]  -> RISCV/debug/TLB.hh
 [ TRACING]  -> RISCV/debug/TLBVerbose.hh
 [     CXX] RISCV/arch/riscv/tlb.cc -> .o
 [ TRACING]  -> RISCV/debug/SyscallBase.hh
 [     CXX] RISCV/arch/riscv/linux/process.cc -> .o
 [     CXX] RISCV/arch/riscv/linux/linux.cc -> .o
 [    LINK]  -> RISCV/systemc/core/lib.o.partial
 [SO PARAM] RiscvBareMetal -> RISCV/params/RiscvBareMetal.hh
 [     CXX] RISCV/arch/riscv/generated/decoder.cc -> .o
 [     CXX] RISCV/arch/riscv/bare_metal/fs_workload.cc -> .o
 [     CXX] RISCV/arch/riscv/generated/inst-constrs.cc -> .o
 [ TRACING]  -> RISCV/debug/ExecEnable.hh
 [SO PARAM] ExeTracer -> RISCV/params/ExeTracer.hh
 [SO PARAM] InstTracer -> RISCV/params/InstTracer.hh
 [     CXX] RISCV/arch/riscv/generated/generic_cpu_exec.cc -> .o
 [ TRACING]  -> RISCV/debug/RubyCache.hh
 [     CXX] RISCV/mem/ruby/structures/DirectoryMemory.cc -> .o
 [ TRACING]  -> RISCV/debug/RubyResourceStalls.hh
 [     CXX] RISCV/mem/ruby/structures/CacheMemory.cc -> .o
 [SO PARAM] RubyWireBuffer -> RISCV/params/RubyWireBuffer.hh
 [     CXX] RISCV/mem/ruby/structures/WireBuffer.cc -> .o
 [     CXX] RISCV/mem/ruby/structures/PersistentTable.cc -> .o
 [ TRACING]  -> RISCV/debug/RubyPrefetcher.hh
 [SO PARAM] RubyPrefetcher -> RISCV/params/RubyPrefetcher.hh
 [     CXX] RISCV/mem/ruby/structures/RubyPrefetcher.cc -> .o
 [     CXX] RISCV/mem/ruby/structures/TimerTable.cc -> .o
 [     CXX] RISCV/mem/ruby/structures/BankedArray.cc -> .o
 [     CXX] RISCV/systemc/tlm_utils/convenience_socket_bases.cc -> .o
 [     CXX] RISCV/systemc/tlm_utils/instance_specific_extensions.cc -> .o
 [     CXX] RISCV/proto/protoio.cc -> .o
 [    LINK]  -> RISCV/systemc/tlm_utils/lib.o.partial
 [     CXX] RISCV/mem/ruby/profiler/AccessTraceForAddress.cc -> .o
 [     CXX] RISCV/mem/ruby/profiler/AddressProfiler.cc -> .o
 [     CXX] RISCV/mem/ruby/profiler/Profiler.cc -> .o
 [     CXX] RISCV/mem/ruby/profiler/StoreTrace.cc -> .o
 [    LINK]  -> RISCV/proto/lib.o.partial
 [     CXX] RISCV/mem/ruby/protocol/AccessPermission.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/AccessType.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/CacheRequestType.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/CacheResourceType.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/CoherenceRequestType.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/CoherenceResponseType.cc -> .o
 [MAKE INC] RISCV/mem/ruby/common/MachineID.hh -> protocol/MachineID.hh
 [MAKE INC] RISCV/mem/ruby/common/NetDest.hh -> protocol/NetDest.hh
 [     CXX] RISCV/mem/ruby/protocol/DMARequestMsg.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/DMARequestType.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/DMAResponseMsg.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/DMAResponseType.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/DMASequencerRequestType.cc -> .o
 [ TRACING]  -> RISCV/debug/RubyGenerated.hh
 [MAKE INC] RISCV/mem/ruby/structures/TBETable.hh -> protocol/TBETable.hh
 [SO PARAM] DMA_Controller -> RISCV/params/DMA_Controller.hh
 [MAKE INC] RISCV/mem/ruby/common/BoolVec.hh -> protocol/BoolVec.hh
 [MAKE INC] RISCV/mem/ruby/structures/CacheMemory.hh -> protocol/CacheMemory.hh
 [MAKE INC] RISCV/mem/ruby/system/DMASequencer.hh -> protocol/DMASequencer.hh
 [MAKE INC] RISCV/mem/ruby/structures/DirectoryMemory.hh -> protocol/DirectoryMemory.hh
 [MAKE INC] RISCV/mem/ruby/system/GPUCoalescer.hh -> protocol/GPUCoalescer.hh
 [MAKE INC] RISCV/mem/ruby/network/MessageBuffer.hh -> protocol/MessageBuffer.hh
 [MAKE INC] RISCV/mem/ruby/structures/RubyPrefetcher.hh -> protocol/RubyPrefetcher.hh
 [MAKE INC] RISCV/mem/ruby/system/Sequencer.hh -> protocol/Sequencer.hh
 [MAKE INC] RISCV/mem/ruby/common/Set.hh -> protocol/Set.hh
 [MAKE INC] RISCV/mem/ruby/structures/TimerTable.hh -> protocol/TimerTable.hh
 [MAKE INC] RISCV/mem/ruby/system/VIPERCoalescer.hh -> protocol/VIPERCoalescer.hh
 [MAKE INC] RISCV/mem/ruby/structures/WireBuffer.hh -> protocol/WireBuffer.hh
 [MAKE INC] RISCV/mem/ruby/common/WriteMask.hh -> protocol/WriteMask.hh
 [MAKE INC] RISCV/mem/ruby/slicc_interface/AbstractCacheEntry.hh -> protocol/AbstractCacheEntry.hh
 [     CXX] RISCV/mem/ruby/protocol/DMA_Controller.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/DMA_Event.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/DMA_State.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/DMA_TBE.cc -> .o
 [    LINK]  -> RISCV/mem/ruby/structures/lib.o.partial
 [     CXX] RISCV/mem/ruby/protocol/DMA_Transitions.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/DMA_Wakeup.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/DirectoryRequestType.cc -> .o
 [SO PARAM] Directory_Controller -> RISCV/params/Directory_Controller.hh
 [     CXX] RISCV/mem/ruby/protocol/Directory_Controller.cc -> .o
 [    LINK]  -> RISCV/mem/ruby/profiler/lib.o.partial
 [     CXX] RISCV/mem/ruby/protocol/Directory_Entry.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/Directory_Event.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/Directory_State.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/Directory_TBE.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/Directory_Transitions.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/Directory_Wakeup.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/HSAScope.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/HSASegment.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/InvalidateGeneratorStatus.cc -> .o
 [SO PARAM] L1Cache_Controller -> RISCV/params/L1Cache_Controller.hh
 [     CXX] RISCV/mem/ruby/protocol/L1Cache_Controller.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/L1Cache_Entry.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/L1Cache_Event.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/L1Cache_State.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/L1Cache_TBE.cc -> .o
 [    LINK]  -> RISCV/arch/riscv/lib.o.partial
 [     CXX] RISCV/mem/ruby/protocol/L1Cache_Transitions.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/L1Cache_Wakeup.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/LinkDirection.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/LockStatus.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/MachineType.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/MaskPredictorIndex.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/MaskPredictorTraining.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/MaskPredictorType.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/MemoryControlRequestType.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/MemoryMsg.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/MemoryRequestType.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/MessageSizeType.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/PrefetchBit.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/RequestMsg.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/RequestStatus.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/ResponseMsg.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/RubyAccessMode.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/RubyRequestType.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/SequencerMsg.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/SequencerRequestType.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/SequencerStatus.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/SeriesRequestGeneratorStatus.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/TesterStatus.cc -> .o
 [     CXX] RISCV/mem/ruby/protocol/TransitionResult.cc -> .o
 [ TRACING]  -> RISCV/debug/RubyTest.hh
 [     CXX] RISCV/cpu/testers/rubytest/RubyTester.cc -> .o
 [     CXX] RISCV/cpu/testers/rubytest/Check.cc -> .o
 [     CXX] RISCV/cpu/testers/rubytest/CheckTable.cc -> .o
 [     CXX] RISCV/mem/ruby/slicc_interface/AbstractController.cc -> .o
 [     CXX] RISCV/mem/ruby/slicc_interface/AbstractCacheEntry.cc -> .o
 [     CXX] RISCV/mem/ruby/slicc_interface/RubyRequest.cc -> .o
 [ TRACING]  -> RISCV/debug/IdeCtrl.hh
 [SO PARAM] IdeController -> RISCV/params/IdeController.hh
 [SO PARAM] IdeDisk -> RISCV/params/IdeDisk.hh
 [SO PARAM] PciDevice -> RISCV/params/PciDevice.hh
 [SO PARAM] CowDiskImage -> RISCV/params/CowDiskImage.hh
 [SO PARAM] DiskImage -> RISCV/params/DiskImage.hh
 [SO PARAM] RawDiskImage -> RISCV/params/RawDiskImage.hh
 [ENUMDECL] IdeID -> RISCV/enums/IdeID.hh
 [SO PARAM] PciHost -> RISCV/params/PciHost.hh
 [     CXX] RISCV/dev/storage/ide_ctrl.cc -> .o
 [ TRACING]  -> RISCV/debug/IdeDisk.hh
 [     CXX] RISCV/dev/storage/ide_disk.cc -> .o
 [    LINK]  -> RISCV/mem/ruby/protocol/lib.o.partial
 [ TRACING]  -> RISCV/debug/DiskImageRead.hh
 [ TRACING]  -> RISCV/debug/DiskImageWrite.hh
 [     CXX] RISCV/dev/storage/disk_image.cc -> .o
 [ TRACING]  -> RISCV/debug/SimpleDisk.hh
 [ TRACING]  -> RISCV/debug/SimpleDiskData.hh
 [SO PARAM] SimpleDisk -> RISCV/params/SimpleDisk.hh
 [     CXX] RISCV/dev/storage/simple_disk.cc -> .o
 [ TRACING]  -> RISCV/debug/DirectedTest.hh
 [SO PARAM] DirectedGenerator -> RISCV/params/DirectedGenerator.hh
 [SO PARAM] RubyDirectedTester -> RISCV/params/RubyDirectedTester.hh
 [     CXX] RISCV/cpu/testers/directedtest/RubyDirectedTester.cc -> .o
 [     CXX] RISCV/cpu/testers/directedtest/DirectedGenerator.cc -> .o
 [SO PARAM] SeriesRequestGenerator -> RISCV/params/SeriesRequestGenerator.hh
 [     CXX] RISCV/cpu/testers/directedtest/SeriesRequestGenerator.cc -> .o
 [SO PARAM] InvalidateGenerator -> RISCV/params/InvalidateGenerator.hh
 [     CXX] RISCV/cpu/testers/directedtest/InvalidateGenerator.cc -> .o
 [ TRACING]  -> RISCV/debug/HWPrefetch.hh
 [SO PARAM] AMPMPrefetcher -> RISCV/params/AMPMPrefetcher.hh
 [SO PARAM] AccessMapPatternMatching -> RISCV/params/AccessMapPatternMatching.hh
 [SO PARAM] QueuedPrefetcher -> RISCV/params/QueuedPrefetcher.hh
 [SO PARAM] BasePrefetcher -> RISCV/params/BasePrefetcher.hh
 [     CXX] RISCV/mem/cache/prefetch/access_map_pattern_matching.cc -> .o
 [ TRACING]  -> RISCV/debug/Cache.hh
 [ TRACING]  -> RISCV/debug/CachePort.hh
 [ENUMDECL] Clusivity -> RISCV/enums/Clusivity.hh
 [SO PARAM] WriteAllocator -> RISCV/params/WriteAllocator.hh
 [SO PARAM] BaseTags -> RISCV/params/BaseTags.hh
 [     CXX] RISCV/mem/cache/prefetch/base.cc -> .o
 [    LINK]  -> RISCV/cpu/testers/rubytest/lib.o.partial
 [SO PARAM] MultiPrefetcher -> RISCV/params/MultiPrefetcher.hh
 [     CXX] RISCV/mem/cache/prefetch/multi.cc -> .o
 [SO PARAM] BOPPrefetcher -> RISCV/params/BOPPrefetcher.hh
 [     CXX] RISCV/mem/cache/prefetch/bop.cc -> .o
 [    LINK]  -> RISCV/cpu/testers/directedtest/lib.o.partial
 [SO PARAM] DCPTPrefetcher -> RISCV/params/DCPTPrefetcher.hh
 [SO PARAM] DeltaCorrelatingPredictionTables -> RISCV/params/DeltaCorrelatingPredictionTables.hh
 [     CXX] RISCV/mem/cache/prefetch/delta_correlating_prediction_tables.cc -> .o
 [SO PARAM] IrregularStreamBufferPrefetcher -> RISCV/params/IrregularStreamBufferPrefetcher.hh
 [     CXX] RISCV/mem/cache/prefetch/irregular_stream_buffer.cc -> .o
 [SO PARAM] IndirectMemoryPrefetcher -> RISCV/params/IndirectMemoryPrefetcher.hh
 [     CXX] RISCV/mem/cache/prefetch/indirect_memory.cc -> .o
 [SO PARAM] PIFPrefetcher -> RISCV/params/PIFPrefetcher.hh
 [    LINK]  -> RISCV/mem/ruby/slicc_interface/lib.o.partial
 [     CXX] RISCV/mem/cache/prefetch/pif.cc -> .o
 [     CXX] RISCV/mem/cache/prefetch/queued.cc -> .o
 [SO PARAM] SBOOEPrefetcher -> RISCV/params/SBOOEPrefetcher.hh
 [     CXX] RISCV/mem/cache/prefetch/sbooe.cc -> .o
 [    LINK]  -> RISCV/dev/storage/lib.o.partial
 [SO PARAM] SignaturePathPrefetcher -> RISCV/params/SignaturePathPrefetcher.hh
 [     CXX] RISCV/mem/cache/prefetch/signature_path.cc -> .o
 [SO PARAM] SignaturePathPrefetcherV2 -> RISCV/params/SignaturePathPrefetcherV2.hh
 [     CXX] RISCV/mem/cache/prefetch/signature_path_v2.cc -> .o
 [SO PARAM] SlimAMPMPrefetcher -> RISCV/params/SlimAMPMPrefetcher.hh
 [     CXX] RISCV/mem/cache/prefetch/slim_ampm.cc -> .o
 [SO PARAM] STeMSPrefetcher -> RISCV/params/STeMSPrefetcher.hh
 [     CXX] RISCV/mem/cache/prefetch/spatio_temporal_memory_streaming.cc -> .o
 [SO PARAM] StridePrefetcher -> RISCV/params/StridePrefetcher.hh
 [SO PARAM] StridePrefetcherHashedSetAssociative -> RISCV/params/StridePrefetcherHashedSetAssociative.hh
 [     CXX] RISCV/mem/cache/prefetch/stride.cc -> .o
 [SO PARAM] TaggedPrefetcher -> RISCV/params/TaggedPrefetcher.hh
 [     CXX] RISCV/mem/cache/prefetch/tagged.cc -> .o
 [ TRACING]  -> RISCV/debug/ProbeVerbose.hh
 [SO PARAM] ProbeListenerObject -> RISCV/params/ProbeListenerObject.hh
 [     CXX] RISCV/sim/probe/probe.cc -> .o
 [ENUM STR] AddrMap, True -> RISCV/enums/AddrMap.cc
 [     CXX] RISCV/enums/AddrMap.cc -> .o
 [ENUM STR] Clusivity, True -> RISCV/enums/Clusivity.cc
 [     CXX] RISCV/enums/Clusivity.cc -> .o
 [ENUM STR] CommitPolicy, True -> RISCV/enums/CommitPolicy.cc
 [ENUMDECL] CommitPolicy -> RISCV/enums/CommitPolicy.hh
 [     CXX] RISCV/enums/CommitPolicy.cc -> .o
 [ENUM STR] Enum, True -> RISCV/enums/Enum.cc
 [ENUMDECL] Enum -> RISCV/enums/Enum.hh
 [     CXX] RISCV/enums/Enum.cc -> .o
 [ENUM STR] FetchPolicy, True -> RISCV/enums/FetchPolicy.cc
 [ENUMDECL] FetchPolicy -> RISCV/enums/FetchPolicy.hh
 [     CXX] RISCV/enums/FetchPolicy.cc -> .o
 [ENUM STR] IdeID, True -> RISCV/enums/IdeID.cc
 [     CXX] RISCV/enums/IdeID.cc -> .o
 [ENUM STR] ImageFormat, True -> RISCV/enums/ImageFormat.cc
 [ENUMDECL] ImageFormat -> RISCV/enums/ImageFormat.hh
 [     CXX] RISCV/enums/ImageFormat.cc -> .o
 [ENUM STR] MemSched, True -> RISCV/enums/MemSched.cc
 [ENUMDECL] MemSched -> RISCV/enums/MemSched.hh
 [     CXX] RISCV/enums/MemSched.cc -> .o
 [    LINK]  -> RISCV/mem/cache/prefetch/lib.o.partial
 [ENUM STR] MemoryMode, True -> RISCV/enums/MemoryMode.cc
 [     CXX] RISCV/enums/MemoryMode.cc -> .o
 [ENUM STR] OpClass, True -> RISCV/enums/OpClass.cc
 [     CXX] RISCV/enums/OpClass.cc -> .o
 [ENUM STR] PMType, True -> RISCV/enums/PMType.cc
 [     CXX] RISCV/enums/PMType.cc -> .o
 [ENUM STR] PageManage, True -> RISCV/enums/PageManage.cc
 [ENUMDECL] PageManage -> RISCV/enums/PageManage.hh
 [     CXX] RISCV/enums/PageManage.cc -> .o
 [ENUM STR] PwrState, True -> RISCV/enums/PwrState.cc
 [     CXX] RISCV/enums/PwrState.cc -> .o
 [ENUM STR] QoSQPolicy, True -> RISCV/enums/QoSQPolicy.cc
 [ENUMDECL] QoSQPolicy -> RISCV/enums/QoSQPolicy.hh
 [     CXX] RISCV/enums/QoSQPolicy.cc -> .o
 [ENUM STR] SMTQueuePolicy, True -> RISCV/enums/SMTQueuePolicy.cc
 [ENUMDECL] SMTQueuePolicy -> RISCV/enums/SMTQueuePolicy.hh
 [     CXX] RISCV/enums/SMTQueuePolicy.cc -> .o
 [ENUM STR] ScopedEnum, True -> RISCV/enums/ScopedEnum.cc
 [ENUMDECL] ScopedEnum -> RISCV/enums/ScopedEnum.hh
 [     CXX] RISCV/enums/ScopedEnum.cc -> .o
 [ENUM STR] StaticInstFlags, True -> RISCV/enums/StaticInstFlags.cc
 [     CXX] RISCV/enums/StaticInstFlags.cc -> .o
 [ENUM STR] StreamGenType, True -> RISCV/enums/StreamGenType.cc
 [     CXX] RISCV/enums/StreamGenType.cc -> .o
 [ENUM STR] TerminalDump, True -> RISCV/enums/TerminalDump.cc
 [ENUMDECL] TerminalDump -> RISCV/enums/TerminalDump.hh
 [     CXX] RISCV/enums/TerminalDump.cc -> .o
 [ENUM STR] ThreadPolicy, True -> RISCV/enums/ThreadPolicy.cc
 [ENUMDECL] ThreadPolicy -> RISCV/enums/ThreadPolicy.hh
 [     CXX] RISCV/enums/ThreadPolicy.cc -> .o
 [ENUM STR] TimingExprOp, True -> RISCV/enums/TimingExprOp.cc
 [ENUMDECL] TimingExprOp -> RISCV/enums/TimingExprOp.hh
 [     CXX] RISCV/enums/TimingExprOp.cc -> .o
 [ENUM STR] VecRegRenameMode, True -> RISCV/enums/VecRegRenameMode.cc
 [ENUMDECL] VecRegRenameMode -> RISCV/enums/VecRegRenameMode.hh
 [     CXX] RISCV/enums/VecRegRenameMode.cc -> .o
 [SO PyBind] AMPMPrefetcher -> RISCV/python/_m5/param_AMPMPrefetcher.cc
 [     CXX] RISCV/python/_m5/param_AMPMPrefetcher.cc -> .o
 [SO PyBind] AbstractMemory -> RISCV/python/_m5/param_AbstractMemory.cc
 [     CXX] RISCV/python/_m5/param_AbstractMemory.cc -> .o
 [SO PyBind] AccessMapPatternMatching -> RISCV/python/_m5/param_AccessMapPatternMatching.cc
 [     CXX] RISCV/python/_m5/param_AccessMapPatternMatching.cc -> .o
 [SO PyBind] AddrMapper -> RISCV/python/_m5/param_AddrMapper.cc
 [SO PARAM] AddrMapper -> RISCV/params/AddrMapper.hh
 [SO PARAM] RangeAddrMapper -> RISCV/params/RangeAddrMapper.hh
 [     CXX] RISCV/python/_m5/param_AddrMapper.cc -> .o
 [SO PyBind] AtomicSimpleCPU -> RISCV/python/_m5/param_AtomicSimpleCPU.cc
 [SO PARAM] AtomicSimpleCPU -> RISCV/params/AtomicSimpleCPU.hh
 [ TRACING]  -> RISCV/debug/Checker.hh
 [SO PARAM] CheckerCPU -> RISCV/params/CheckerCPU.hh
 [GENERATE] riscv -> RISCV/arch/decoder.hh
 [GENERATE] riscv -> RISCV/arch/isa.hh
 [ TRACING]  -> RISCV/debug/CCRegs.hh
 [ TRACING]  -> RISCV/debug/FloatRegs.hh
 [ TRACING]  -> RISCV/debug/IntRegs.hh
 [ TRACING]  -> RISCV/debug/VecPredRegs.hh
 [ TRACING]  -> RISCV/debug/VecRegs.hh
 [SO PARAM] BaseSimpleCPU -> RISCV/params/BaseSimpleCPU.hh
 [SO PARAM] BaseCPU -> RISCV/params/BaseCPU.hh
 [SO PARAM] BranchPredictor -> RISCV/params/BranchPredictor.hh
 [SO PARAM] IndirectPredictor -> RISCV/params/IndirectPredictor.hh
 [     CXX] RISCV/python/_m5/param_AtomicSimpleCPU.cc -> .o
 [SO PyBind] BIPRP -> RISCV/python/_m5/param_BIPRP.cc
 [SO PARAM] BIPRP -> RISCV/params/BIPRP.hh
 [SO PARAM] LRURP -> RISCV/params/LRURP.hh
 [     CXX] RISCV/python/_m5/param_BIPRP.cc -> .o
 [SO PyBind] BOPPrefetcher -> RISCV/python/_m5/param_BOPPrefetcher.cc
 [     CXX] RISCV/python/_m5/param_BOPPrefetcher.cc -> .o
 [SO PyBind] BRRIPRP -> RISCV/python/_m5/param_BRRIPRP.cc
 [SO PARAM] BRRIPRP -> RISCV/params/BRRIPRP.hh
 [     CXX] RISCV/python/_m5/param_BRRIPRP.cc -> .o
 [SO PyBind] BadDevice -> RISCV/python/_m5/param_BadDevice.cc
 [     CXX] RISCV/python/_m5/param_BadDevice.cc -> .o
 [SO PyBind] Base16Delta8 -> RISCV/python/_m5/param_Base16Delta8.cc
 [SO PARAM] Base16Delta8 -> RISCV/params/Base16Delta8.hh
 [SO PARAM] BaseDictionaryCompressor -> RISCV/params/BaseDictionaryCompressor.hh
 [SO PARAM] BaseCacheCompressor -> RISCV/params/BaseCacheCompressor.hh
 [     CXX] RISCV/python/_m5/param_Base16Delta8.cc -> .o
 [SO PyBind] Base32Delta16 -> RISCV/python/_m5/param_Base32Delta16.cc
 [SO PARAM] Base32Delta16 -> RISCV/params/Base32Delta16.hh
 [     CXX] RISCV/python/_m5/param_Base32Delta16.cc -> .o
 [SO PyBind] Base32Delta8 -> RISCV/python/_m5/param_Base32Delta8.cc
 [SO PARAM] Base32Delta8 -> RISCV/params/Base32Delta8.hh
 [     CXX] RISCV/python/_m5/param_Base32Delta8.cc -> .o
 [SO PyBind] Base64Delta16 -> RISCV/python/_m5/param_Base64Delta16.cc
 [SO PARAM] Base64Delta16 -> RISCV/params/Base64Delta16.hh
 [     CXX] RISCV/python/_m5/param_Base64Delta16.cc -> .o
 [SO PyBind] Base64Delta32 -> RISCV/python/_m5/param_Base64Delta32.cc
 [SO PARAM] Base64Delta32 -> RISCV/params/Base64Delta32.hh
 [     CXX] RISCV/python/_m5/param_Base64Delta32.cc -> .o
 [SO PyBind] Base64Delta8 -> RISCV/python/_m5/param_Base64Delta8.cc
 [SO PARAM] Base64Delta8 -> RISCV/params/Base64Delta8.hh
 [     CXX] RISCV/python/_m5/param_Base64Delta8.cc -> .o
 [SO PyBind] BaseCPU -> RISCV/python/_m5/param_BaseCPU.cc
 [     CXX] RISCV/python/_m5/param_BaseCPU.cc -> .o
 [SO PyBind] BaseCache -> RISCV/python/_m5/param_BaseCache.cc
 [SO PyBind] BaseCacheCompressor -> RISCV/python/_m5/param_BaseCacheCompressor.cc
 [     CXX] RISCV/python/_m5/param_BaseCacheCompressor.cc -> .o
 [SO PARAM] BaseCache -> RISCV/params/BaseCache.hh
 [     CXX] RISCV/python/_m5/param_BaseCache.cc -> .o
 [SO PyBind] BaseDictionaryCompressor -> RISCV/python/_m5/param_BaseDictionaryCompressor.cc
 [     CXX] RISCV/python/_m5/param_BaseDictionaryCompressor.cc -> .o
 [SO PyBind] BaseISA -> RISCV/python/_m5/param_BaseISA.cc
 [     CXX] RISCV/python/_m5/param_BaseISA.cc -> .o
 [SO PyBind] BaseIndexingPolicy -> RISCV/python/_m5/param_BaseIndexingPolicy.cc
 [     CXX] RISCV/python/_m5/param_BaseIndexingPolicy.cc -> .o
 [SO PyBind] BaseInterrupts -> RISCV/python/_m5/param_BaseInterrupts.cc
 [     CXX] RISCV/python/_m5/param_BaseInterrupts.cc -> .o
 [SO PyBind] BaseMemProbe -> RISCV/python/_m5/param_BaseMemProbe.cc
 [SO PARAM] BaseMemProbe -> RISCV/params/BaseMemProbe.hh
 [     CXX] RISCV/python/_m5/param_BaseMemProbe.cc -> .o
 [SO PyBind] BasePrefetcher -> RISCV/python/_m5/param_BasePrefetcher.cc
 [     CXX] RISCV/python/_m5/param_BasePrefetcher.cc -> .o
 [SO PyBind] BaseReplacementPolicy -> RISCV/python/_m5/param_BaseReplacementPolicy.cc
 [     CXX] RISCV/python/_m5/param_BaseReplacementPolicy.cc -> .o
 [SO PyBind] BaseSetAssoc -> RISCV/python/_m5/param_BaseSetAssoc.cc
 [SO PARAM] BaseSetAssoc -> RISCV/params/BaseSetAssoc.hh
 [     CXX] RISCV/python/_m5/param_BaseSetAssoc.cc -> .o
 [SO PyBind] BaseSimpleCPU -> RISCV/python/_m5/param_BaseSimpleCPU.cc
 [     CXX] RISCV/python/_m5/param_BaseSimpleCPU.cc -> .o
 [SO PyBind] BaseTLB -> RISCV/python/_m5/param_BaseTLB.cc
 [     CXX] RISCV/python/_m5/param_BaseTLB.cc -> .o
 [SO PyBind] BaseTags -> RISCV/python/_m5/param_BaseTags.cc
 [     CXX] RISCV/python/_m5/param_BaseTags.cc -> .o
 [SO PyBind] BaseTrafficGen -> RISCV/python/_m5/param_BaseTrafficGen.cc
 [     CXX] RISCV/python/_m5/param_BaseTrafficGen.cc -> .o
 [SO PyBind] BaseXBar -> RISCV/python/_m5/param_BaseXBar.cc
 [SO PARAM] BaseXBar -> RISCV/params/BaseXBar.hh
 [     CXX] RISCV/python/_m5/param_BaseXBar.cc -> .o
 [SO PyBind] BasicExtLink -> RISCV/python/_m5/param_BasicExtLink.cc
 [     CXX] RISCV/python/_m5/param_BasicExtLink.cc -> .o
 [SO PyBind] BasicIntLink -> RISCV/python/_m5/param_BasicIntLink.cc
 [     CXX] RISCV/python/_m5/param_BasicIntLink.cc -> .o
 [SO PyBind] BasicLink -> RISCV/python/_m5/param_BasicLink.cc
 [     CXX] RISCV/python/_m5/param_BasicLink.cc -> .o
 [SO PyBind] BasicPioDevice -> RISCV/python/_m5/param_BasicPioDevice.cc
 [     CXX] RISCV/python/_m5/param_BasicPioDevice.cc -> .o
 [SO PyBind] BasicRouter -> RISCV/python/_m5/param_BasicRouter.cc
 [     CXX] RISCV/python/_m5/param_BasicRouter.cc -> .o
 [SO PyBind] BiModeBP -> RISCV/python/_m5/param_BiModeBP.cc
 [SO PARAM] BiModeBP -> RISCV/params/BiModeBP.hh
 [     CXX] RISCV/python/_m5/param_BiModeBP.cc -> .o
 [SO PyBind] BloomFilterBase -> RISCV/python/_m5/param_BloomFilterBase.cc
 [SO PARAM] BloomFilterBase -> RISCV/params/BloomFilterBase.hh
 [     CXX] RISCV/python/_m5/param_BloomFilterBase.cc -> .o
 [SO PyBind] BloomFilterBlock -> RISCV/python/_m5/param_BloomFilterBlock.cc
 [SO PARAM] BloomFilterBlock -> RISCV/params/BloomFilterBlock.hh
 [     CXX] RISCV/python/_m5/param_BloomFilterBlock.cc -> .o
 [SO PyBind] BloomFilterBulk -> RISCV/python/_m5/param_BloomFilterBulk.cc
 [SO PARAM] BloomFilterBulk -> RISCV/params/BloomFilterBulk.hh
 [SO PARAM] BloomFilterMultiBitSel -> RISCV/params/BloomFilterMultiBitSel.hh
 [     CXX] RISCV/python/_m5/param_BloomFilterBulk.cc -> .o
 [SO PyBind] BloomFilterH3 -> RISCV/python/_m5/param_BloomFilterH3.cc
 [SO PARAM] BloomFilterH3 -> RISCV/params/BloomFilterH3.hh
 [     CXX] RISCV/python/_m5/param_BloomFilterH3.cc -> .o
 [SO PyBind] BloomFilterMulti -> RISCV/python/_m5/param_BloomFilterMulti.cc
 [SO PARAM] BloomFilterMulti -> RISCV/params/BloomFilterMulti.hh
 [     CXX] RISCV/python/_m5/param_BloomFilterMulti.cc -> .o
 [SO PyBind] BloomFilterMultiBitSel -> RISCV/python/_m5/param_BloomFilterMultiBitSel.cc
 [     CXX] RISCV/python/_m5/param_BloomFilterMultiBitSel.cc -> .o
 [SO PyBind] BloomFilterPerfect -> RISCV/python/_m5/param_BloomFilterPerfect.cc
 [SO PARAM] BloomFilterPerfect -> RISCV/params/BloomFilterPerfect.hh
 [     CXX] RISCV/python/_m5/param_BloomFilterPerfect.cc -> .o
 [SO PyBind] BranchPredictor -> RISCV/python/_m5/param_BranchPredictor.cc
 [     CXX] RISCV/python/_m5/param_BranchPredictor.cc -> .o
 [SO PyBind] Bridge -> RISCV/python/_m5/param_Bridge.cc
 [SO PARAM] Bridge -> RISCV/params/Bridge.hh
 [     CXX] RISCV/python/_m5/param_Bridge.cc -> .o
 [SO PyBind] CPack -> RISCV/python/_m5/param_CPack.cc
 [SO PARAM] CPack -> RISCV/params/CPack.hh
 [     CXX] RISCV/python/_m5/param_CPack.cc -> .o
 [SO PyBind] Cache -> RISCV/python/_m5/param_Cache.cc
 [SO PARAM] Cache -> RISCV/params/Cache.hh
 [     CXX] RISCV/python/_m5/param_Cache.cc -> .o
 [SO PyBind] CheckerCPU -> RISCV/python/_m5/param_CheckerCPU.cc
 [     CXX] RISCV/python/_m5/param_CheckerCPU.cc -> .o
 [SO PyBind] ClockDomain -> RISCV/python/_m5/param_ClockDomain.cc
 [     CXX] RISCV/python/_m5/param_ClockDomain.cc -> .o
 [SO PyBind] ClockedObject -> RISCV/python/_m5/param_ClockedObject.cc
 [     CXX] RISCV/python/_m5/param_ClockedObject.cc -> .o
 [SO PyBind] CoherentXBar -> RISCV/python/_m5/param_CoherentXBar.cc
 [SO PARAM] CoherentXBar -> RISCV/params/CoherentXBar.hh
 [SO PARAM] SnoopFilter -> RISCV/params/SnoopFilter.hh
 [     CXX] RISCV/python/_m5/param_CoherentXBar.cc -> .o
 [SO PyBind] CommMonitor -> RISCV/python/_m5/param_CommMonitor.cc
 [SO PARAM] CommMonitor -> RISCV/params/CommMonitor.hh
 [     CXX] RISCV/python/_m5/param_CommMonitor.cc -> .o
 [SO PyBind] CompressedTags -> RISCV/python/_m5/param_CompressedTags.cc
 [SO PARAM] CompressedTags -> RISCV/params/CompressedTags.hh
 [SO PARAM] SectorTags -> RISCV/params/SectorTags.hh
 [     CXX] RISCV/python/_m5/param_CompressedTags.cc -> .o
 [SO PyBind] CopyEngine -> RISCV/python/_m5/param_CopyEngine.cc
 [SO PARAM] CopyEngine -> RISCV/params/CopyEngine.hh
 [CONFIG H] CP_ANNOTATE, 0 -> RISCV/config/cp_annotate.hh
 [ TRACING]  -> RISCV/debug/AnnotateQ.hh
 [     CXX] RISCV/python/_m5/param_CopyEngine.cc -> .o
 [SO PyBind] CowDiskImage -> RISCV/python/_m5/param_CowDiskImage.cc
 [     CXX] RISCV/python/_m5/param_CowDiskImage.cc -> .o
 [SO PyBind] CreditLink -> RISCV/python/_m5/param_CreditLink.cc
 [     CXX] RISCV/python/_m5/param_CreditLink.cc -> .o
 [SO PyBind] DCPTPrefetcher -> RISCV/python/_m5/param_DCPTPrefetcher.cc
 [     CXX] RISCV/python/_m5/param_DCPTPrefetcher.cc -> .o
 [SO PyBind] DMASequencer -> RISCV/python/_m5/param_DMASequencer.cc
 [     CXX] RISCV/python/_m5/param_DMASequencer.cc -> .o
 [SO PyBind] DMA_Controller -> RISCV/python/_m5/param_DMA_Controller.cc
 [     CXX] RISCV/python/_m5/param_DMA_Controller.cc -> .o
 [SO PyBind] DRAMCtrl -> RISCV/python/_m5/param_DRAMCtrl.cc
 [SO PARAM] DRAMCtrl -> RISCV/params/DRAMCtrl.hh
 [ TRACING]  -> RISCV/debug/QOS.hh
 [SO PARAM] QoSMemCtrl -> RISCV/params/QoSMemCtrl.hh
 [SO PARAM] QoSPolicy -> RISCV/params/QoSPolicy.hh
 [SO PARAM] QoSTurnaroundPolicy -> RISCV/params/QoSTurnaroundPolicy.hh
 [     CXX] RISCV/python/_m5/param_DRAMCtrl.cc -> .o
 [SO PyBind] DVFSHandler -> RISCV/python/_m5/param_DVFSHandler.cc
 [SO PARAM] DVFSHandler -> RISCV/params/DVFSHandler.hh
 [ TRACING]  -> RISCV/debug/DVFS.hh
 [     CXX] RISCV/python/_m5/param_DVFSHandler.cc -> .o
 [SO PyBind] DeltaCorrelatingPredictionTables -> RISCV/python/_m5/param_DeltaCorrelatingPredictionTables.cc
 [     CXX] RISCV/python/_m5/param_DeltaCorrelatingPredictionTables.cc -> .o
 [SO PyBind] DerivO3CPU -> RISCV/python/_m5/param_DerivO3CPU.cc
 [SO PARAM] DerivO3CPU -> RISCV/params/DerivO3CPU.hh
 [SO PARAM] FUPool -> RISCV/params/FUPool.hh
 [ TRACING]  -> RISCV/debug/Scoreboard.hh
 [ TRACING]  -> RISCV/debug/FreeList.hh
 [ TRACING]  -> RISCV/debug/IEW.hh
 [GENERATE] riscv -> RISCV/arch/locked_mem.hh
 [ TRACING]  -> RISCV/debug/LSQUnit.hh
 [ TRACING]  -> RISCV/debug/MemDepUnit.hh
 [SO PARAM] FUDesc -> RISCV/params/FUDesc.hh
 [SO PARAM] OpDesc -> RISCV/params/OpDesc.hh
 [     CXX] RISCV/python/_m5/param_DerivO3CPU.cc -> .o
 [SO PyBind] DerivedClockDomain -> RISCV/python/_m5/param_DerivedClockDomain.cc
 [     CXX] RISCV/python/_m5/param_DerivedClockDomain.cc -> .o
 [SO PyBind] DirectedGenerator -> RISCV/python/_m5/param_DirectedGenerator.cc
 [     CXX] RISCV/python/_m5/param_DirectedGenerator.cc -> .o
 [SO PyBind] Directory_Controller -> RISCV/python/_m5/param_Directory_Controller.cc
 [     CXX] RISCV/python/_m5/param_Directory_Controller.cc -> .o
 [SO PyBind] DiskImage -> RISCV/python/_m5/param_DiskImage.cc
 [     CXX] RISCV/python/_m5/param_DiskImage.cc -> .o
 [SO PyBind] DistEtherLink -> RISCV/python/_m5/param_DistEtherLink.cc
 [SO PARAM] DistEtherLink -> RISCV/params/DistEtherLink.hh
 [SO PARAM] EtherDump -> RISCV/params/EtherDump.hh
 [SO PARAM] EtherLink -> RISCV/params/EtherLink.hh
 [     CXX] RISCV/python/_m5/param_DistEtherLink.cc -> .o
 [SO PyBind] DmaDevice -> RISCV/python/_m5/param_DmaDevice.cc
 [     CXX] RISCV/python/_m5/param_DmaDevice.cc -> .o
 [SO PyBind] DummyChecker -> RISCV/python/_m5/param_DummyChecker.cc
 [SO PARAM] DummyChecker -> RISCV/params/DummyChecker.hh
 [     CXX] RISCV/python/_m5/param_DummyChecker.cc -> .o
 [SO PyBind] ElasticTrace -> RISCV/python/_m5/param_ElasticTrace.cc
 [SO PARAM] ElasticTrace -> RISCV/params/ElasticTrace.hh
 [  PROTOC] RISCV/proto/inst_dep_record.proto -> RISCV/proto/inst_dep_record.pb.cc, RISCV/proto/inst_dep_record.pb.h
 [     CXX] RISCV/python/_m5/param_ElasticTrace.cc -> .o
 [SO PyBind] EmulatedDriver -> RISCV/python/_m5/param_EmulatedDriver.cc
 [     CXX] RISCV/python/_m5/param_EmulatedDriver.cc -> .o
 [SO PyBind] EtherBus -> RISCV/python/_m5/param_EtherBus.cc
 [SO PARAM] EtherBus -> RISCV/params/EtherBus.hh
 [     CXX] RISCV/python/_m5/param_EtherBus.cc -> .o
 [SO PyBind] EtherDevBase -> RISCV/python/_m5/param_EtherDevBase.cc
 [SO PARAM] EtherDevBase -> RISCV/params/EtherDevBase.hh
 [SO PARAM] EtherDevice -> RISCV/params/EtherDevice.hh
 [     CXX] RISCV/python/_m5/param_EtherDevBase.cc -> .o
 [SO PyBind] EtherDevice -> RISCV/python/_m5/param_EtherDevice.cc
 [     CXX] RISCV/python/_m5/param_EtherDevice.cc -> .o
 [SO PyBind] EtherDump -> RISCV/python/_m5/param_EtherDump.cc
 [     CXX] RISCV/python/_m5/param_EtherDump.cc -> .o
 [SO PyBind] EtherLink -> RISCV/python/_m5/param_EtherLink.cc
 [     CXX] RISCV/python/_m5/param_EtherLink.cc -> .o
 [SO PyBind] EtherSwitch -> RISCV/python/_m5/param_EtherSwitch.cc
 [SO PARAM] EtherSwitch -> RISCV/params/EtherSwitch.hh
 [     CXX] RISCV/python/_m5/param_EtherSwitch.cc -> .o
 [SO PyBind] EtherTap -> RISCV/python/_m5/param_EtherTap.cc
 [SO PARAM] EtherTap -> RISCV/params/EtherTap.hh
 [CONFIG H] USE_TUNTAP, 1 -> RISCV/config/use_tuntap.hh
 [SO PARAM] EtherTapStub -> RISCV/params/EtherTapStub.hh
 [SO PARAM] EtherTapBase -> RISCV/params/EtherTapBase.hh
 [     CXX] RISCV/python/_m5/param_EtherTap.cc -> .o
 [SO PyBind] EtherTapBase -> RISCV/python/_m5/param_EtherTapBase.cc
 [     CXX] RISCV/python/_m5/param_EtherTapBase.cc -> .o
 [SO PyBind] EtherTapStub -> RISCV/python/_m5/param_EtherTapStub.cc
 [     CXX] RISCV/python/_m5/param_EtherTapStub.cc -> .o
 [SO PyBind] ExeTracer -> RISCV/python/_m5/param_ExeTracer.cc
 [     CXX] RISCV/python/_m5/param_ExeTracer.cc -> .o
 [SO PyBind] ExternalMaster -> RISCV/python/_m5/param_ExternalMaster.cc
 [SO PARAM] ExternalMaster -> RISCV/params/ExternalMaster.hh
 [     CXX] RISCV/python/_m5/param_ExternalMaster.cc -> .o
 [SO PyBind] ExternalSlave -> RISCV/python/_m5/param_ExternalSlave.cc
 [SO PARAM] ExternalSlave -> RISCV/params/ExternalSlave.hh
 [     CXX] RISCV/python/_m5/param_ExternalSlave.cc -> .o
 [SO PyBind] FALRU -> RISCV/python/_m5/param_FALRU.cc
 [SO PARAM] FALRU -> RISCV/params/FALRU.hh
 [     CXX] RISCV/python/_m5/param_FALRU.cc -> .o
 [SO PyBind] FIFORP -> RISCV/python/_m5/param_FIFORP.cc
 [SO PARAM] FIFORP -> RISCV/params/FIFORP.hh
 [     CXX] RISCV/python/_m5/param_FIFORP.cc -> .o
 [SO PyBind] FPCD -> RISCV/python/_m5/param_FPCD.cc
 [SO PARAM] FPCD -> RISCV/params/FPCD.hh
 [     CXX] RISCV/python/_m5/param_FPCD.cc -> .o
 [SO PyBind] FUDesc -> RISCV/python/_m5/param_FUDesc.cc
 [     CXX] RISCV/python/_m5/param_FUDesc.cc -> .o
 [SO PyBind] FUPool -> RISCV/python/_m5/param_FUPool.cc
 [     CXX] RISCV/python/_m5/param_FUPool.cc -> .o
 [SO PyBind] FaultModel -> RISCV/python/_m5/param_FaultModel.cc
 [     CXX] RISCV/python/_m5/param_FaultModel.cc -> .o
 [SO PyBind] GarnetExtLink -> RISCV/python/_m5/param_GarnetExtLink.cc
 [     CXX] RISCV/python/_m5/param_GarnetExtLink.cc -> .o
 [SO PyBind] GarnetIntLink -> RISCV/python/_m5/param_GarnetIntLink.cc
 [     CXX] RISCV/python/_m5/param_GarnetIntLink.cc -> .o
 [SO PyBind] GarnetNetwork -> RISCV/python/_m5/param_GarnetNetwork.cc
 [     CXX] RISCV/python/_m5/param_GarnetNetwork.cc -> .o
 [SO PyBind] GarnetNetworkInterface -> RISCV/python/_m5/param_GarnetNetworkInterface.cc
 [     CXX] RISCV/python/_m5/param_GarnetNetworkInterface.cc -> .o
 [SO PyBind] GarnetRouter -> RISCV/python/_m5/param_GarnetRouter.cc
 [     CXX] RISCV/python/_m5/param_GarnetRouter.cc -> .o
 [SO PyBind] GarnetSyntheticTraffic -> RISCV/python/_m5/param_GarnetSyntheticTraffic.cc
 [     CXX] RISCV/python/_m5/param_GarnetSyntheticTraffic.cc -> .o
 [SO PyBind] Gem5ToTlmBridge32 -> RISCV/python/_m5/param_Gem5ToTlmBridge32.cc
 [SO PARAM] Gem5ToTlmBridge32 -> RISCV/params/Gem5ToTlmBridge32.hh
 [SO PARAM] Gem5ToTlmBridgeBase -> RISCV/params/Gem5ToTlmBridgeBase.hh
 [SO PARAM] SystemC_ScModule -> RISCV/params/SystemC_ScModule.hh
 [SO PARAM] SystemC_ScObject -> RISCV/params/SystemC_ScObject.hh
 [     CXX] RISCV/python/_m5/param_Gem5ToTlmBridge32.cc -> .o
 [SO PyBind] Gem5ToTlmBridge64 -> RISCV/python/_m5/param_Gem5ToTlmBridge64.cc
 [SO PARAM] Gem5ToTlmBridge64 -> RISCV/params/Gem5ToTlmBridge64.hh
 [     CXX] RISCV/python/_m5/param_Gem5ToTlmBridge64.cc -> .o
 [SO PyBind] Gem5ToTlmBridgeBase -> RISCV/python/_m5/param_Gem5ToTlmBridgeBase.cc
 [     CXX] RISCV/python/_m5/param_Gem5ToTlmBridgeBase.cc -> .o
 [SO PyBind] GenericPciHost -> RISCV/python/_m5/param_GenericPciHost.cc
 [SO PARAM] GenericPciHost -> RISCV/params/GenericPciHost.hh
 [     CXX] RISCV/python/_m5/param_GenericPciHost.cc -> .o
 [SO PyBind] GoodbyeObject -> RISCV/python/_m5/param_GoodbyeObject.cc
 [     CXX] RISCV/python/_m5/param_GoodbyeObject.cc -> .o
 [SO PyBind] HMCController -> RISCV/python/_m5/param_HMCController.cc
 [SO PARAM] HMCController -> RISCV/params/HMCController.hh
 [SO PARAM] NoncoherentXBar -> RISCV/params/NoncoherentXBar.hh
 [     CXX] RISCV/python/_m5/param_HMCController.cc -> .o
 [SO PyBind] HelloObject -> RISCV/python/_m5/param_HelloObject.cc
 [     CXX] RISCV/python/_m5/param_HelloObject.cc -> .o
 [SO PyBind] I2CBus -> RISCV/python/_m5/param_I2CBus.cc
 [SO PARAM] I2CBus -> RISCV/params/I2CBus.hh
 [SO PARAM] I2CDevice -> RISCV/params/I2CDevice.hh
 [     CXX] RISCV/python/_m5/param_I2CBus.cc -> .o
 [SO PyBind] I2CDevice -> RISCV/python/_m5/param_I2CDevice.cc
 [     CXX] RISCV/python/_m5/param_I2CDevice.cc -> .o
 [SO PyBind] IGbE -> RISCV/python/_m5/param_IGbE.cc
 [SO PARAM] IGbE -> RISCV/params/IGbE.hh
 [ TRACING]  -> RISCV/debug/EthernetDesc.hh
 [ TRACING]  -> RISCV/debug/EthernetIntr.hh
 [     CXX] RISCV/python/_m5/param_IGbE.cc -> .o
 [SO PyBind] IdeController -> RISCV/python/_m5/param_IdeController.cc
 [     CXX] RISCV/python/_m5/param_IdeController.cc -> .o
 [SO PyBind] IdeDisk -> RISCV/python/_m5/param_IdeDisk.cc
 [     CXX] RISCV/python/_m5/param_IdeDisk.cc -> .o
 [SO PyBind] IndirectMemoryPrefetcher -> RISCV/python/_m5/param_IndirectMemoryPrefetcher.cc
 [     CXX] RISCV/python/_m5/param_IndirectMemoryPrefetcher.cc -> .o
 [SO PyBind] IndirectPredictor -> RISCV/python/_m5/param_IndirectPredictor.cc
 [     CXX] RISCV/python/_m5/param_IndirectPredictor.cc -> .o
 [SO PyBind] InstPBTrace -> RISCV/python/_m5/param_InstPBTrace.cc
 [SO PARAM] InstPBTrace -> RISCV/params/InstPBTrace.hh
 [     CXX] RISCV/python/_m5/param_InstPBTrace.cc -> .o
 [SO PyBind] InstTracer -> RISCV/python/_m5/param_InstTracer.cc
 [     CXX] RISCV/python/_m5/param_InstTracer.cc -> .o
 [SO PyBind] IntelTrace -> RISCV/python/_m5/param_IntelTrace.cc
 [SO PARAM] IntelTrace -> RISCV/params/IntelTrace.hh
 [     CXX] RISCV/python/_m5/param_IntelTrace.cc -> .o
 [SO PyBind] IntrControl -> RISCV/python/_m5/param_IntrControl.cc
 [     CXX] RISCV/python/_m5/param_IntrControl.cc -> .o
 [SO PyBind] InvalidateGenerator -> RISCV/python/_m5/param_InvalidateGenerator.cc
 [     CXX] RISCV/python/_m5/param_InvalidateGenerator.cc -> .o
 [SO PyBind] IrregularStreamBufferPrefetcher -> RISCV/python/_m5/param_IrregularStreamBufferPrefetcher.cc
 [     CXX] RISCV/python/_m5/param_IrregularStreamBufferPrefetcher.cc -> .o
 [SO PyBind] IsaFake -> RISCV/python/_m5/param_IsaFake.cc
 [     CXX] RISCV/python/_m5/param_IsaFake.cc -> .o
 [SO PyBind] KernelWorkload -> RISCV/python/_m5/param_KernelWorkload.cc
 [SO PARAM] KernelWorkload -> RISCV/params/KernelWorkload.hh
 [     CXX] RISCV/python/_m5/param_KernelWorkload.cc -> .o
 [SO PyBind] L1Cache_Controller -> RISCV/python/_m5/param_L1Cache_Controller.cc
 [     CXX] RISCV/python/_m5/param_L1Cache_Controller.cc -> .o
 [SO PyBind] LFURP -> RISCV/python/_m5/param_LFURP.cc
 [SO PARAM] LFURP -> RISCV/params/LFURP.hh
 [     CXX] RISCV/python/_m5/param_LFURP.cc -> .o
 [SO PyBind] LRURP -> RISCV/python/_m5/param_LRURP.cc
 [     CXX] RISCV/python/_m5/param_LRURP.cc -> .o
 [SO PyBind] LTAGE -> RISCV/python/_m5/param_LTAGE.cc
 [SO PARAM] LTAGE -> RISCV/params/LTAGE.hh
 [SO PARAM] TAGE -> RISCV/params/TAGE.hh
 [SO PARAM] TAGEBase -> RISCV/params/TAGEBase.hh
 [SO PARAM] LoopPredictor -> RISCV/params/LoopPredictor.hh
 [     CXX] RISCV/python/_m5/param_LTAGE.cc -> .o
 [SO PyBind] LocalBP -> RISCV/python/_m5/param_LocalBP.cc
 [SO PARAM] LocalBP -> RISCV/params/LocalBP.hh
 [     CXX] RISCV/python/_m5/param_LocalBP.cc -> .o
 [SO PyBind] LoopPredictor -> RISCV/python/_m5/param_LoopPredictor.cc
 [     CXX] RISCV/python/_m5/param_LoopPredictor.cc -> .o
 [SO PyBind] MPP_LoopPredictor -> RISCV/python/_m5/param_MPP_LoopPredictor.cc
 [SO PARAM] MPP_LoopPredictor -> RISCV/params/MPP_LoopPredictor.hh
 [SO PARAM] MPP_StatisticalCorrector -> RISCV/params/MPP_StatisticalCorrector.hh
 [SO PARAM] MPP_TAGE -> RISCV/params/MPP_TAGE.hh
 [SO PARAM] MultiperspectivePerceptronTAGE -> RISCV/params/MultiperspectivePerceptronTAGE.hh
 [SO PARAM] MultiperspectivePerceptron -> RISCV/params/MultiperspectivePerceptron.hh
 [SO PARAM] StatisticalCorrector -> RISCV/params/StatisticalCorrector.hh
 [     CXX] RISCV/python/_m5/param_MPP_LoopPredictor.cc -> .o
 [SO PyBind] MPP_LoopPredictor_8KB -> RISCV/python/_m5/param_MPP_LoopPredictor_8KB.cc
 [SO PARAM] MPP_LoopPredictor_8KB -> RISCV/params/MPP_LoopPredictor_8KB.hh
 [SO PARAM] MPP_StatisticalCorrector_8KB -> RISCV/params/MPP_StatisticalCorrector_8KB.hh
 [SO PARAM] MPP_TAGE_8KB -> RISCV/params/MPP_TAGE_8KB.hh
 [SO PARAM] MultiperspectivePerceptronTAGE8KB -> RISCV/params/MultiperspectivePerceptronTAGE8KB.hh
 [     CXX] RISCV/python/_m5/param_MPP_LoopPredictor_8KB.cc -> .o
 [SO PyBind] MPP_StatisticalCorrector -> RISCV/python/_m5/param_MPP_StatisticalCorrector.cc
 [     CXX] RISCV/python/_m5/param_MPP_StatisticalCorrector.cc -> .o
 [SO PyBind] MPP_StatisticalCorrector_64KB -> RISCV/python/_m5/param_MPP_StatisticalCorrector_64KB.cc
 [SO PARAM] MPP_StatisticalCorrector_64KB -> RISCV/params/MPP_StatisticalCorrector_64KB.hh
 [SO PARAM] MultiperspectivePerceptronTAGE64KB -> RISCV/params/MultiperspectivePerceptronTAGE64KB.hh
 [     CXX] RISCV/python/_m5/param_MPP_StatisticalCorrector_64KB.cc -> .o
 [SO PyBind] MPP_StatisticalCorrector_8KB -> RISCV/python/_m5/param_MPP_StatisticalCorrector_8KB.cc
 [     CXX] RISCV/python/_m5/param_MPP_StatisticalCorrector_8KB.cc -> .o
 [SO PyBind] MPP_TAGE -> RISCV/python/_m5/param_MPP_TAGE.cc
 [     CXX] RISCV/python/_m5/param_MPP_TAGE.cc -> .o
 [SO PyBind] MPP_TAGE_8KB -> RISCV/python/_m5/param_MPP_TAGE_8KB.cc
 [     CXX] RISCV/python/_m5/param_MPP_TAGE_8KB.cc -> .o
 [SO PyBind] MRURP -> RISCV/python/_m5/param_MRURP.cc
 [SO PARAM] MRURP -> RISCV/params/MRURP.hh
 [     CXX] RISCV/python/_m5/param_MRURP.cc -> .o
 [SO PyBind] MathExprPowerModel -> RISCV/python/_m5/param_MathExprPowerModel.cc
 [SO PARAM] MathExprPowerModel -> RISCV/params/MathExprPowerModel.hh
 [     CXX] RISCV/python/_m5/param_MathExprPowerModel.cc -> .o
 [SO PyBind] MemChecker -> RISCV/python/_m5/param_MemChecker.cc
 [SO PARAM] MemChecker -> RISCV/params/MemChecker.hh
 [ TRACING]  -> RISCV/debug/MemChecker.hh
 [     CXX] RISCV/python/_m5/param_MemChecker.cc -> .o
 [SO PyBind] MemCheckerMonitor -> RISCV/python/_m5/param_MemCheckerMonitor.cc
 [SO PARAM] MemCheckerMonitor -> RISCV/params/MemCheckerMonitor.hh
 [     CXX] RISCV/python/_m5/param_MemCheckerMonitor.cc -> .o
 [SO PyBind] MemDelay -> RISCV/python/_m5/param_MemDelay.cc
 [SO PARAM] MemDelay -> RISCV/params/MemDelay.hh
 [     CXX] RISCV/python/_m5/param_MemDelay.cc -> .o
 [SO PyBind] MemFootprintProbe -> RISCV/python/_m5/param_MemFootprintProbe.cc
 [SO PARAM] MemFootprintProbe -> RISCV/params/MemFootprintProbe.hh
 [     CXX] RISCV/python/_m5/param_MemFootprintProbe.cc -> .o
 [SO PyBind] MemObject -> RISCV/python/_m5/param_MemObject.cc
 [SO PARAM] MemObject -> RISCV/params/MemObject.hh
 [     CXX] RISCV/python/_m5/param_MemObject.cc -> .o
 [SO PyBind] MemTest -> RISCV/python/_m5/param_MemTest.cc
 [SO PARAM] MemTest -> RISCV/params/MemTest.hh
 [     CXX] RISCV/python/_m5/param_MemTest.cc -> .o
 [SO PyBind] MemTraceProbe -> RISCV/python/_m5/param_MemTraceProbe.cc
 [SO PARAM] MemTraceProbe -> RISCV/params/MemTraceProbe.hh
 [     CXX] RISCV/python/_m5/param_MemTraceProbe.cc -> .o
 [SO PyBind] MessageBuffer -> RISCV/python/_m5/param_MessageBuffer.cc
 [     CXX] RISCV/python/_m5/param_MessageBuffer.cc -> .o
 [SO PyBind] MinorCPU -> RISCV/python/_m5/param_MinorCPU.cc
 [SO PARAM] MinorCPU -> RISCV/params/MinorCPU.hh
 [SO PARAM] MinorFU -> RISCV/params/MinorFU.hh
 [SO PARAM] MinorFUPool -> RISCV/params/MinorFUPool.hh
 [SO PARAM] MinorOpClass -> RISCV/params/MinorOpClass.hh
 [SO PARAM] MinorOpClassSet -> RISCV/params/MinorOpClassSet.hh
 [SO PARAM] TimingExpr -> RISCV/params/TimingExpr.hh
 [SO PARAM] TimingExprBin -> RISCV/params/TimingExprBin.hh
 [SO PARAM] TimingExprIf -> RISCV/params/TimingExprIf.hh
 [SO PARAM] TimingExprLet -> RISCV/params/TimingExprLet.hh
 [SO PARAM] TimingExprLiteral -> RISCV/params/TimingExprLiteral.hh
 [SO PARAM] TimingExprReadIntReg -> RISCV/params/TimingExprReadIntReg.hh
 [SO PARAM] TimingExprRef -> RISCV/params/TimingExprRef.hh
 [SO PARAM] TimingExprSrcReg -> RISCV/params/TimingExprSrcReg.hh
 [SO PARAM] TimingExprUn -> RISCV/params/TimingExprUn.hh
 [ TRACING]  -> RISCV/debug/MinorTrace.hh
 [SO PARAM] MinorFUTiming -> RISCV/params/MinorFUTiming.hh
 [     CXX] RISCV/python/_m5/param_MinorCPU.cc -> .o
 [SO PyBind] MinorFU -> RISCV/python/_m5/param_MinorFU.cc
 [     CXX] RISCV/python/_m5/param_MinorFU.cc -> .o
 [SO PyBind] MinorFUPool -> RISCV/python/_m5/param_MinorFUPool.cc
 [     CXX] RISCV/python/_m5/param_MinorFUPool.cc -> .o
 [SO PyBind] MinorFUTiming -> RISCV/python/_m5/param_MinorFUTiming.cc
 [     CXX] RISCV/python/_m5/param_MinorFUTiming.cc -> .o
 [SO PyBind] MinorOpClass -> RISCV/python/_m5/param_MinorOpClass.cc
 [     CXX] RISCV/python/_m5/param_MinorOpClass.cc -> .o
 [SO PyBind] MinorOpClassSet -> RISCV/python/_m5/param_MinorOpClassSet.cc
 [     CXX] RISCV/python/_m5/param_MinorOpClassSet.cc -> .o
 [SO PyBind] MultiCompressor -> RISCV/python/_m5/param_MultiCompressor.cc
 [SO PARAM] MultiCompressor -> RISCV/params/MultiCompressor.hh
 [     CXX] RISCV/python/_m5/param_MultiCompressor.cc -> .o
 [SO PyBind] MultiPrefetcher -> RISCV/python/_m5/param_MultiPrefetcher.cc
 [     CXX] RISCV/python/_m5/param_MultiPrefetcher.cc -> .o
 [SO PyBind] MultiperspectivePerceptron -> RISCV/python/_m5/param_MultiperspectivePerceptron.cc
 [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptron.cc -> .o
 [SO PyBind] MultiperspectivePerceptron64KB -> RISCV/python/_m5/param_MultiperspectivePerceptron64KB.cc
 [SO PARAM] MultiperspectivePerceptron64KB -> RISCV/params/MultiperspectivePerceptron64KB.hh
 [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptron64KB.cc -> .o
 [SO PyBind] MultiperspectivePerceptron8KB -> RISCV/python/_m5/param_MultiperspectivePerceptron8KB.cc
 [SO PARAM] MultiperspectivePerceptron8KB -> RISCV/params/MultiperspectivePerceptron8KB.hh
 [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptron8KB.cc -> .o
 [SO PyBind] MultiperspectivePerceptronTAGE -> RISCV/python/_m5/param_MultiperspectivePerceptronTAGE.cc
 [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptronTAGE.cc -> .o
 [SO PyBind] MultiperspectivePerceptronTAGE64KB -> RISCV/python/_m5/param_MultiperspectivePerceptronTAGE64KB.cc
 [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptronTAGE64KB.cc -> .o
 [SO PyBind] MultiperspectivePerceptronTAGE8KB -> RISCV/python/_m5/param_MultiperspectivePerceptronTAGE8KB.cc
 [     CXX] RISCV/python/_m5/param_MultiperspectivePerceptronTAGE8KB.cc -> .o
 [SO PyBind] NSGigE -> RISCV/python/_m5/param_NSGigE.cc
 [SO PARAM] NSGigE -> RISCV/params/NSGigE.hh
 [     CXX] RISCV/python/_m5/param_NSGigE.cc -> .o
 [SO PyBind] NativeTrace -> RISCV/python/_m5/param_NativeTrace.cc
 [SO PARAM] NativeTrace -> RISCV/params/NativeTrace.hh
 [     CXX] RISCV/python/_m5/param_NativeTrace.cc -> .o
 [SO PyBind] NetworkLink -> RISCV/python/_m5/param_NetworkLink.cc
 [     CXX] RISCV/python/_m5/param_NetworkLink.cc -> .o
 [SO PyBind] NonCachingSimpleCPU -> RISCV/python/_m5/param_NonCachingSimpleCPU.cc
 [SO PARAM] NonCachingSimpleCPU -> RISCV/params/NonCachingSimpleCPU.hh
 [     CXX] RISCV/python/_m5/param_NonCachingSimpleCPU.cc -> .o
 [SO PyBind] NoncoherentCache -> RISCV/python/_m5/param_NoncoherentCache.cc
 [SO PARAM] NoncoherentCache -> RISCV/params/NoncoherentCache.hh
 [     CXX] RISCV/python/_m5/param_NoncoherentCache.cc -> .o
 [SO PyBind] NoncoherentXBar -> RISCV/python/_m5/param_NoncoherentXBar.cc
 [     CXX] RISCV/python/_m5/param_NoncoherentXBar.cc -> .o
 [SO PyBind] O3Checker -> RISCV/python/_m5/param_O3Checker.cc
 [SO PARAM] O3Checker -> RISCV/params/O3Checker.hh
 [     CXX] RISCV/python/_m5/param_O3Checker.cc -> .o
 [SO PyBind] OpDesc -> RISCV/python/_m5/param_OpDesc.cc
 [     CXX] RISCV/python/_m5/param_OpDesc.cc -> .o
 [SO PyBind] PIFPrefetcher -> RISCV/python/_m5/param_PIFPrefetcher.cc
 [     CXX] RISCV/python/_m5/param_PIFPrefetcher.cc -> .o
 [SO PyBind] PS2Device -> RISCV/python/_m5/param_PS2Device.cc
 [SO PARAM] PS2Device -> RISCV/params/PS2Device.hh
 [     CXX] RISCV/python/_m5/param_PS2Device.cc -> .o
 [SO PyBind] PS2Keyboard -> RISCV/python/_m5/param_PS2Keyboard.cc
 [SO PARAM] PS2Keyboard -> RISCV/params/PS2Keyboard.hh
 [SO PARAM] VncInput -> RISCV/params/VncInput.hh
 [     CXX] RISCV/python/_m5/param_PS2Keyboard.cc -> .o
 [SO PyBind] PS2Mouse -> RISCV/python/_m5/param_PS2Mouse.cc
 [SO PARAM] PS2Mouse -> RISCV/params/PS2Mouse.hh
 [     CXX] RISCV/python/_m5/param_PS2Mouse.cc -> .o
 [SO PyBind] PS2TouchKit -> RISCV/python/_m5/param_PS2TouchKit.cc
 [SO PARAM] PS2TouchKit -> RISCV/params/PS2TouchKit.hh
 [     CXX] RISCV/python/_m5/param_PS2TouchKit.cc -> .o
 [SO PyBind] PciDevice -> RISCV/python/_m5/param_PciDevice.cc
 [     CXX] RISCV/python/_m5/param_PciDevice.cc -> .o
 [SO PyBind] PciHost -> RISCV/python/_m5/param_PciHost.cc
 [     CXX] RISCV/python/_m5/param_PciHost.cc -> .o
 [SO PyBind] PciVirtIO -> RISCV/python/_m5/param_PciVirtIO.cc
 [SO PARAM] PciVirtIO -> RISCV/params/PciVirtIO.hh
 [SO PARAM] VirtIODeviceBase -> RISCV/params/VirtIODeviceBase.hh
 [     CXX] RISCV/python/_m5/param_PciVirtIO.cc -> .o
 [SO PyBind] PerfectCompressor -> RISCV/python/_m5/param_PerfectCompressor.cc
 [SO PARAM] PerfectCompressor -> RISCV/params/PerfectCompressor.hh
 [     CXX] RISCV/python/_m5/param_PerfectCompressor.cc -> .o
 [SO PyBind] PioDevice -> RISCV/python/_m5/param_PioDevice.cc
 [     CXX] RISCV/python/_m5/param_PioDevice.cc -> .o
 [SO PyBind] Platform -> RISCV/python/_m5/param_Platform.cc
 [     CXX] RISCV/python/_m5/param_Platform.cc -> .o
 [SO PyBind] PowerDomain -> RISCV/python/_m5/param_PowerDomain.cc
 [SO PARAM] PowerDomain -> RISCV/params/PowerDomain.hh
 [     CXX] RISCV/python/_m5/param_PowerDomain.cc -> .o
 [SO PyBind] PowerModel -> RISCV/python/_m5/param_PowerModel.cc
 [     CXX] RISCV/python/_m5/param_PowerModel.cc -> .o
 [SO PyBind] PowerModelState -> RISCV/python/_m5/param_PowerModelState.cc
 [     CXX] RISCV/python/_m5/param_PowerModelState.cc -> .o
 [SO PyBind] PowerState -> RISCV/python/_m5/param_PowerState.cc
 [     CXX] RISCV/python/_m5/param_PowerState.cc -> .o
 [SO PyBind] ProbeListenerObject -> RISCV/python/_m5/param_ProbeListenerObject.cc
 [     CXX] RISCV/python/_m5/param_ProbeListenerObject.cc -> .o
 [SO PyBind] Process -> RISCV/python/_m5/param_Process.cc
 [     CXX] RISCV/python/_m5/param_Process.cc -> .o
 [SO PyBind] PyTrafficGen -> RISCV/python/_m5/param_PyTrafficGen.cc
 [     CXX] RISCV/python/_m5/param_PyTrafficGen.cc -> .o
 [SO PyBind] QoSFixedPriorityPolicy -> RISCV/python/_m5/param_QoSFixedPriorityPolicy.cc
 [SO PARAM] QoSFixedPriorityPolicy -> RISCV/params/QoSFixedPriorityPolicy.hh
 [     CXX] RISCV/python/_m5/param_QoSFixedPriorityPolicy.cc -> .o
 [SO PyBind] QoSMemCtrl -> RISCV/python/_m5/param_QoSMemCtrl.cc
 [     CXX] RISCV/python/_m5/param_QoSMemCtrl.cc -> .o
 [SO PyBind] QoSMemSinkCtrl -> RISCV/python/_m5/param_QoSMemSinkCtrl.cc
 [SO PARAM] QoSMemSinkCtrl -> RISCV/params/QoSMemSinkCtrl.hh
 [     CXX] RISCV/python/_m5/param_QoSMemSinkCtrl.cc -> .o
 [SO PyBind] QoSPolicy -> RISCV/python/_m5/param_QoSPolicy.cc
 [     CXX] RISCV/python/_m5/param_QoSPolicy.cc -> .o
 [SO PyBind] QoSPropFairPolicy -> RISCV/python/_m5/param_QoSPropFairPolicy.cc
 [SO PARAM] QoSPropFairPolicy -> RISCV/params/QoSPropFairPolicy.hh
 [     CXX] RISCV/python/_m5/param_QoSPropFairPolicy.cc -> .o
 [SO PyBind] QoSTurnaroundPolicy -> RISCV/python/_m5/param_QoSTurnaroundPolicy.cc
 [     CXX] RISCV/python/_m5/param_QoSTurnaroundPolicy.cc -> .o
 [SO PyBind] QoSTurnaroundPolicyIdeal -> RISCV/python/_m5/param_QoSTurnaroundPolicyIdeal.cc
 [SO PARAM] QoSTurnaroundPolicyIdeal -> RISCV/params/QoSTurnaroundPolicyIdeal.hh
 [     CXX] RISCV/python/_m5/param_QoSTurnaroundPolicyIdeal.cc -> .o
 [SO PyBind] QueuedPrefetcher -> RISCV/python/_m5/param_QueuedPrefetcher.cc
 [     CXX] RISCV/python/_m5/param_QueuedPrefetcher.cc -> .o
 [SO PyBind] RandomRP -> RISCV/python/_m5/param_RandomRP.cc
 [SO PARAM] RandomRP -> RISCV/params/RandomRP.hh
 [     CXX] RISCV/python/_m5/param_RandomRP.cc -> .o
 [SO PyBind] RangeAddrMapper -> RISCV/python/_m5/param_RangeAddrMapper.cc
 [     CXX] RISCV/python/_m5/param_RangeAddrMapper.cc -> .o
 [SO PyBind] RawDiskImage -> RISCV/python/_m5/param_RawDiskImage.cc
 [     CXX] RISCV/python/_m5/param_RawDiskImage.cc -> .o
 [SO PyBind] RedirectPath -> RISCV/python/_m5/param_RedirectPath.cc
 [     CXX] RISCV/python/_m5/param_RedirectPath.cc -> .o
 [SO PyBind] RepeatedQwordsCompressor -> RISCV/python/_m5/param_RepeatedQwordsCompressor.cc
 [SO PARAM] RepeatedQwordsCompressor -> RISCV/params/RepeatedQwordsCompressor.hh
 [     CXX] RISCV/python/_m5/param_RepeatedQwordsCompressor.cc -> .o
 [SO PyBind] RiscvBareMetal -> RISCV/python/_m5/param_RiscvBareMetal.cc
 [     CXX] RISCV/python/_m5/param_RiscvBareMetal.cc -> .o
 [SO PyBind] RiscvFsWorkload -> RISCV/python/_m5/param_RiscvFsWorkload.cc
 [     CXX] RISCV/python/_m5/param_RiscvFsWorkload.cc -> .o
 [SO PyBind] RiscvISA -> RISCV/python/_m5/param_RiscvISA.cc
 [     CXX] RISCV/python/_m5/param_RiscvISA.cc -> .o
 [SO PyBind] RiscvInterrupts -> RISCV/python/_m5/param_RiscvInterrupts.cc
 [     CXX] RISCV/python/_m5/param_RiscvInterrupts.cc -> .o
 [SO PyBind] RiscvPagetableWalker -> RISCV/python/_m5/param_RiscvPagetableWalker.cc
 [     CXX] RISCV/python/_m5/param_RiscvPagetableWalker.cc -> .o
 [SO PyBind] RiscvTLB -> RISCV/python/_m5/param_RiscvTLB.cc
 [     CXX] RISCV/python/_m5/param_RiscvTLB.cc -> .o
 [SO PyBind] Root -> RISCV/python/_m5/param_Root.cc
 [SO PARAM] Root -> RISCV/params/Root.hh
 [     CXX] RISCV/python/_m5/param_Root.cc -> .o
 [SO PyBind] RubyCache -> RISCV/python/_m5/param_RubyCache.cc
 [SO PyBind] RubyController -> RISCV/python/_m5/param_RubyController.cc
 [     CXX] RISCV/python/_m5/param_RubyController.cc -> .o
 [     CXX] RISCV/python/_m5/param_RubyCache.cc -> .o
 [SO PyBind] RubyDirectedTester -> RISCV/python/_m5/param_RubyDirectedTester.cc
 [     CXX] RISCV/python/_m5/param_RubyDirectedTester.cc -> .o
 [SO PyBind] RubyDirectoryMemory -> RISCV/python/_m5/param_RubyDirectoryMemory.cc
 [     CXX] RISCV/python/_m5/param_RubyDirectoryMemory.cc -> .o
 [SO PyBind] RubyNetwork -> RISCV/python/_m5/param_RubyNetwork.cc
 [     CXX] RISCV/python/_m5/param_RubyNetwork.cc -> .o
 [SO PyBind] RubyPort -> RISCV/python/_m5/param_RubyPort.cc
 [     CXX] RISCV/python/_m5/param_RubyPort.cc -> .o
 [SO PyBind] RubyPortProxy -> RISCV/python/_m5/param_RubyPortProxy.cc
 [     CXX] RISCV/python/_m5/param_RubyPortProxy.cc -> .o
 [SO PyBind] RubyPrefetcher -> RISCV/python/_m5/param_RubyPrefetcher.cc
 [     CXX] RISCV/python/_m5/param_RubyPrefetcher.cc -> .o
 [SO PyBind] RubySequencer -> RISCV/python/_m5/param_RubySequencer.cc
 [     CXX] RISCV/python/_m5/param_RubySequencer.cc -> .o
 [SO PyBind] RubySystem -> RISCV/python/_m5/param_RubySystem.cc
 [     CXX] RISCV/python/_m5/param_RubySystem.cc -> .o
 [SO PyBind] RubyTester -> RISCV/python/_m5/param_RubyTester.cc
 [     CXX] RISCV/python/_m5/param_RubyTester.cc -> .o
 [SO PyBind] RubyWireBuffer -> RISCV/python/_m5/param_RubyWireBuffer.cc
 [     CXX] RISCV/python/_m5/param_RubyWireBuffer.cc -> .o
 [SO PyBind] SBOOEPrefetcher -> RISCV/python/_m5/param_SBOOEPrefetcher.cc
 [     CXX] RISCV/python/_m5/param_SBOOEPrefetcher.cc -> .o
 [SO PyBind] STeMSPrefetcher -> RISCV/python/_m5/param_STeMSPrefetcher.cc
 [     CXX] RISCV/python/_m5/param_STeMSPrefetcher.cc -> .o
 [SO PyBind] SecondChanceRP -> RISCV/python/_m5/param_SecondChanceRP.cc
 [SO PARAM] SecondChanceRP -> RISCV/params/SecondChanceRP.hh
 [     CXX] RISCV/python/_m5/param_SecondChanceRP.cc -> .o
 [SO PyBind] SectorTags -> RISCV/python/_m5/param_SectorTags.cc
 [     CXX] RISCV/python/_m5/param_SectorTags.cc -> .o
 [SO PyBind] SerialDevice -> RISCV/python/_m5/param_SerialDevice.cc
 [SO PARAM] SerialDevice -> RISCV/params/SerialDevice.hh
 [     CXX] RISCV/python/_m5/param_SerialDevice.cc -> .o
 [SO PyBind] SerialLink -> RISCV/python/_m5/param_SerialLink.cc
 [SO PARAM] SerialLink -> RISCV/params/SerialLink.hh
 [     CXX] RISCV/python/_m5/param_SerialLink.cc -> .o
 [SO PyBind] SerialNullDevice -> RISCV/python/_m5/param_SerialNullDevice.cc
 [SO PARAM] SerialNullDevice -> RISCV/params/SerialNullDevice.hh
 [     CXX] RISCV/python/_m5/param_SerialNullDevice.cc -> .o
 [SO PyBind] SeriesRequestGenerator -> RISCV/python/_m5/param_SeriesRequestGenerator.cc
 [     CXX] RISCV/python/_m5/param_SeriesRequestGenerator.cc -> .o
 [SO PyBind] SetAssociative -> RISCV/python/_m5/param_SetAssociative.cc
 [     CXX] RISCV/python/_m5/param_SetAssociative.cc -> .o
 [SO PyBind] SignaturePathPrefetcher -> RISCV/python/_m5/param_SignaturePathPrefetcher.cc
 [     CXX] RISCV/python/_m5/param_SignaturePathPrefetcher.cc -> .o
 [SO PyBind] SignaturePathPrefetcherV2 -> RISCV/python/_m5/param_SignaturePathPrefetcherV2.cc
 [     CXX] RISCV/python/_m5/param_SignaturePathPrefetcherV2.cc -> .o
 [SO PyBind] SimObject -> RISCV/python/_m5/param_SimObject.cc
 [     CXX] RISCV/python/_m5/param_SimObject.cc -> .o
 [SO PyBind] SimPoint -> RISCV/python/_m5/param_SimPoint.cc
 [SO PARAM] SimPoint -> RISCV/params/SimPoint.hh
 [     CXX] RISCV/python/_m5/param_SimPoint.cc -> .o
 [SO PyBind] SimpleCache -> RISCV/python/_m5/param_SimpleCache.cc
 [     CXX] RISCV/python/_m5/param_SimpleCache.cc -> .o
 [SO PyBind] SimpleDisk -> RISCV/python/_m5/param_SimpleDisk.cc
 [     CXX] RISCV/python/_m5/param_SimpleDisk.cc -> .o
 [SO PyBind] SimpleExtLink -> RISCV/python/_m5/param_SimpleExtLink.cc
 [SO PARAM] SimpleExtLink -> RISCV/params/SimpleExtLink.hh
 [SO PARAM] SimpleIntLink -> RISCV/params/SimpleIntLink.hh
 [     CXX] RISCV/python/_m5/param_SimpleExtLink.cc -> .o
 [SO PyBind] SimpleIndirectPredictor -> RISCV/python/_m5/param_SimpleIndirectPredictor.cc
 [SO PARAM] SimpleIndirectPredictor -> RISCV/params/SimpleIndirectPredictor.hh
 [     CXX] RISCV/python/_m5/param_SimpleIndirectPredictor.cc -> .o
 [SO PyBind] SimpleIntLink -> RISCV/python/_m5/param_SimpleIntLink.cc
 [     CXX] RISCV/python/_m5/param_SimpleIntLink.cc -> .o
 [SO PyBind] SimpleMemDelay -> RISCV/python/_m5/param_SimpleMemDelay.cc
 [SO PARAM] SimpleMemDelay -> RISCV/params/SimpleMemDelay.hh
 [     CXX] RISCV/python/_m5/param_SimpleMemDelay.cc -> .o
 [SO PyBind] SimpleMemobj -> RISCV/python/_m5/param_SimpleMemobj.cc
 [     CXX] RISCV/python/_m5/param_SimpleMemobj.cc -> .o
 [SO PyBind] SimpleMemory -> RISCV/python/_m5/param_SimpleMemory.cc
 [     CXX] RISCV/python/_m5/param_SimpleMemory.cc -> .o
 [SO PyBind] SimpleNetwork -> RISCV/python/_m5/param_SimpleNetwork.cc
 [SO PARAM] SimpleNetwork -> RISCV/params/SimpleNetwork.hh
 [     CXX] RISCV/python/_m5/param_SimpleNetwork.cc -> .o
 [SO PyBind] SimpleObject -> RISCV/python/_m5/param_SimpleObject.cc
 [     CXX] RISCV/python/_m5/param_SimpleObject.cc -> .o
 [SO PyBind] SimpleTrace -> RISCV/python/_m5/param_SimpleTrace.cc
 [SO PARAM] SimpleTrace -> RISCV/params/SimpleTrace.hh
 [     CXX] RISCV/python/_m5/param_SimpleTrace.cc -> .o
 [SO PyBind] SimpleUart -> RISCV/python/_m5/param_SimpleUart.cc
 [SO PARAM] SimpleUart -> RISCV/params/SimpleUart.hh
 [SO PARAM] Uart -> RISCV/params/Uart.hh
 [     CXX] RISCV/python/_m5/param_SimpleUart.cc -> .o
 [SO PyBind] Sinic -> RISCV/python/_m5/param_Sinic.cc
 [SO PARAM] Sinic -> RISCV/params/Sinic.hh
 [     CXX] RISCV/python/_m5/param_Sinic.cc -> .o
 [SO PyBind] SkewedAssociative -> RISCV/python/_m5/param_SkewedAssociative.cc
 [     CXX] RISCV/python/_m5/param_SkewedAssociative.cc -> .o
 [SO PyBind] SlimAMPMPrefetcher -> RISCV/python/_m5/param_SlimAMPMPrefetcher.cc
 [     CXX] RISCV/python/_m5/param_SlimAMPMPrefetcher.cc -> .o
 [SO PyBind] SnoopFilter -> RISCV/python/_m5/param_SnoopFilter.cc
 [     CXX] RISCV/python/_m5/param_SnoopFilter.cc -> .o
 [SO PyBind] SrcClockDomain -> RISCV/python/_m5/param_SrcClockDomain.cc
 [     CXX] RISCV/python/_m5/param_SrcClockDomain.cc -> .o
 [SO PyBind] StackDistProbe -> RISCV/python/_m5/param_StackDistProbe.cc
 [SO PARAM] StackDistProbe -> RISCV/params/StackDistProbe.hh
 [     CXX] RISCV/python/_m5/param_StackDistProbe.cc -> .o
 [SO PyBind] StatisticalCorrector -> RISCV/python/_m5/param_StatisticalCorrector.cc
 [     CXX] RISCV/python/_m5/param_StatisticalCorrector.cc -> .o
 [SO PyBind] StridePrefetcher -> RISCV/python/_m5/param_StridePrefetcher.cc
 [     CXX] RISCV/python/_m5/param_StridePrefetcher.cc -> .o
 [SO PyBind] StridePrefetcherHashedSetAssociative -> RISCV/python/_m5/param_StridePrefetcherHashedSetAssociative.cc
 [     CXX] RISCV/python/_m5/param_StridePrefetcherHashedSetAssociative.cc -> .o
 [SO PyBind] SubSystem -> RISCV/python/_m5/param_SubSystem.cc
 [     CXX] RISCV/python/_m5/param_SubSystem.cc -> .o
 [SO PyBind] Switch -> RISCV/python/_m5/param_Switch.cc
 [SO PARAM] Switch -> RISCV/params/Switch.hh
 [     CXX] RISCV/python/_m5/param_Switch.cc -> .o
 [SO PyBind] System -> RISCV/python/_m5/param_System.cc
 [SO PARAM] ThermalCapacitor -> RISCV/params/ThermalCapacitor.hh
 [SO PARAM] ThermalReference -> RISCV/params/ThermalReference.hh
 [SO PARAM] ThermalResistor -> RISCV/params/ThermalResistor.hh
 [     CXX] RISCV/python/_m5/param_System.cc -> .o
 [SO PyBind] SystemC_Kernel -> RISCV/python/_m5/param_SystemC_Kernel.cc
 [     CXX] RISCV/python/_m5/param_SystemC_Kernel.cc -> .o
 [SO PyBind] SystemC_ScModule -> RISCV/python/_m5/param_SystemC_ScModule.cc
 [     CXX] RISCV/python/_m5/param_SystemC_ScModule.cc -> .o
 [SO PyBind] SystemC_ScObject -> RISCV/python/_m5/param_SystemC_ScObject.cc
 [     CXX] RISCV/python/_m5/param_SystemC_ScObject.cc -> .o
 [SO PyBind] TAGE -> RISCV/python/_m5/param_TAGE.cc
 [     CXX] RISCV/python/_m5/param_TAGE.cc -> .o
 [SO PyBind] TAGEBase -> RISCV/python/_m5/param_TAGEBase.cc
 [     CXX] RISCV/python/_m5/param_TAGEBase.cc -> .o
 [SO PyBind] TAGE_SC_L -> RISCV/python/_m5/param_TAGE_SC_L.cc
 [SO PARAM] TAGE_SC_L -> RISCV/params/TAGE_SC_L.hh
 [SO PARAM] TAGE_SC_L_LoopPredictor -> RISCV/params/TAGE_SC_L_LoopPredictor.hh
 [SO PARAM] TAGE_SC_L_TAGE -> RISCV/params/TAGE_SC_L_TAGE.hh
 [     CXX] RISCV/python/_m5/param_TAGE_SC_L.cc -> .o
 [SO PyBind] TAGE_SC_L_64KB -> RISCV/python/_m5/param_TAGE_SC_L_64KB.cc
 [SO PARAM] TAGE_SC_L_64KB -> RISCV/params/TAGE_SC_L_64KB.hh
 [SO PARAM] TAGE_SC_L_64KB_StatisticalCorrector -> RISCV/params/TAGE_SC_L_64KB_StatisticalCorrector.hh
 [SO PARAM] TAGE_SC_L_TAGE_64KB -> RISCV/params/TAGE_SC_L_TAGE_64KB.hh
 [     CXX] RISCV/python/_m5/param_TAGE_SC_L_64KB.cc -> .o
 [SO PyBind] TAGE_SC_L_64KB_StatisticalCorrector -> RISCV/python/_m5/param_TAGE_SC_L_64KB_StatisticalCorrector.cc
 [     CXX] RISCV/python/_m5/param_TAGE_SC_L_64KB_StatisticalCorrector.cc -> .o
 [SO PyBind] TAGE_SC_L_8KB -> RISCV/python/_m5/param_TAGE_SC_L_8KB.cc
 [SO PARAM] TAGE_SC_L_8KB -> RISCV/params/TAGE_SC_L_8KB.hh
 [SO PARAM] TAGE_SC_L_8KB_StatisticalCorrector -> RISCV/params/TAGE_SC_L_8KB_StatisticalCorrector.hh
 [SO PARAM] TAGE_SC_L_TAGE_8KB -> RISCV/params/TAGE_SC_L_TAGE_8KB.hh
 [     CXX] RISCV/python/_m5/param_TAGE_SC_L_8KB.cc -> .o
 [SO PyBind] TAGE_SC_L_8KB_StatisticalCorrector -> RISCV/python/_m5/param_TAGE_SC_L_8KB_StatisticalCorrector.cc
 [     CXX] RISCV/python/_m5/param_TAGE_SC_L_8KB_StatisticalCorrector.cc -> .o
 [SO PyBind] TAGE_SC_L_LoopPredictor -> RISCV/python/_m5/param_TAGE_SC_L_LoopPredictor.cc
 [     CXX] RISCV/python/_m5/param_TAGE_SC_L_LoopPredictor.cc -> .o
 [SO PyBind] TAGE_SC_L_TAGE -> RISCV/python/_m5/param_TAGE_SC_L_TAGE.cc
 [     CXX] RISCV/python/_m5/param_TAGE_SC_L_TAGE.cc -> .o
 [SO PyBind] TAGE_SC_L_TAGE_64KB -> RISCV/python/_m5/param_TAGE_SC_L_TAGE_64KB.cc
 [     CXX] RISCV/python/_m5/param_TAGE_SC_L_TAGE_64KB.cc -> .o
 [SO PyBind] TAGE_SC_L_TAGE_8KB -> RISCV/python/_m5/param_TAGE_SC_L_TAGE_8KB.cc
 [     CXX] RISCV/python/_m5/param_TAGE_SC_L_TAGE_8KB.cc -> .o
 [SO PyBind] TaggedPrefetcher -> RISCV/python/_m5/param_TaggedPrefetcher.cc
 [     CXX] RISCV/python/_m5/param_TaggedPrefetcher.cc -> .o
 [SO PyBind] Terminal -> RISCV/python/_m5/param_Terminal.cc
 [SO PARAM] Terminal -> RISCV/params/Terminal.hh
 [     CXX] RISCV/python/_m5/param_Terminal.cc -> .o
 [SO PyBind] ThermalCapacitor -> RISCV/python/_m5/param_ThermalCapacitor.cc
 [     CXX] RISCV/python/_m5/param_ThermalCapacitor.cc -> .o
 [SO PyBind] ThermalDomain -> RISCV/python/_m5/param_ThermalDomain.cc
 [     CXX] RISCV/python/_m5/param_ThermalDomain.cc -> .o
 [SO PyBind] ThermalModel -> RISCV/python/_m5/param_ThermalModel.cc
 [     CXX] RISCV/python/_m5/param_ThermalModel.cc -> .o
 [SO PyBind] ThermalNode -> RISCV/python/_m5/param_ThermalNode.cc
 [SO PARAM] ThermalNode -> RISCV/params/ThermalNode.hh
 [     CXX] RISCV/python/_m5/param_ThermalNode.cc -> .o
 [SO PyBind] ThermalReference -> RISCV/python/_m5/param_ThermalReference.cc
 [     CXX] RISCV/python/_m5/param_ThermalReference.cc -> .o
 [SO PyBind] ThermalResistor -> RISCV/python/_m5/param_ThermalResistor.cc
 [     CXX] RISCV/python/_m5/param_ThermalResistor.cc -> .o
 [SO PyBind] TickedObject -> RISCV/python/_m5/param_TickedObject.cc
 [SO PARAM] TickedObject -> RISCV/params/TickedObject.hh
 [     CXX] RISCV/python/_m5/param_TickedObject.cc -> .o
 [SO PyBind] TimingExpr -> RISCV/python/_m5/param_TimingExpr.cc
 [     CXX] RISCV/python/_m5/param_TimingExpr.cc -> .o
 [SO PyBind] TimingExprBin -> RISCV/python/_m5/param_TimingExprBin.cc
 [     CXX] RISCV/python/_m5/param_TimingExprBin.cc -> .o
 [SO PyBind] TimingExprIf -> RISCV/python/_m5/param_TimingExprIf.cc
 [     CXX] RISCV/python/_m5/param_TimingExprIf.cc -> .o
 [SO PyBind] TimingExprLet -> RISCV/python/_m5/param_TimingExprLet.cc
 [     CXX] RISCV/python/_m5/param_TimingExprLet.cc -> .o
 [SO PyBind] TimingExprLiteral -> RISCV/python/_m5/param_TimingExprLiteral.cc
 [     CXX] RISCV/python/_m5/param_TimingExprLiteral.cc -> .o
 [SO PyBind] TimingExprReadIntReg -> RISCV/python/_m5/param_TimingExprReadIntReg.cc
 [     CXX] RISCV/python/_m5/param_TimingExprReadIntReg.cc -> .o
 [SO PyBind] TimingExprRef -> RISCV/python/_m5/param_TimingExprRef.cc
 [     CXX] RISCV/python/_m5/param_TimingExprRef.cc -> .o
 [SO PyBind] TimingExprSrcReg -> RISCV/python/_m5/param_TimingExprSrcReg.cc
 [     CXX] RISCV/python/_m5/param_TimingExprSrcReg.cc -> .o
 [SO PyBind] TimingExprUn -> RISCV/python/_m5/param_TimingExprUn.cc
 [     CXX] RISCV/python/_m5/param_TimingExprUn.cc -> .o
 [SO PyBind] TimingSimpleCPU -> RISCV/python/_m5/param_TimingSimpleCPU.cc
 [SO PARAM] TimingSimpleCPU -> RISCV/params/TimingSimpleCPU.hh
 [     CXX] RISCV/python/_m5/param_TimingSimpleCPU.cc -> .o
 [SO PyBind] TlmToGem5Bridge32 -> RISCV/python/_m5/param_TlmToGem5Bridge32.cc
 [SO PARAM] TlmToGem5Bridge32 -> RISCV/params/TlmToGem5Bridge32.hh
 [SO PARAM] TlmToGem5BridgeBase -> RISCV/params/TlmToGem5BridgeBase.hh
 [     CXX] RISCV/python/_m5/param_TlmToGem5Bridge32.cc -> .o
 [SO PyBind] TlmToGem5Bridge64 -> RISCV/python/_m5/param_TlmToGem5Bridge64.cc
 [SO PARAM] TlmToGem5Bridge64 -> RISCV/params/TlmToGem5Bridge64.hh
 [     CXX] RISCV/python/_m5/param_TlmToGem5Bridge64.cc -> .o
 [SO PyBind] TlmToGem5BridgeBase -> RISCV/python/_m5/param_TlmToGem5BridgeBase.cc
 [     CXX] RISCV/python/_m5/param_TlmToGem5BridgeBase.cc -> .o
 [SO PyBind] TournamentBP -> RISCV/python/_m5/param_TournamentBP.cc
 [SO PARAM] TournamentBP -> RISCV/params/TournamentBP.hh
 [     CXX] RISCV/python/_m5/param_TournamentBP.cc -> .o
 [SO PyBind] TraceCPU -> RISCV/python/_m5/param_TraceCPU.cc
 [SO PARAM] TraceCPU -> RISCV/params/TraceCPU.hh
 [ TRACING]  -> RISCV/debug/TraceCPUData.hh
 [ TRACING]  -> RISCV/debug/TraceCPUInst.hh
 [     CXX] RISCV/python/_m5/param_TraceCPU.cc -> .o
 [SO PyBind] TrafficGen -> RISCV/python/_m5/param_TrafficGen.cc
 [     CXX] RISCV/python/_m5/param_TrafficGen.cc -> .o
 [SO PyBind] TreePLRURP -> RISCV/python/_m5/param_TreePLRURP.cc
 [SO PARAM] TreePLRURP -> RISCV/params/TreePLRURP.hh
 [     CXX] RISCV/python/_m5/param_TreePLRURP.cc -> .o
 [SO PyBind] Uart -> RISCV/python/_m5/param_Uart.cc
 [     CXX] RISCV/python/_m5/param_Uart.cc -> .o
 [SO PyBind] Uart8250 -> RISCV/python/_m5/param_Uart8250.cc
 [SO PARAM] Uart8250 -> RISCV/params/Uart8250.hh
 [     CXX] RISCV/python/_m5/param_Uart8250.cc -> .o
 [SO PyBind] VirtIO9PBase -> RISCV/python/_m5/param_VirtIO9PBase.cc
 [SO PARAM] VirtIO9PBase -> RISCV/params/VirtIO9PBase.hh
 [     CXX] RISCV/python/_m5/param_VirtIO9PBase.cc -> .o
 [SO PyBind] VirtIO9PDiod -> RISCV/python/_m5/param_VirtIO9PDiod.cc
 [SO PARAM] VirtIO9PDiod -> RISCV/params/VirtIO9PDiod.hh
 [SO PARAM] VirtIO9PProxy -> RISCV/params/VirtIO9PProxy.hh
 [     CXX] RISCV/python/_m5/param_VirtIO9PDiod.cc -> .o
 [SO PyBind] VirtIO9PProxy -> RISCV/python/_m5/param_VirtIO9PProxy.cc
 [     CXX] RISCV/python/_m5/param_VirtIO9PProxy.cc -> .o
 [SO PyBind] VirtIO9PSocket -> RISCV/python/_m5/param_VirtIO9PSocket.cc
 [SO PARAM] VirtIO9PSocket -> RISCV/params/VirtIO9PSocket.hh
 [     CXX] RISCV/python/_m5/param_VirtIO9PSocket.cc -> .o
 [SO PyBind] VirtIOBlock -> RISCV/python/_m5/param_VirtIOBlock.cc
 [SO PARAM] VirtIOBlock -> RISCV/params/VirtIOBlock.hh
 [     CXX] RISCV/python/_m5/param_VirtIOBlock.cc -> .o
 [SO PyBind] VirtIOConsole -> RISCV/python/_m5/param_VirtIOConsole.cc
 [SO PARAM] VirtIOConsole -> RISCV/params/VirtIOConsole.hh
 [     CXX] RISCV/python/_m5/param_VirtIOConsole.cc -> .o
 [SO PyBind] VirtIODeviceBase -> RISCV/python/_m5/param_VirtIODeviceBase.cc
 [     CXX] RISCV/python/_m5/param_VirtIODeviceBase.cc -> .o
 [SO PyBind] VirtIODummyDevice -> RISCV/python/_m5/param_VirtIODummyDevice.cc
 [SO PARAM] VirtIODummyDevice -> RISCV/params/VirtIODummyDevice.hh
 [     CXX] RISCV/python/_m5/param_VirtIODummyDevice.cc -> .o
 [SO PyBind] VncInput -> RISCV/python/_m5/param_VncInput.cc
 [     CXX] RISCV/python/_m5/param_VncInput.cc -> .o
 [SO PyBind] VncServer -> RISCV/python/_m5/param_VncServer.cc
 [SO PARAM] VncServer -> RISCV/params/VncServer.hh
 [     CXX] RISCV/python/_m5/param_VncServer.cc -> .o
 [SO PyBind] VoltageDomain -> RISCV/python/_m5/param_VoltageDomain.cc
 [     CXX] RISCV/python/_m5/param_VoltageDomain.cc -> .o
 [SO PyBind] WeightedLRURP -> RISCV/python/_m5/param_WeightedLRURP.cc
 [SO PARAM] WeightedLRURP -> RISCV/params/WeightedLRURP.hh
 [     CXX] RISCV/python/_m5/param_WeightedLRURP.cc -> .o
 [SO PyBind] Workload -> RISCV/python/_m5/param_Workload.cc
 [     CXX] RISCV/python/_m5/param_Workload.cc -> .o
 [SO PyBind] WriteAllocator -> RISCV/python/_m5/param_WriteAllocator.cc
 [     CXX] RISCV/python/_m5/param_WriteAllocator.cc -> .o
 [SO PyBind] ZeroCompressor -> RISCV/python/_m5/param_ZeroCompressor.cc
 [SO PARAM] ZeroCompressor -> RISCV/params/ZeroCompressor.hh
 [     CXX] RISCV/python/_m5/param_ZeroCompressor.cc -> .o
 [     CXX] RISCV/proto/inst_dep_record.pb.cc -> .o
 [     CXX] RISCV/proto/packet.pb.cc -> .o
 [  PROTOC] RISCV/proto/inst.proto -> RISCV/proto/inst.pb.cc, RISCV/proto/inst.pb.h
 [     CXX] RISCV/proto/inst.pb.cc -> .o
 [ TRACING]  -> RISCV/debug/flags.cc
 [     CXX] RISCV/debug/flags.cc -> .o
 [     CXX] RISCV/python/marshal.cc -> .o
 [ DEFINES]  -> RISCV/python/m5/defines.py
 [    INFO] COPYING, LICENSE, README -> RISCV/python/m5/info.py
 [     CXX] RISCV/mem/cache/tags/base.cc -> .o
 [     CXX] RISCV/mem/cache/tags/base_set_assoc.cc -> .o
 [ TRACING]  -> RISCV/debug/CacheComp.hh
 [     CXX] RISCV/mem/cache/tags/compressed_tags.cc -> .o
 [    LINK]  -> RISCV/marshal
 [     CXX] RISCV/mem/cache/tags/fa_lru.cc -> .o
 [EMBED PY] RISCV/marshal, dev/virtio/VirtIOBlock.py -> dev/virtio/VirtIOBlock.py.cc
 [     CXX] RISCV/dev/virtio/VirtIOBlock.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/simple/SimpleNetwork.py -> RISCV/mem/ruby/network/simple/SimpleNetwork.py.cc
 [     CXX] RISCV/mem/ruby/network/simple/SimpleNetwork.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/core.py -> python/m5/core.py.cc
 [     CXX] RISCV/python/m5/core.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/testers/memtest/MemTest.py -> cpu/testers/memtest/MemTest.py.cc
 [     CXX] RISCV/cpu/testers/memtest/MemTest.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/defines.py -> python/m5/defines.py.cc
 [     CXX] RISCV/python/m5/defines.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/PowerState.py -> sim/PowerState.py.cc
 [EMBED PY] RISCV/marshal, dev/storage/DiskImage.py -> dev/storage/DiskImage.py.cc
 [     CXX] RISCV/sim/PowerState.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/options.py -> python/m5/options.py.cc
 [     CXX] RISCV/dev/storage/DiskImage.py.cc -> .o
 [     CXX] RISCV/python/m5/options.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/power/MathExprPowerModel.py -> sim/power/MathExprPowerModel.py.cc
 [     CXX] RISCV/sim/power/MathExprPowerModel.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/Root.py -> sim/Root.py.cc
 [     CXX] RISCV/sim/Root.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/o3/FUPool.py -> cpu/o3/FUPool.py.cc
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/slicc_interface/Controller.py -> RISCV/mem/ruby/slicc_interface/Controller.py.cc
 [     CXX] RISCV/cpu/o3/FUPool.py.cc -> .o
 [     CXX] RISCV/mem/ruby/slicc_interface/Controller.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/DVFSHandler.py -> sim/DVFSHandler.py.cc
 [     CXX] RISCV/sim/DVFSHandler.py.cc -> .o
 [EMBED PY] RISCV/marshal, dev/Device.py -> dev/Device.py.cc
 [     CXX] RISCV/dev/Device.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/structures/RubyPrefetcher.py -> RISCV/mem/ruby/structures/RubyPrefetcher.py.cc
 [     CXX] RISCV/mem/ruby/structures/RubyPrefetcher.py.cc -> .o
 [EMBED PY] RISCV/marshal, dev/serial/Terminal.py -> dev/serial/Terminal.py.cc
 [     CXX] RISCV/dev/serial/Terminal.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/pred/BranchPredictor.py -> cpu/pred/BranchPredictor.py.cc
 [     CXX] RISCV/cpu/pred/BranchPredictor.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ExternalMaster.py -> RISCV/mem/ExternalMaster.py.cc
 [     CXX] RISCV/mem/ExternalMaster.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/StaticInstFlags.py -> cpu/StaticInstFlags.py.cc
 [     CXX] RISCV/cpu/StaticInstFlags.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/util/multidict.py -> python/m5/util/multidict.py.cc
 [     CXX] RISCV/python/m5/util/multidict.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/trace/TraceCPU.py -> cpu/trace/TraceCPU.py.cc
 [     CXX] RISCV/cpu/trace/TraceCPU.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/probe/Probe.py -> sim/probe/Probe.py.cc
 [     CXX] RISCV/sim/probe/Probe.py.cc -> .o
 [EMBED PY] RISCV/marshal, dev/storage/Ide.py -> dev/storage/Ide.py.cc
 [     CXX] RISCV/dev/storage/Ide.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/SimpleMemory.py -> RISCV/mem/SimpleMemory.py.cc
 [     CXX] RISCV/mem/SimpleMemory.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/Process.py -> sim/Process.py.cc
 [     CXX] RISCV/sim/Process.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/event.py -> python/m5/event.py.cc
 [     CXX] RISCV/python/m5/event.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/util/fdthelper.py -> python/m5/util/fdthelper.py.cc
 [     CXX] RISCV/python/m5/util/fdthelper.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/power/PowerModelState.py -> sim/power/PowerModelState.py.cc
 [     CXX] RISCV/sim/power/PowerModelState.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/testers/traffic_gen/BaseTrafficGen.py -> cpu/testers/traffic_gen/BaseTrafficGen.py.cc
 [     CXX] RISCV/cpu/testers/traffic_gen/BaseTrafficGen.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/util/grammar.py -> python/m5/util/grammar.py.cc
 [     CXX] RISCV/python/m5/util/grammar.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/CPUTracers.py -> cpu/CPUTracers.py.cc
 [EMBED PY] RISCV/marshal, python/m5/trace.py -> python/m5/trace.py.cc
 [     CXX] RISCV/cpu/CPUTracers.py.cc -> .o
 [     CXX] RISCV/python/m5/trace.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/MemChecker.py -> RISCV/mem/MemChecker.py.cc
 [     CXX] RISCV/mem/MemChecker.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/internal/params.py -> python/m5/internal/params.py.cc
 [     CXX] RISCV/python/m5/internal/params.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/o3/FuncUnitConfig.py -> cpu/o3/FuncUnitConfig.py.cc
 [     CXX] RISCV/cpu/o3/FuncUnitConfig.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/o3/probe/SimpleTrace.py -> cpu/o3/probe/SimpleTrace.py.cc
 [     CXX] RISCV/cpu/o3/probe/SimpleTrace.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/minor/MinorCPU.py -> cpu/minor/MinorCPU.py.cc
 [     CXX] RISCV/cpu/minor/MinorCPU.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/probes/StackDistProbe.py -> RISCV/mem/probes/StackDistProbe.py.cc
 [     CXX] RISCV/mem/probes/StackDistProbe.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/simple/NonCachingSimpleCPU.py -> cpu/simple/NonCachingSimpleCPU.py.cc
 [     CXX] RISCV/cpu/simple/NonCachingSimpleCPU.py.cc -> .o
 [EMBED PY] RISCV/marshal, arch/generic/BaseInterrupts.py -> arch/generic/BaseInterrupts.py.cc
 [EMBED PY] RISCV/marshal, python/m5/util/pybind.py -> python/m5/util/pybind.py.cc
 [     CXX] RISCV/arch/generic/BaseInterrupts.py.cc -> .o
 [     CXX] RISCV/python/m5/util/pybind.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/stats/__init__.py -> python/m5/stats/__init__.py.cc
 [     CXX] RISCV/python/m5/stats/__init__.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/protocol/Directory_Controller.py -> RISCV/mem/ruby/protocol/Directory_Controller.py.cc
 [     CXX] RISCV/mem/ruby/protocol/Directory_Controller.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/testers/rubytest/RubyTester.py -> cpu/testers/rubytest/RubyTester.py.cc
 [EMBED PY] RISCV/marshal, cpu/CheckerCPU.py -> cpu/CheckerCPU.py.cc
 [EMBED PY] RISCV/marshal, dev/serial/Uart.py -> dev/serial/Uart.py.cc
 [     CXX] RISCV/cpu/testers/rubytest/RubyTester.py.cc -> .o
 [     CXX] RISCV/cpu/CheckerCPU.py.cc -> .o
 [     CXX] RISCV/dev/serial/Uart.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/power/ThermalDomain.py -> sim/power/ThermalDomain.py.cc
 [     CXX] RISCV/sim/power/ThermalDomain.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/ext/pyfdt/__init__.py -> python/m5/ext/pyfdt/__init__.py.cc
 [EMBED PY] RISCV/marshal, python/m5/internal/__init__.py -> python/m5/internal/__init__.py.cc
 [EMBED PY] RISCV/marshal, cpu/TimingExpr.py -> cpu/TimingExpr.py.cc
 [     CXX] RISCV/python/m5/ext/pyfdt/__init__.py.cc -> .o
 [     CXX] RISCV/python/m5/internal/__init__.py.cc -> .o
 [     CXX] RISCV/cpu/TimingExpr.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/proxy.py -> python/m5/proxy.py.cc
 [     CXX] RISCV/python/m5/proxy.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/BasicLink.py -> RISCV/mem/ruby/network/BasicLink.py.cc
 [EMBED PY] RISCV/marshal, python/m5/util/attrdict.py -> python/m5/util/attrdict.py.cc
 [EMBED PY] RISCV/marshal, RISCV/mem/cache/replacement_policies/ReplacementPolicies.py -> RISCV/mem/cache/replacement_policies/ReplacementPolicies.py.cc
 [     CXX] RISCV/mem/ruby/network/BasicLink.py.cc -> .o
 [     CXX] RISCV/python/m5/util/attrdict.py.cc -> .o
 [     CXX] RISCV/mem/cache/replacement_policies/ReplacementPolicies.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/util/sorteddict.py -> python/m5/util/sorteddict.py.cc
 [     CXX] RISCV/python/m5/util/sorteddict.py.cc -> .o
 [EMBED PY] RISCV/marshal, learning_gem5/part2/HelloObject.py -> learning_gem5/part2/HelloObject.py.cc
 [EMBED PY] RISCV/marshal, dev/virtio/VirtIO.py -> dev/virtio/VirtIO.py.cc
 [     CXX] RISCV/dev/virtio/VirtIO.py.cc -> .o
 [     CXX] RISCV/learning_gem5/part2/HelloObject.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/HMCController.py -> RISCV/mem/HMCController.py.cc
 [     CXX] RISCV/mem/HMCController.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/ext/__init__.py -> python/m5/ext/__init__.py.cc
 [     CXX] RISCV/python/m5/ext/__init__.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/testers/traffic_gen/TrafficGen.py -> cpu/testers/traffic_gen/TrafficGen.py.cc
 [     CXX] RISCV/cpu/testers/traffic_gen/TrafficGen.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/cache/compressors/Compressors.py -> RISCV/mem/cache/compressors/Compressors.py.cc
 [EMBED PY] RISCV/marshal, python/importer.py -> python/importer.py.cc
 [     CXX] RISCV/mem/cache/compressors/Compressors.py.cc -> .o
 [     CXX] RISCV/python/importer.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/__init__.py -> python/m5/__init__.py.cc
 [EMBED PY] RISCV/marshal, dev/IntPin.py -> dev/IntPin.py.cc
 [     CXX] RISCV/python/m5/__init__.py.cc -> .o
 [     CXX] RISCV/dev/IntPin.py.cc -> .o
 [EMBED PY] RISCV/marshal, dev/pci/PciHost.py -> dev/pci/PciHost.py.cc
 [     CXX] RISCV/dev/pci/PciHost.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/AddrMapper.py -> RISCV/mem/AddrMapper.py.cc
 [     CXX] RISCV/mem/AddrMapper.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/info.py -> python/m5/info.py.cc
 [     CXX] RISCV/python/m5/info.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/garnet2.0/GarnetLink.py -> RISCV/mem/ruby/network/garnet2.0/GarnetLink.py.cc
 [     CXX] RISCV/mem/ruby/network/garnet2.0/GarnetLink.py.cc -> .o
 [EMBED PY] RISCV/marshal, base/Graphics.py -> base/Graphics.py.cc
 [     CXX] RISCV/base/Graphics.py.cc -> .o
 [EMBED PY] RISCV/marshal, learning_gem5/part2/SimpleCache.py -> learning_gem5/part2/SimpleCache.py.cc
 [     CXX] RISCV/learning_gem5/part2/SimpleCache.py.cc -> .o
 [EMBED PY] RISCV/marshal, arch/riscv/RiscvFsWorkload.py -> arch/riscv/RiscvFsWorkload.py.cc
 [     CXX] RISCV/arch/riscv/RiscvFsWorkload.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/probes/MemTraceProbe.py -> RISCV/mem/probes/MemTraceProbe.py.cc
 [EMBED PY] RISCV/marshal, RISCV/mem/MemDelay.py -> RISCV/mem/MemDelay.py.cc
 [     CXX] RISCV/mem/probes/MemTraceProbe.py.cc -> .o
 [     CXX] RISCV/mem/MemDelay.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/RedirectPath.py -> sim/RedirectPath.py.cc
 [     CXX] RISCV/sim/RedirectPath.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/MessageBuffer.py -> RISCV/mem/ruby/network/MessageBuffer.py.cc
 [     CXX] RISCV/mem/ruby/network/MessageBuffer.py.cc -> .o
 [EMBED PY] RISCV/marshal, dev/virtio/VirtIO9P.py -> dev/virtio/VirtIO9P.py.cc
 [     CXX] RISCV/dev/virtio/VirtIO9P.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/fault_model/FaultModel.py -> RISCV/mem/ruby/network/fault_model/FaultModel.py.cc
 [     CXX] RISCV/mem/ruby/network/fault_model/FaultModel.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/cache/prefetch/Prefetcher.py -> RISCV/mem/cache/prefetch/Prefetcher.py.cc
 [     CXX] RISCV/mem/cache/prefetch/Prefetcher.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/Workload.py -> sim/Workload.py.cc
 [     CXX] RISCV/sim/Workload.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/System.py -> sim/System.py.cc
 [     CXX] RISCV/sim/System.py.cc -> .o
 [EMBED PY] RISCV/marshal, systemc/core/SystemC.py -> systemc/core/SystemC.py.cc
 [     CXX] RISCV/systemc/core/SystemC.py.cc -> .o
 [EMBED PY] RISCV/marshal, dev/Platform.py -> dev/Platform.py.cc
 [EMBED PY] RISCV/marshal, dev/ps2/PS2.py -> dev/ps2/PS2.py.cc
 [     CXX] RISCV/dev/Platform.py.cc -> .o
 [     CXX] RISCV/dev/ps2/PS2.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/power/ThermalModel.py -> sim/power/ThermalModel.py.cc
 [     CXX] RISCV/sim/power/ThermalModel.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/BaseCPU.py -> cpu/BaseCPU.py.cc
 [     CXX] RISCV/cpu/BaseCPU.py.cc -> .o
 [EMBED PY] RISCV/marshal, dev/virtio/VirtIOConsole.py -> dev/virtio/VirtIOConsole.py.cc
 [     CXX] RISCV/dev/virtio/VirtIOConsole.py.cc -> .o
 [EMBED PY] RISCV/marshal, arch/riscv/RiscvISA.py -> arch/riscv/RiscvISA.py.cc
 [     CXX] RISCV/arch/riscv/RiscvISA.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/util/jobfile.py -> python/m5/util/jobfile.py.cc
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/structures/WireBuffer.py -> RISCV/mem/ruby/structures/WireBuffer.py.cc
 [     CXX] RISCV/python/m5/util/jobfile.py.cc -> .o
 [EMBED PY] RISCV/marshal, arch/generic/ISACommon.py -> arch/generic/ISACommon.py.cc
 [EMBED PY] RISCV/marshal, sim/ClockDomain.py -> sim/ClockDomain.py.cc
 [     CXX] RISCV/mem/ruby/structures/WireBuffer.py.cc -> .o
 [     CXX] RISCV/sim/ClockDomain.py.cc -> .o
 [     CXX] RISCV/arch/generic/ISACommon.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/simple/SimpleLink.py -> RISCV/mem/ruby/network/simple/SimpleLink.py.cc
 [     CXX] RISCV/mem/ruby/network/simple/SimpleLink.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/system/RubySystem.py -> RISCV/mem/ruby/system/RubySystem.py.cc
 [     CXX] RISCV/mem/ruby/system/RubySystem.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/cache/Cache.py -> RISCV/mem/cache/Cache.py.cc
 [     CXX] RISCV/mem/cache/Cache.py.cc -> .o
 [EMBED PY] RISCV/marshal, learning_gem5/part2/SimpleObject.py -> learning_gem5/part2/SimpleObject.py.cc
 [     CXX] RISCV/learning_gem5/part2/SimpleObject.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/testers/directedtest/RubyDirectedTester.py -> cpu/testers/directedtest/RubyDirectedTester.py.cc
 [     CXX] RISCV/cpu/testers/directedtest/RubyDirectedTester.py.cc -> .o
 [EMBED PY] RISCV/marshal, arch/generic/BaseTLB.py -> arch/generic/BaseTLB.py.cc
 [     CXX] RISCV/arch/generic/BaseTLB.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/structures/RubyCache.py -> RISCV/mem/ruby/structures/RubyCache.py.cc
 [     CXX] RISCV/mem/ruby/structures/RubyCache.py.cc -> .o
 [EMBED PY] RISCV/marshal, base/vnc/Vnc.py -> base/vnc/Vnc.py.cc
 [     CXX] RISCV/base/vnc/Vnc.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/qos/QoSPolicy.py -> RISCV/mem/qos/QoSPolicy.py.cc
 [     CXX] RISCV/mem/qos/QoSPolicy.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/util/dot_writer_ruby.py -> python/m5/util/dot_writer_ruby.py.cc
 [     CXX] RISCV/python/m5/util/dot_writer_ruby.py.cc -> .o
 [EMBED PY] RISCV/marshal, dev/serial/Serial.py -> dev/serial/Serial.py.cc
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/structures/DirectoryMemory.py -> RISCV/mem/ruby/structures/DirectoryMemory.py.cc
 [     CXX] RISCV/mem/ruby/structures/DirectoryMemory.py.cc -> .o
 [     CXX] RISCV/dev/serial/Serial.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/probes/MemFootprintProbe.py -> RISCV/mem/probes/MemFootprintProbe.py.cc
 [     CXX] RISCV/mem/probes/MemFootprintProbe.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/PowerDomain.py -> sim/PowerDomain.py.cc
 [     CXX] RISCV/sim/PowerDomain.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/MemObject.py -> RISCV/mem/MemObject.py.cc
 [     CXX] RISCV/mem/MemObject.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/ticks.py -> python/m5/ticks.py.cc
 [     CXX] RISCV/python/m5/ticks.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/config.py -> python/m5/config.py.cc
 [     CXX] RISCV/python/m5/config.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/cache/tags/Tags.py -> RISCV/mem/cache/tags/Tags.py.cc
 [     CXX] RISCV/mem/cache/tags/Tags.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/probes/BaseMemProbe.py -> RISCV/mem/probes/BaseMemProbe.py.cc
 [     CXX] RISCV/mem/probes/BaseMemProbe.py.cc -> .o
 [EMBED PY] RISCV/marshal, base/filters/BloomFilters.py -> base/filters/BloomFilters.py.cc
 [     CXX] RISCV/base/filters/BloomFilters.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/simple/AtomicSimpleCPU.py -> cpu/simple/AtomicSimpleCPU.py.cc
 [EMBED PY] RISCV/marshal, arch/riscv/RiscvTLB.py -> arch/riscv/RiscvTLB.py.cc
 [     CXX] RISCV/cpu/simple/AtomicSimpleCPU.py.cc -> .o
 [     CXX] RISCV/arch/riscv/RiscvTLB.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/power/PowerModel.py -> sim/power/PowerModel.py.cc
 [     CXX] RISCV/sim/power/PowerModel.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/AbstractMemory.py -> RISCV/mem/AbstractMemory.py.cc
 [     CXX] RISCV/mem/AbstractMemory.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/protocol/L1Cache_Controller.py -> RISCV/mem/ruby/protocol/L1Cache_Controller.py.cc
 [     CXX] RISCV/mem/ruby/protocol/L1Cache_Controller.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/system/Sequencer.py -> RISCV/mem/ruby/system/Sequencer.py.cc
 [     CXX] RISCV/mem/ruby/system/Sequencer.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/IntrControl.py -> cpu/IntrControl.py.cc
 [     CXX] RISCV/cpu/IntrControl.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/util/convert.py -> python/m5/util/convert.py.cc
 [     CXX] RISCV/python/m5/util/convert.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/InstTracer.py -> sim/InstTracer.py.cc
 [     CXX] RISCV/sim/InstTracer.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/o3/O3CPU.py -> cpu/o3/O3CPU.py.cc
 [     CXX] RISCV/cpu/o3/O3CPU.py.cc -> .o
 [EMBED PY] RISCV/marshal, systemc/python/systemc.py -> systemc/python/systemc.py.cc
 [     CXX] RISCV/systemc/python/systemc.py.cc -> .o
 [EMBED PY] RISCV/marshal, arch/riscv/RiscvInterrupts.py -> arch/riscv/RiscvInterrupts.py.cc
 [     CXX] RISCV/arch/riscv/RiscvInterrupts.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/debug.py -> python/m5/debug.py.cc
 [     CXX] RISCV/python/m5/debug.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/util/smartdict.py -> python/m5/util/smartdict.py.cc
 [     CXX] RISCV/python/m5/util/smartdict.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/DRAMCtrl.py -> RISCV/mem/DRAMCtrl.py.cc
 [EMBED PY] RISCV/marshal, cpu/InstPBTrace.py -> cpu/InstPBTrace.py.cc
 [EMBED PY] RISCV/marshal, RISCV/mem/XBar.py -> RISCV/mem/XBar.py.cc
 [     CXX] RISCV/mem/DRAMCtrl.py.cc -> .o
 [     CXX] RISCV/cpu/InstPBTrace.py.cc -> .o
 [     CXX] RISCV/mem/XBar.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/testers/traffic_gen/PyTrafficGen.py -> cpu/testers/traffic_gen/PyTrafficGen.py.cc
 [     CXX] RISCV/cpu/testers/traffic_gen/PyTrafficGen.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/objects/__init__.py -> python/m5/objects/__init__.py.cc
 [     CXX] RISCV/python/m5/objects/__init__.py.cc -> .o
 [EMBED PY] RISCV/marshal, learning_gem5/part2/SimpleMemobj.py -> learning_gem5/part2/SimpleMemobj.py.cc
 [     CXX] RISCV/learning_gem5/part2/SimpleMemobj.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/main.py -> python/m5/main.py.cc
 [     CXX] RISCV/python/m5/main.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/util/terminal_formatter.py -> python/m5/util/terminal_formatter.py.cc
 [     CXX] RISCV/python/m5/util/terminal_formatter.py.cc -> .o
 [EMBED PY] RISCV/marshal, systemc/Tlm.py -> systemc/Tlm.py.cc
 [     CXX] RISCV/systemc/Tlm.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/ext/pyfdt/pyfdt.py -> python/m5/ext/pyfdt/pyfdt.py.cc
 [EMBED PY] RISCV/marshal, RISCV/mem/qos/QoSMemSinkCtrl.py -> RISCV/mem/qos/QoSMemSinkCtrl.py.cc
 [     CXX] RISCV/python/m5/ext/pyfdt/pyfdt.py.cc -> .o
 [     CXX] RISCV/mem/qos/QoSMemSinkCtrl.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/qos/QoSMemCtrl.py -> RISCV/mem/qos/QoSMemCtrl.py.cc
 [     CXX] RISCV/mem/qos/QoSMemCtrl.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/util/dot_writer.py -> python/m5/util/dot_writer.py.cc
 [     CXX] RISCV/python/m5/util/dot_writer.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/o3/probe/ElasticTrace.py -> cpu/o3/probe/ElasticTrace.py.cc
 [     CXX] RISCV/cpu/o3/probe/ElasticTrace.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/FuncUnit.py -> cpu/FuncUnit.py.cc
 [     CXX] RISCV/cpu/FuncUnit.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/Bridge.py -> RISCV/mem/Bridge.py.cc
 [     CXX] RISCV/mem/Bridge.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/o3/O3Checker.py -> cpu/o3/O3Checker.py.cc
 [EMBED PY] RISCV/marshal, cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py -> cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py.cc
 [     CXX] RISCV/cpu/o3/O3Checker.py.cc -> .o
 [     CXX] RISCV/cpu/testers/garnet_synthetic_traffic/GarnetSyntheticTraffic.py.cc -> .o
 [EMBED PY] RISCV/marshal, systemc/python/tlm.py -> systemc/python/tlm.py.cc
 [EMBED PY] RISCV/marshal, python/m5/util/__init__.py -> python/m5/util/__init__.py.cc
 [     CXX] RISCV/systemc/python/tlm.py.cc -> .o
 [     CXX] RISCV/python/m5/util/__init__.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ExternalSlave.py -> RISCV/mem/ExternalSlave.py.cc
 [     CXX] RISCV/mem/ExternalSlave.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/SubSystem.py -> sim/SubSystem.py.cc
 [     CXX] RISCV/sim/SubSystem.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/BasicRouter.py -> RISCV/mem/ruby/network/BasicRouter.py.cc
 [     CXX] RISCV/mem/ruby/network/BasicRouter.py.cc -> .o
 [EMBED PY] RISCV/marshal, dev/pci/PciDevice.py -> dev/pci/PciDevice.py.cc
 [     CXX] RISCV/dev/pci/PciDevice.py.cc -> .o
 [EMBED PY] RISCV/marshal, dev/storage/SimpleDisk.py -> dev/storage/SimpleDisk.py.cc
 [     CXX] RISCV/dev/storage/SimpleDisk.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/protocol/DMA_Controller.py -> RISCV/mem/ruby/protocol/DMA_Controller.py.cc
 [     CXX] RISCV/mem/ruby/protocol/DMA_Controller.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/TickedObject.py -> sim/TickedObject.py.cc
 [     CXX] RISCV/sim/TickedObject.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/VoltageDomain.py -> sim/VoltageDomain.py.cc
 [     CXX] RISCV/sim/VoltageDomain.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/SerialLink.py -> RISCV/mem/SerialLink.py.cc
 [EMBED PY] RISCV/marshal, RISCV/mem/cache/tags/indexing_policies/IndexingPolicies.py -> RISCV/mem/cache/tags/indexing_policies/IndexingPolicies.py.cc
 [     CXX] RISCV/mem/SerialLink.py.cc -> .o
 [     CXX] RISCV/mem/cache/tags/indexing_policies/IndexingPolicies.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/simple/BaseSimpleCPU.py -> cpu/simple/BaseSimpleCPU.py.cc
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/garnet2.0/GarnetNetwork.py -> RISCV/mem/ruby/network/garnet2.0/GarnetNetwork.py.cc
 [     CXX] RISCV/cpu/simple/BaseSimpleCPU.py.cc -> .o
 [     CXX] RISCV/mem/ruby/network/garnet2.0/GarnetNetwork.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/simple/TimingSimpleCPU.py -> cpu/simple/TimingSimpleCPU.py.cc
 [     CXX] RISCV/cpu/simple/TimingSimpleCPU.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/qos/QoSTurnaround.py -> RISCV/mem/qos/QoSTurnaround.py.cc
 [     CXX] RISCV/mem/qos/QoSTurnaround.py.cc -> .o
 [EMBED PY] RISCV/marshal, dev/pci/CopyEngine.py -> dev/pci/CopyEngine.py.cc
 [     CXX] RISCV/dev/pci/CopyEngine.py.cc -> .o
 [EMBED PY] RISCV/marshal, systemc/tlm_bridge/TlmBridge.py -> systemc/tlm_bridge/TlmBridge.py.cc
 [     CXX] RISCV/systemc/tlm_bridge/TlmBridge.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/ruby/network/Network.py -> RISCV/mem/ruby/network/Network.py.cc
 [     CXX] RISCV/mem/ruby/network/Network.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/util/code_formatter.py -> python/m5/util/code_formatter.py.cc
 [EMBED PY] RISCV/marshal, python/m5/SimObject.py -> python/m5/SimObject.py.cc
 [     CXX] RISCV/python/m5/util/code_formatter.py.cc -> .o
 [     CXX] RISCV/python/m5/SimObject.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/simple/probes/SimPoint.py -> cpu/simple/probes/SimPoint.py.cc
 [     CXX] RISCV/cpu/simple/probes/SimPoint.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/util/terminal.py -> python/m5/util/terminal.py.cc
 [     CXX] RISCV/python/m5/util/terminal.py.cc -> .o
 [EMBED PY] RISCV/marshal, arch/generic/BaseISA.py -> arch/generic/BaseISA.py.cc
 [EMBED PY] RISCV/marshal, python/m5/params.py -> python/m5/params.py.cc
 [     CXX] RISCV/arch/generic/BaseISA.py.cc -> .o
 [     CXX] RISCV/python/m5/params.py.cc -> .o
 [EMBED PY] RISCV/marshal, sim/ClockedObject.py -> sim/ClockedObject.py.cc
 [     CXX] RISCV/sim/ClockedObject.py.cc -> .o
 [EMBED PY] RISCV/marshal, RISCV/mem/CommMonitor.py -> RISCV/mem/CommMonitor.py.cc
 [     CXX] RISCV/mem/CommMonitor.py.cc -> .o
 [EMBED PY] RISCV/marshal, cpu/DummyChecker.py -> cpu/DummyChecker.py.cc
 [EMBED PY] RISCV/marshal, dev/i2c/I2C.py -> dev/i2c/I2C.py.cc
 [     CXX] RISCV/cpu/DummyChecker.py.cc -> .o
 [     CXX] RISCV/dev/i2c/I2C.py.cc -> .o
 [EMBED PY] RISCV/marshal, python/m5/simulate.py -> python/m5/simulate.py.cc
 [     CXX] RISCV/python/m5/simulate.py.cc -> .o
 [EMBED PY] RISCV/marshal, dev/BadDevice.py -> dev/BadDevice.py.cc
 [     CXX] RISCV/dev/BadDevice.py.cc -> .o
 [EMBED PY] RISCV/marshal, dev/net/Ethernet.py -> dev/net/Ethernet.py.cc
 [     CXX] RISCV/dev/net/Ethernet.py.cc -> .o
 [     CXX] RISCV/mem/cache/tags/sector_blk.cc -> .o
 [     CXX] RISCV/mem/cache/tags/sector_tags.cc -> .o
 [     CXX] RISCV/mem/cache/tags/super_blk.cc -> .o
 [     CXX] RISCV/mem/probes/base.cc -> .o
 [     CXX] RISCV/mem/probes/stack_dist.cc -> .o
 [     CXX] RISCV/mem/probes/mem_footprint.cc -> .o
 [     CXX] RISCV/mem/probes/mem_trace.cc -> .o
 [     CXX] RISCV/systemc/channel/messages.cc -> .o
 [     CXX] RISCV/systemc/channel/sc_clock.cc -> .o
 [     CXX] RISCV/systemc/channel/sc_event_queue.cc -> .o
 [    LINK]  -> RISCV/sim/probe/lib.o.partial
 [     CXX] RISCV/systemc/channel/sc_in_resolved.cc -> .o
 [     CXX] RISCV/systemc/channel/sc_inout_resolved.cc -> .o
 [     CXX] RISCV/systemc/channel/sc_out_resolved.cc -> .o
 [     CXX] RISCV/systemc/channel/sc_mutex.cc -> .o
 [     CXX] RISCV/systemc/channel/sc_semaphore.cc -> .o
 [     CXX] RISCV/systemc/channel/sc_signal.cc -> .o
 [     CXX] RISCV/systemc/channel/sc_signal_resolved.cc -> .o
 [     CXX] RISCV/systemc/dt/int/messages.cc -> .o
 [     CXX] RISCV/systemc/dt/int/sc_int_base.cc -> .o
 [     CXX] RISCV/systemc/dt/int/sc_int_mask.cc -> .o
 [     CXX] RISCV/systemc/dt/int/sc_length_param.cc -> .o
 [     CXX] RISCV/systemc/dt/int/sc_nbexterns.cc -> .o
 [    LINK]  -> RISCV/systemc/channel/lib.o.partial
 [     CXX] RISCV/systemc/dt/int/sc_nbutils.cc -> .o
 [     CXX] RISCV/systemc/dt/int/sc_signed.cc -> .o
 [     CXX] RISCV/systemc/dt/int/sc_uint_base.cc -> .o
 [    LINK]  -> RISCV/mem/cache/tags/lib.o.partial
 [     CXX] RISCV/systemc/dt/int/sc_unsigned.cc -> .o
 [ TRACING]  -> RISCV/debug/Branch.hh
 [     CXX] RISCV/cpu/pred/bpred_unit.cc -> .o
 [ TRACING]  -> RISCV/debug/Fetch.hh
 [     CXX] RISCV/cpu/pred/2bit_local.cc -> .o
 [    LINK]  -> RISCV/mem/probes/lib.o.partial
 [     CXX] RISCV/cpu/pred/btb.cc -> .o
 [ TRACING]  -> RISCV/debug/Indirect.hh
 [     CXX] RISCV/cpu/pred/indirect.cc -> .o
 [     CXX] RISCV/cpu/pred/ras.cc -> .o
 [     CXX] RISCV/cpu/pred/simple_indirect.cc -> .o
 [     CXX] RISCV/cpu/pred/tournament.cc -> .o
 [     CXX] RISCV/cpu/pred/bi_mode.cc -> .o
 [ TRACING]  -> RISCV/debug/Tage.hh
 [     CXX] RISCV/cpu/pred/tage_base.cc -> .o
 [     CXX] RISCV/cpu/pred/tage.cc -> .o
 [ TRACING]  -> RISCV/debug/LTage.hh
 [     CXX] RISCV/cpu/pred/loop_predictor.cc -> .o
 [     CXX] RISCV/cpu/pred/ltage.cc -> .o
 [    LINK]  -> RISCV/systemc/dt/int/lib.o.partial
 [     CXX] RISCV/cpu/pred/multiperspective_perceptron.cc -> .o
 [     CXX] RISCV/cpu/pred/multiperspective_perceptron_8KB.cc -> .o
 [     CXX] RISCV/cpu/pred/multiperspective_perceptron_64KB.cc -> .o
 [     CXX] RISCV/cpu/pred/multiperspective_perceptron_tage.cc -> .o
 [     CXX] RISCV/cpu/pred/multiperspective_perceptron_tage_8KB.cc -> .o
 [     CXX] RISCV/cpu/pred/multiperspective_perceptron_tage_64KB.cc -> .o
 [     CXX] RISCV/cpu/pred/statistical_corrector.cc -> .o
 [ TRACING]  -> RISCV/debug/TageSCL.hh
 [     CXX] RISCV/cpu/pred/tage_sc_l.cc -> .o
 [     CXX] RISCV/cpu/pred/tage_sc_l_8KB.cc -> .o
 [     CXX] RISCV/cpu/pred/tage_sc_l_64KB.cc -> .o
 [ TRACING]  -> RISCV/debug/ExecFaulting.hh
 [ TRACING]  -> RISCV/debug/SimpleCPU.hh
 [     CXX] RISCV/cpu/simple/atomic.cc -> .o
 [     CXX] RISCV/cpu/simple/noncaching.cc -> .o
 [     CXX] RISCV/cpu/simple/timing.cc -> .o
 [ TRACING]  -> RISCV/debug/Quiesce.hh
 [     CXX] RISCV/cpu/simple/base.cc -> .o
 [     CXX] RISCV/mem/ruby/network/fault_model/FaultModel.cc -> .o
 [ TRACING]  -> RISCV/debug/MemTest.hh
 [     CXX] RISCV/cpu/testers/memtest/memtest.cc -> .o
 [    LINK]  -> RISCV/mem/ruby/network/fault_model/lib.o.partial
 [     CXX] RISCV/systemc/dt/misc/sc_concatref.cc -> .o
 [     CXX] RISCV/systemc/dt/misc/sc_value_base.cc -> .o
 [     CXX] RISCV/mem/protocol/atomic.cc -> .o
 [     CXX] RISCV/mem/protocol/functional.cc -> .o
 [    LINK]  -> RISCV/cpu/pred/lib.o.partial
 [    LINK]  -> RISCV/systemc/dt/misc/lib.o.partial
 [     CXX] RISCV/mem/protocol/timing.cc -> .o
 [     CXX] RISCV/base/filters/block_bloom_filter.cc -> .o
 [     CXX] RISCV/base/filters/bulk_bloom_filter.cc -> .o
 [     CXX] RISCV/base/filters/h3_bloom_filter.cc -> .o
 [    LINK]  -> RISCV/mem/protocol/lib.o.partial
 [     CXX] RISCV/base/filters/multi_bit_sel_bloom_filter.cc -> .o
 [     CXX] RISCV/base/filters/multi_bloom_filter.cc -> .o
 [     CXX] RISCV/base/filters/perfect_bloom_filter.cc -> .o
 [     CXX] RISCV/sim/power/power_model.cc -> .o
 [     CXX] RISCV/sim/power/mathexpr_powermodel.cc -> .o
 [ TRACING]  -> RISCV/debug/ThermalDomain.hh
 [     CXX] RISCV/sim/power/thermal_domain.cc -> .o
 [     CXX] RISCV/sim/power/thermal_model.cc -> .o
 [    LINK]  -> RISCV/base/filters/lib.o.partial
 [     CXX] RISCV/sim/power/thermal_node.cc -> .o
 [ TRACING]  -> RISCV/debug/Ethernet.hh
 [ TRACING]  -> RISCV/debug/EthernetData.hh
 [     CXX] RISCV/dev/net/etherbus.cc -> .o
 [ TRACING]  -> RISCV/debug/EthernetAll.hh
 [     CXX] RISCV/dev/net/etherswitch.cc -> .o
 [     CXX] RISCV/dev/net/etherdevice.cc -> .o
 [     CXX] RISCV/dev/net/etherdump.cc -> .o
 [     CXX] RISCV/dev/net/etherint.cc -> .o
 [     CXX] RISCV/dev/net/etherlink.cc -> .o
 [    LINK]  -> RISCV/cpu/testers/memtest/lib.o.partial
 [     CXX] RISCV/dev/net/etherpkt.cc -> .o
 [     CXX] RISCV/dev/net/ethertap.cc -> .o
 [    LINK]  -> RISCV/sim/power/lib.o.partial
 [     CXX] RISCV/dev/net/pktfifo.cc -> .o
 [ TRACING]  -> RISCV/debug/DistEthernet.hh
 [ TRACING]  -> RISCV/debug/DistEthernetPkt.hh
 [     CXX] RISCV/dev/net/dist_iface.cc -> .o
 [     CXX] RISCV/dev/net/dist_etherlink.cc -> .o
 [ TRACING]  -> RISCV/debug/DistEthernetCmd.hh
 [     CXX] RISCV/dev/net/tcp_iface.cc -> .o
 [    LINK]  -> RISCV/cpu/simple/lib.o.partial
 [     CXX] RISCV/dev/net/i8254xGBe.cc -> .o
 [     CXX] RISCV/dev/net/ns_gige.cc -> .o
 [     CXX] RISCV/dev/net/sinic.cc -> .o
 [ TRACING]  -> RISCV/debug/DynInst.hh
 [ TRACING]  -> RISCV/debug/IQ.hh
 [     CXX] RISCV/cpu/o3/base_dyn_inst.cc -> .o
 [ TRACING]  -> RISCV/debug/Activity.hh
 [ TRACING]  -> RISCV/debug/Commit.hh
 [ TRACING]  -> RISCV/debug/CommitRate.hh
 [ TRACING]  -> RISCV/debug/O3PipeView.hh
 [     CXX] RISCV/cpu/o3/commit.cc -> .o
 [GENERATE] riscv -> RISCV/arch/kernel_stats.hh
 [ TRACING]  -> RISCV/debug/O3CPU.hh
 [     CXX] RISCV/cpu/o3/cpu.cc -> .o
 [     CXX] RISCV/cpu/o3/deriv.cc -> .o
 [     CXX] RISCV/cpu/o3/decode.cc -> .o
 [     CXX] RISCV/cpu/o3/dyn_inst.cc -> .o
 [     CXX] RISCV/cpu/o3/fetch.cc -> .o
 [     CXX] RISCV/cpu/o3/free_list.cc -> .o
 [     CXX] RISCV/cpu/o3/fu_pool.cc -> .o
 [     CXX] RISCV/cpu/o3/iew.cc -> .o
 [     CXX] RISCV/cpu/o3/inst_queue.cc -> .o
 [ TRACING]  -> RISCV/debug/LSQ.hh
 [ TRACING]  -> RISCV/debug/Writeback.hh
 [     CXX] RISCV/cpu/o3/lsq.cc -> .o
 [     CXX] RISCV/cpu/o3/lsq_unit.cc -> .o
 [    LINK]  -> RISCV/dev/net/lib.o.partial
 [     CXX] RISCV/cpu/o3/mem_dep_unit.cc -> .o
 [     CXX] RISCV/cpu/o3/regfile.cc -> .o
 [ TRACING]  -> RISCV/debug/Rename.hh
 [     CXX] RISCV/cpu/o3/rename.cc -> .o
 [     CXX] RISCV/cpu/o3/rename_map.cc -> .o
 [ TRACING]  -> RISCV/debug/ROB.hh
 [     CXX] RISCV/cpu/o3/rob.cc -> .o
 [     CXX] RISCV/cpu/o3/scoreboard.cc -> .o
 [ TRACING]  -> RISCV/debug/StoreSet.hh
 [     CXX] RISCV/cpu/o3/store_set.cc -> .o
 [     CXX] RISCV/cpu/o3/thread_context.cc -> .o
 [     CXX] RISCV/cpu/o3/checker.cc -> .o
 [     CXX] RISCV/dev/serial/serial.cc -> .o
 [     CXX] RISCV/dev/serial/simple.cc -> .o
 [ TRACING]  -> RISCV/debug/Terminal.hh
 [ TRACING]  -> RISCV/debug/TerminalVerbose.hh
 [     CXX] RISCV/dev/serial/terminal.cc -> .o
 [     CXX] RISCV/dev/serial/uart.cc -> .o
 [ TRACING]  -> RISCV/debug/Uart.hh
 [     CXX] RISCV/dev/serial/uart8250.cc -> .o
 [     CXX] RISCV/base/atomicio.cc -> .o
 [     CXX] RISCV/base/bitfield.cc -> .o
 [CONFIG H] USE_PNG, 0 -> RISCV/config/use_png.hh
 [     CXX] RISCV/base/imgwriter.cc -> .o
 [     CXX] RISCV/base/bmpwriter.cc -> .o
 [     CXX] RISCV/base/callback.cc -> .o
 [     CXX] RISCV/base/channel_addr.cc -> .o
 [     CXX] RISCV/base/cprintf.cc -> .o
 [     CXX] RISCV/base/debug.cc -> .o
 [      CC] RISCV/base/fenv.c -> .o
 [     CXX] RISCV/base/fiber.cc -> .o
 [     CXX] RISCV/base/framebuffer.cc -> .o
 [     CXX] RISCV/base/hostinfo.cc -> .o
 [     CXX] RISCV/base/inet.cc -> .o
 [     CXX] RISCV/base/inifile.cc -> .o
 [     CXX] RISCV/base/logging.cc -> .o
 [     CXX] RISCV/base/match.cc -> .o
 [     CXX] RISCV/base/output.cc -> .o
 [     CXX] RISCV/base/pixel.cc -> .o
 [     CXX] RISCV/base/pollevent.cc -> .o
 [     CXX] RISCV/base/random.cc -> .o
 [ TRACING]  -> RISCV/debug/GDBAll.hh
 [     CXX] RISCV/base/socket.cc -> .o
 [     CXX] RISCV/base/remote_gdb.cc -> .o
 [    LINK]  -> RISCV/dev/serial/lib.o.partial
 [     CXX] RISCV/base/statistics.cc -> .o
 [     CXX] RISCV/base/str.cc -> .o
 [CONFIG H] USE_POSIX_CLOCK, 1 -> RISCV/config/use_posix_clock.hh
 [     CXX] RISCV/base/time.cc -> .o
 [     CXX] RISCV/base/version.cc -> .o
 [ TRACING]  -> RISCV/debug/FmtFlag.hh
 [ TRACING]  -> RISCV/debug/FmtStackTrace.hh
 [ TRACING]  -> RISCV/debug/FmtTicksOff.hh
 [     CXX] RISCV/base/trace.cc -> .o
 [     CXX] RISCV/base/types.cc -> .o
 [     CXX] RISCV/base/loader/dtb_file.cc -> .o
 [ TRACING]  -> RISCV/debug/Loader.hh
 [     CXX] RISCV/base/loader/elf_object.cc -> .o
 [     CXX] RISCV/base/loader/image_file_data.cc -> .o
 [     CXX] RISCV/base/loader/memory_image.cc -> .o
 [     CXX] RISCV/base/loader/object_file.cc -> .o
 [     CXX] RISCV/base/loader/symtab.cc -> .o
 [ TRACING]  -> RISCV/debug/Stats.hh
 [     CXX] RISCV/base/stats/group.cc -> .o
 [     CXX] RISCV/base/stats/text.cc -> .o
 [     CXX] RISCV/mem/qos/policy.cc -> .o
 [     CXX] RISCV/mem/qos/policy_fixed_prio.cc -> .o
 [     CXX] RISCV/mem/qos/policy_pf.cc -> .o
 [     CXX] RISCV/mem/qos/turnaround_policy_ideal.cc -> .o
 [    LINK]  -> RISCV/cpu/o3/lib.o.partial
 [     CXX] RISCV/mem/qos/q_policy.cc -> .o
 [     CXX] RISCV/mem/qos/mem_ctrl.cc -> .o
 [     CXX] RISCV/mem/qos/mem_sink.cc -> .o
 [     CXX] RISCV/arch/generic/decode_cache.cc -> .o
 [    LINK]  -> RISCV/base/lib.o.partial
 [     CXX] RISCV/arch/generic/pseudo_inst.cc -> .o
 [ TRACING]  -> RISCV/debug/VNC.hh
 [     CXX] RISCV/base/vnc/vncinput.cc -> .o
 [     CXX] RISCV/base/vnc/vncserver.cc -> .o
 [ TRACING]  -> RISCV/debug/PS2.hh
 [     CXX] RISCV/dev/ps2/device.cc -> .o
 [     CXX] RISCV/dev/ps2/keyboard.cc -> .o
 [     CXX] RISCV/dev/ps2/mouse.cc -> .o
 [     CXX] RISCV/dev/ps2/touchkit.cc -> .o
 [    LINK]  -> RISCV/arch/generic/lib.o.partial
 [     CXX] RISCV/dev/ps2/types.cc -> .o
 [    LINK]  -> RISCV/base/vnc/lib.o.partial
 [     CXX] RISCV/mem/ruby/common/Address.cc -> .o
 [     CXX] RISCV/mem/ruby/common/BoolVec.cc -> .o
 [     CXX] RISCV/mem/ruby/common/Consumer.cc -> .o
 [     CXX] RISCV/mem/ruby/common/DataBlock.cc -> .o
 [     CXX] RISCV/mem/ruby/common/Histogram.cc -> .o
 [     CXX] RISCV/mem/ruby/common/IntVec.cc -> .o
 [     CXX] RISCV/mem/ruby/common/NetDest.cc -> .o
 [     CXX] RISCV/mem/ruby/common/SubBlock.cc -> .o
 [     CXX] RISCV/mem/ruby/common/WriteMask.cc -> .o
 [     CXX] RISCV/arch/riscv/insts/amo.cc -> .o
 [     CXX] RISCV/arch/riscv/insts/compressed.cc -> .o
 [     CXX] RISCV/arch/riscv/insts/mem.cc -> .o
 [     CXX] RISCV/arch/riscv/insts/standard.cc -> .o
 [    LINK]  -> RISCV/mem/qos/lib.o.partial
 [    LINK]  -> RISCV/dev/ps2/lib.o.partial
 [     CXX] RISCV/arch/riscv/insts/static_inst.cc -> .o
 [     CXX] RISCV/cpu/trace/trace_cpu.cc -> .o
 [ TRACING]  -> RISCV/debug/VIO.hh
 [     CXX] RISCV/dev/virtio/base.cc -> .o
 [ TRACING]  -> RISCV/debug/VIOIface.hh
 [     CXX] RISCV/dev/virtio/pci.cc -> .o
 [    LINK]  -> RISCV/mem/ruby/common/lib.o.partial
 [ TRACING]  -> RISCV/debug/VIOConsole.hh
 [     CXX] RISCV/dev/virtio/console.cc -> .o
 [ TRACING]  -> RISCV/debug/VIOBlock.hh
 [     CXX] RISCV/dev/virtio/block.cc -> .o
 [ TRACING]  -> RISCV/debug/VIO9P.hh
 [ TRACING]  -> RISCV/debug/VIO9PData.hh
 [     CXX] RISCV/dev/virtio/fs9p.cc -> .o
 [     CXX] RISCV/systemc/tlm_core/2/generic_payload/gp.cc -> .o
 [     CXX] RISCV/systemc/tlm_core/2/generic_payload/phase.cc -> .o
 [    LINK]  -> RISCV/arch/riscv/insts/lib.o.partial
 [     CXX] RISCV/dev/i2c/bus.cc -> .o
 [ TRACING]  -> RISCV/debug/CommMonitor.hh
 [     CXX] RISCV/mem/comm_monitor.cc -> .o
 [    LINK]  -> RISCV/systemc/tlm_core/2/generic_payload/lib.o.partial
 [     CXX] RISCV/mem/abstract_mem.cc -> .o
 [     CXX] RISCV/mem/addr_mapper.cc -> .o
 [ TRACING]  -> RISCV/debug/Bridge.hh
 [     CXX] RISCV/mem/bridge.cc -> .o
 [ TRACING]  -> RISCV/debug/CoherentXBar.hh
 [     CXX] RISCV/mem/coherent_xbar.cc -> .o
 [    LINK]  -> RISCV/dev/i2c/lib.o.partial
 [     CXX] RISCV/mem/drampower.cc -> .o
 [ TRACING]  -> RISCV/debug/DRAM.hh
 [ TRACING]  -> RISCV/debug/DRAMPower.hh
 [ TRACING]  -> RISCV/debug/DRAMState.hh
 [     CXX] RISCV/mem/dram_ctrl.cc -> .o
 [ TRACING]  -> RISCV/debug/ExternalPort.hh
 [     CXX] RISCV/mem/external_master.cc -> .o
 [     CXX] RISCV/mem/external_slave.cc -> .o
 [    LINK]  -> RISCV/cpu/trace/lib.o.partial
 [ TRACING]  -> RISCV/debug/NoncoherentXBar.hh
 [ TRACING]  -> RISCV/debug/XBar.hh
 [     CXX] RISCV/mem/noncoherent_xbar.cc -> .o
 [     CXX] RISCV/mem/packet.cc -> .o
 [     CXX] RISCV/mem/port.cc -> .o
 [ TRACING]  -> RISCV/debug/PacketQueue.hh
 [     CXX] RISCV/mem/packet_queue.cc -> .o
 [     CXX] RISCV/mem/port_proxy.cc -> .o
 [     CXX] RISCV/mem/physical.cc -> .o
 [     CXX] RISCV/mem/simple_mem.cc -> .o
 [ TRACING]  -> RISCV/debug/SnoopFilter.hh
 [     CXX] RISCV/mem/snoop_filter.cc -> .o
 [ TRACING]  -> RISCV/debug/StackDist.hh
 [     CXX] RISCV/mem/stack_dist_calc.cc -> .o
 [ TRACING]  -> RISCV/debug/TokenPort.hh
 [     CXX] RISCV/mem/token_port.cc -> .o
 [     CXX] RISCV/mem/tport.cc -> .o
 [     CXX] RISCV/mem/xbar.cc -> .o
 [ TRACING]  -> RISCV/debug/HMCController.hh
 [     CXX] RISCV/mem/hmc_controller.cc -> .o
 [ TRACING]  -> RISCV/debug/SerialLink.hh
 [     CXX] RISCV/mem/serial_link.cc -> .o
 [    LINK]  -> RISCV/dev/virtio/lib.o.partial
 [     CXX] RISCV/mem/mem_delay.cc -> .o
 [     CXX] RISCV/mem/translating_port_proxy.cc -> .o
 [     CXX] RISCV/mem/se_translating_port_proxy.cc -> .o
 [ TRACING]  -> RISCV/debug/MMU.hh
 [     CXX] RISCV/mem/page_table.cc -> .o
 [     CXX] RISCV/mem/mem_checker.cc -> .o
 [ TRACING]  -> RISCV/debug/MemCheckerMonitor.hh
 [     CXX] RISCV/mem/mem_checker_monitor.cc -> .o
 [     CXX] RISCV/cpu/simple/probes/simpoint.cc -> .o
 [     CXX] RISCV/systemc/tlm_core/2/quantum/global_quantum.cc -> .o
 [     CXX] RISCV/systemc/tlm_core/2/quantum/global_quantum_python.cc -> .o
 [     CXX] RISCV/cpu/pc_event.cc -> .o
 [     CXX] RISCV/cpu/inst_pb_trace.cc -> .o
 [     CXX] RISCV/cpu/activity.cc -> .o
 [ TRACING]  -> RISCV/debug/Thread.hh
 [     CXX] RISCV/cpu/base.cc -> .o
 [     CXX] RISCV/cpu/cpuevent.cc -> .o
 [ TRACING]  -> RISCV/debug/ExecAll.hh
 [     CXX] RISCV/cpu/exetrace.cc -> .o
 [     CXX] RISCV/cpu/exec_context.cc -> .o
 [     CXX] RISCV/cpu/func_unit.cc -> .o
 [     CXX] RISCV/cpu/inteltrace.cc -> .o
 [    LINK]  -> RISCV/mem/lib.o.partial
 [    LINK]  -> RISCV/systemc/tlm_core/2/quantum/lib.o.partial
 [ TRACING]  -> RISCV/debug/IntrControl.hh
 [     CXX] RISCV/cpu/intr_control.cc -> .o
 [ TRACING]  -> RISCV/debug/GDBMisc.hh
 [     CXX] RISCV/cpu/nativetrace.cc -> .o
 [    LINK]  -> RISCV/cpu/simple/probes/lib.o.partial
 [     CXX] RISCV/cpu/profile.cc -> .o
 [     CXX] RISCV/cpu/quiesce_event.cc -> .o
 [     CXX] RISCV/cpu/reg_class.cc -> .o
 [     CXX] RISCV/cpu/static_inst.cc -> .o
 [     CXX] RISCV/cpu/simple_thread.cc -> .o
 [ TRACING]  -> RISCV/debug/Context.hh
 [     CXX] RISCV/cpu/thread_context.cc -> .o
 [     CXX] RISCV/cpu/thread_state.cc -> .o
 [     CXX] RISCV/cpu/timing_expr.cc -> .o
 [     CXX] RISCV/cpu/checker/cpu.cc -> .o
 [     CXX] RISCV/cpu/dummy_checker.cc -> .o
 [     CXX] RISCV/systemc/tlm_bridge/gem5_to_tlm.cc -> .o
 [     CXX] RISCV/systemc/tlm_bridge/sc_ext.cc -> .o
 [     CXX] RISCV/systemc/tlm_bridge/sc_mm.cc -> .o
 [     CXX] RISCV/systemc/tlm_bridge/tlm_to_gem5.cc -> .o
 [     CXX] RISCV/sim/async.cc -> .o
 [     CXX] RISCV/sim/backtrace_glibc.cc -> .o
 [     CXX] RISCV/sim/core.cc -> .o
 [VER TAGS]  -> RISCV/sim/tags.cc
 [     CXX] RISCV/sim/tags.cc -> .o
 [     CXX] RISCV/sim/cxx_config.cc -> .o
 [ TRACING]  -> RISCV/debug/CxxConfig.hh
 [     CXX] RISCV/sim/cxx_manager.cc -> .o
 [     CXX] RISCV/sim/cxx_config_ini.cc -> .o
 [     CXX] RISCV/sim/debug.cc -> .o
 [     CXX] RISCV/sim/py_interact.cc -> .o
 [     CXX] RISCV/sim/eventq.cc -> .o
 [     CXX] RISCV/sim/global_event.cc -> .o
 [     CXX] RISCV/sim/init.cc -> .o
 [     CXX] RISCV/sim/init_signals.cc -> .o
 [     CXX] RISCV/sim/kernel_workload.cc -> .o
 [     CXX] RISCV/sim/port.cc -> .o
 [     CXX] RISCV/sim/python.cc -> .o
 [     CXX] RISCV/sim/redirect_path.cc -> .o
 [    LINK]  -> RISCV/cpu/lib.o.partial
 [ TRACING]  -> RISCV/debug/TimeSync.hh
 [     CXX] RISCV/sim/root.cc -> .o
 [     CXX] RISCV/sim/serialize.cc -> .o
 [     CXX] RISCV/sim/drain.cc -> .o
 [     CXX] RISCV/sim/sim_events.cc -> .o
 [     CXX] RISCV/sim/sim_object.cc -> .o
 [     CXX] RISCV/sim/sub_system.cc -> .o
 [     CXX] RISCV/sim/ticked_object.cc -> .o
 [     CXX] RISCV/sim/simulate.cc -> .o
 [    LINK]  -> RISCV/systemc/tlm_bridge/lib.o.partial
 [     CXX] RISCV/sim/stat_control.cc -> .o
 [     CXX] RISCV/sim/stat_register.cc -> .o
 [ TRACING]  -> RISCV/debug/ClockDomain.hh
 [     CXX] RISCV/sim/clock_domain.cc -> .o
 [ TRACING]  -> RISCV/debug/VoltageDomain.hh
 [     CXX] RISCV/sim/voltage_domain.cc -> .o
 [     CXX] RISCV/sim/se_signal.cc -> .o
 [     CXX] RISCV/sim/linear_solver.cc -> .o
 [GENERATE] riscv -> RISCV/arch/remote_gdb.hh
 [CONFIG H] USE_KVM, 0 -> RISCV/config/use_kvm.hh
 [ TRACING]  -> RISCV/debug/WorkItems.hh
 [CONFIG H] HAVE_PERF_ATTR_EXCLUDE_HOST, 1 -> RISCV/config/have_perf_attr_exclude_host.hh
 [     CXX] RISCV/sim/dvfs_handler.cc -> .o
 [     CXX] RISCV/sim/system.cc -> .o
 [     CXX] RISCV/sim/clocked_object.cc -> .o
 [     CXX] RISCV/sim/mathexpr.cc -> .o
 [ TRACING]  -> RISCV/debug/PowerDomain.hh
 [     CXX] RISCV/sim/power_state.cc -> .o
 [     CXX] RISCV/sim/power_domain.cc -> .o
 [     CXX] RISCV/sim/faults.cc -> .o
 [     CXX] RISCV/sim/process.cc -> .o
 [     CXX] RISCV/sim/fd_array.cc -> .o
 [     CXX] RISCV/sim/fd_entry.cc -> .o
 [     CXX] RISCV/sim/mem_state.cc -> .o
 [     CXX] RISCV/sim/pseudo_inst.cc -> .o
 [     CXX] RISCV/sim/syscall_emul.cc -> .o
 [     CXX] RISCV/sim/syscall_desc.cc -> .o
 [     CXX] RISCV/sim/vma.cc -> .o
 [     CXX] RISCV/sim/microcode_rom.cc -> .o
 [ TRACING]  -> RISCV/debug/SimpleTrace.hh
 [     CXX] RISCV/cpu/o3/probe/simple_trace.cc -> .o
 [ TRACING]  -> RISCV/debug/ElasticTrace.hh
 [     CXX] RISCV/cpu/o3/probe/elastic_trace.cc -> .o
 [     CXX] RISCV/mem/ruby/network/BasicLink.cc -> .o
 [     CXX] RISCV/mem/ruby/network/BasicRouter.cc -> .o
 [     CXX] RISCV/mem/ruby/network/MessageBuffer.cc -> .o
 [     CXX] RISCV/mem/ruby/network/Network.cc -> .o
 [     CXX] RISCV/mem/ruby/network/Topology.cc -> .o
 [     CXX] RISCV/mem/cache/compressors/base.cc -> .o
 [     CXX] RISCV/mem/cache/compressors/base_dictionary_compressor.cc -> .o
 [     CXX] RISCV/mem/cache/compressors/base_delta.cc -> .o
 [    LINK]  -> RISCV/sim/lib.o.partial
 [     CXX] RISCV/mem/cache/compressors/cpack.cc -> .o
 [     CXX] RISCV/mem/cache/compressors/fpcd.cc -> .o
 [     CXX] RISCV/mem/cache/compressors/multi.cc -> .o
 [     CXX] RISCV/mem/cache/compressors/perfect.cc -> .o
 [     CXX] RISCV/mem/cache/compressors/repeated_qwords.cc -> .o
 [    LINK]  -> RISCV/mem/ruby/network/lib.o.partial
 [     CXX] RISCV/mem/cache/compressors/zero.cc -> .o
 [     CXX] RISCV/python/pybind11/core.cc -> .o
 [     CXX] RISCV/python/pybind11/debug.cc -> .o
 [     CXX] RISCV/python/pybind11/event.cc -> .o
 [CONFIG H] USE_HDF5, 0 -> RISCV/config/use_hdf5.hh
 [     CXX] RISCV/python/pybind11/stats.cc -> .o
 [ TRACING]  -> RISCV/debug/PciDevice.hh
 [     CXX] RISCV/dev/pci/device.cc -> .o
 [ TRACING]  -> RISCV/debug/PciHost.hh
 [     CXX] RISCV/dev/pci/host.cc -> .o
 [ TRACING]  -> RISCV/debug/DMACopyEngine.hh
 [     CXX] RISCV/dev/pci/copy_engine.cc -> .o
 [    LINK]  -> RISCV/mem/cache/compressors/lib.o.partial
 [     CXX] RISCV/mem/cache/replacement_policies/bip_rp.cc -> .o
 [    LINK]  -> RISCV/cpu/o3/probe/lib.o.partial
 [     CXX] RISCV/mem/cache/replacement_policies/brrip_rp.cc -> .o
 [     CXX] RISCV/mem/cache/replacement_policies/fifo_rp.cc -> .o
 [     CXX] RISCV/mem/cache/replacement_policies/lfu_rp.cc -> .o
 [     CXX] RISCV/mem/cache/replacement_policies/lru_rp.cc -> .o
 [     CXX] RISCV/mem/cache/replacement_policies/mru_rp.cc -> .o
 [     CXX] RISCV/mem/cache/replacement_policies/random_rp.cc -> .o
 [     CXX] RISCV/mem/cache/replacement_policies/second_chance_rp.cc -> .o
 [     CXX] RISCV/mem/cache/replacement_policies/tree_plru_rp.cc -> .o
 [     CXX] RISCV/mem/cache/replacement_policies/weighted_lru_rp.cc -> .o
 [     CXX] RISCV/unittest/unittest.cc -> .o
 [    LINK]  -> RISCV/mem/cache/replacement_policies/lib.o.partial
 [     CXX] RISCV/mem/ruby/network/simple/PerfectSwitch.cc -> .o
 [     CXX] RISCV/mem/ruby/network/simple/SimpleLink.cc -> .o
 [     CXX] RISCV/mem/ruby/network/simple/SimpleNetwork.cc -> .o
 [     CXX] RISCV/mem/ruby/network/simple/Switch.cc -> .o
 [     CXX] RISCV/mem/ruby/network/simple/Throttle.cc -> .o
 [    LINK]  -> RISCV/unittest/lib.o.partial
 [ TRACING]  -> RISCV/debug/CacheRepl.hh
 [ TRACING]  -> RISCV/debug/CacheVerbose.hh
 [     CXX] RISCV/mem/cache/base.cc -> .o
 [    LINK]  -> RISCV/dev/pci/lib.o.partial
 [ TRACING]  -> RISCV/debug/CacheTags.hh
 [     CXX] RISCV/mem/cache/cache.cc -> .o
 [     CXX] RISCV/mem/cache/cache_blk.cc -> .o
 [     CXX] RISCV/mem/cache/mshr.cc -> .o
 [     CXX] RISCV/mem/cache/mshr_queue.cc -> .o
 [     CXX] RISCV/mem/cache/noncoherent_cache.cc -> .o
 [     CXX] RISCV/mem/cache/write_queue.cc -> .o
 [     CXX] RISCV/mem/cache/write_queue_entry.cc -> .o
 [    LINK]  -> RISCV/mem/ruby/network/simple/lib.o.partial
 [     CXX] RISCV/systemc/dt/bit/messages.cc -> .o
 [     CXX] RISCV/systemc/dt/bit/sc_bit.cc -> .o
 [     CXX] RISCV/systemc/dt/bit/sc_bv_base.cc -> .o
 [     CXX] RISCV/systemc/dt/bit/sc_logic.cc -> .o
 [     CXX] RISCV/systemc/dt/bit/sc_lv_base.cc -> .o
 [     CXX] RISCV/cpu/minor/activity.cc -> .o
 [ TRACING]  -> RISCV/debug/MinorCPU.hh
 [     CXX] RISCV/cpu/minor/cpu.cc -> .o
 [     CXX] RISCV/cpu/minor/decode.cc -> .o
 [    LINK]  -> RISCV/systemc/dt/bit/lib.o.partial
 [ TRACING]  -> RISCV/debug/MinorExecute.hh
 [     CXX] RISCV/cpu/minor/dyn_inst.cc -> .o
 [ TRACING]  -> RISCV/debug/MinorInterrupt.hh
 [ TRACING]  -> RISCV/debug/MinorMem.hh
 [     CXX] RISCV/cpu/minor/execute.cc -> .o
 [    LINK]  -> RISCV/python/lib.o.partial
 [     CXX] RISCV/cpu/minor/fetch1.cc -> .o
 [     CXX] RISCV/cpu/minor/fetch2.cc -> .o
 [ TRACING]  -> RISCV/debug/MinorTiming.hh
 [     CXX] RISCV/cpu/minor/func_unit.cc -> .o
 [     CXX] RISCV/cpu/minor/lsq.cc -> .o
 [    LINK]  -> RISCV/mem/cache/lib.o.partial
 [     CXX] RISCV/cpu/minor/pipe_data.cc -> .o
 [     CXX] RISCV/cpu/minor/pipeline.cc -> .o
 [ TRACING]  -> RISCV/debug/MinorScoreboard.hh
 [     CXX] RISCV/cpu/minor/scoreboard.cc -> .o
 [     CXX] RISCV/cpu/minor/stats.cc -> .o
 [    SHCC] libelf/elf_begin.c -> .os
 [    SHCC] libelf/elf_cntl.c -> .os
 [    SHCC] libelf/elf_data.c -> .os
 [    SHCC] libelf/elf_end.c -> .os
 [    SHCC] libelf/elf_errmsg.c -> .os
 [    SHCC] libelf/elf_errno.c -> .os
 [    SHCC] libelf/elf_fill.c -> .os
 [    SHCC] libelf/elf_flag.c -> .os
 [    SHCC] libelf/elf_getarhdr.c -> .os
 [    SHCC] libelf/elf_getarsym.c -> .os
 [    SHCC] libelf/elf_getbase.c -> .os
 [    SHCC] libelf/elf_getident.c -> .os
 [    SHCC] libelf/elf_hash.c -> .os
 [    SHCC] libelf/elf_kind.c -> .os
 [    SHCC] libelf/elf_memory.c -> .os
 [    SHCC] libelf/elf_next.c -> .os
 [    SHCC] libelf/elf_phnum.c -> .os
 [    SHCC] libelf/elf_rand.c -> .os
 [    SHCC] libelf/elf_rawfile.c -> .os
 [    SHCC] libelf/elf_scn.c -> .os
 [    SHCC] libelf/elf_shnum.c -> .os
 [    SHCC] libelf/elf_shstrndx.c -> .os
 [    SHCC] libelf/elf_strptr.c -> .os
 [    SHCC] libelf/elf_update.c -> .os
 [    SHCC] libelf/elf_version.c -> .os
 [    SHCC] libelf/gelf_checksum.c -> .os
 [    SHCC] libelf/gelf_dyn.c -> .os
 [    SHCC] libelf/gelf_ehdr.c -> .os
 [    SHCC] libelf/gelf_fsize.c -> .os
 [    SHCC] libelf/gelf_getclass.c -> .os
 [    SHCC] libelf/gelf_phdr.c -> .os
 [    SHCC] libelf/gelf_rel.c -> .os
 [    SHCC] libelf/gelf_rela.c -> .os
 [    SHCC] libelf/gelf_shdr.c -> .os
 [    SHCC] libelf/gelf_sym.c -> .os
 [    SHCC] libelf/gelf_symshndx.c -> .os
 [    SHCC] libelf/gelf_xlate.c -> .os
 [    SHCC] libelf/libelf.c -> .os
 [    SHCC] libelf/libelf_align.c -> .os
 [    SHCC] libelf/libelf_allocate.c -> .os
 [    SHCC] libelf/libelf_ar.c -> .os
 [    SHCC] libelf/libelf_checksum.c -> .os
 [    SHCC] libelf/libelf_data.c -> .os
 [    SHCC] libelf/libelf_ehdr.c -> .os
 [    SHCC] libelf/libelf_extended.c -> .os
 [    SHCC] libelf/libelf_phdr.c -> .os
 [    SHCC] libelf/libelf_shdr.c -> .os
 [    SHCC] libelf/libelf_xlate.c -> .os
 [      M4] libelf/elf_types.m4, libelf_convert.m4 -> libelf_convert.c
 [    SHCC] libelf/libelf_convert.c -> .os
 [      M4] libelf/elf_types.m4, libelf_fsize.m4 -> libelf_fsize.c
 [    SHCC] libelf/libelf_fsize.c -> .os
 [      M4] libelf/elf_types.m4, libelf_msize.m4 -> libelf_msize.c
 [    SHCC] libelf/libelf_msize.c -> .os
 [    SHCC] fputils/fp64.c -> .os
 [      AR]  -> libelf/libelf.a
 [    SHCC] fputils/fp80.c -> .os
 [   SHCXX] iostream3/zfstream.cc -> .os
 [  RANLIB]  -> libelf/libelf.a
 [      AR]  -> fputils/libfputils.a
 [  RANLIB]  -> fputils/libfputils.a
 [   SHCXX] nomali/lib/gpu.cc -> .os
 [   SHCXX] nomali/lib/gpublock.cc -> .os
 [   SHCXX] nomali/lib/gpucontrol.cc -> .os
 [   SHCXX] nomali/lib/jobcontrol.cc -> .os
 [      AR]  -> iostream3/libiostream3.a
 [  RANLIB]  -> iostream3/libiostream3.a
 [   SHCXX] nomali/lib/jobslot.cc -> .os
 [   SHCXX] nomali/lib/mali_midgard.cc -> .os
 [   SHCXX] nomali/lib/mali_t6xx.cc -> .os
 [   SHCXX] nomali/lib/mali_t7xx.cc -> .os
 [   SHCXX] nomali/lib/addrspace.cc -> .os
 [   SHCXX] nomali/lib/mmu.cc -> .os
 [   SHCXX] nomali/lib/nomali_api.cc -> .os
 [   SHCXX] drampower/src/CommandAnalysis.cc -> .os
 [   SHCXX] drampower/src/MemArchitectureSpec.cc -> .os
 [      AR]  -> nomali/libnomali.a
 [  RANLIB]  -> nomali/libnomali.a
 [   SHCXX] drampower/src/MemCommand.cc -> .os
 [   SHCXX] drampower/src/MemPowerSpec.cc -> .os
 [   SHCXX] drampower/src/MemTimingSpec.cc -> .os
 [   SHCXX] drampower/src/MemoryPowerModel.cc -> .os
 [   SHCXX] drampower/src/MemorySpecification.cc -> .os
 [   SHCXX] drampower/src/Parameter.cc -> .os
 [   SHCXX] drampower/src/Parametrisable.cc -> .os
 [   SHCXX] drampower/src/libdrampower/LibDRAMPower.cc -> .os
 [   SHCXX] drampower/src/CAHelpers.cc -> .os
 [   SHCXX] drampower/src/CmdHandlers.cc -> .os
 [   SHCXX] drampower/src/MemBankWiseParams.cc -> .os
 [    SHCC] libfdt/fdt.c -> .os
 [    SHCC] libfdt/fdt_ro.c -> .os
 [    SHCC] libfdt/fdt_rw.c -> .os
 [    SHCC] libfdt/fdt_sw.c -> .os
 [    SHCC] libfdt/fdt_wip.c -> .os
 [    SHCC] libfdt/fdt_empty_tree.c -> .os
 [    SHCC] libfdt/fdt_strerror.c -> .os
 [      AR]  -> drampower/libdrampower.a
 [      AR]  -> libfdt/libfdt.a
 [  RANLIB]  -> drampower/libdrampower.a
 [  RANLIB]  -> libfdt/libfdt.a
 [    LINK]  -> RISCV/cpu/minor/lib.o.partial
 [     CXX] RISCV/base/date.cc -> .o
 [    LINK]  -> RISCV/gem5.opt
scons: done building targets.
*** Summary of Warnings ***
Warning: Your compiler doesn't support
         incremental linking and lto at the same
         time, so lto is being disabled. To force
         lto on anyway, use the --force-lto
         option. That will disable partial
         linking.
Warning: Header file <png.h> not found.
         This host has no libpng library.
         Disabling support for PNG framebuffers.

subject: Building a gem5 configuration script
description: gem5 consists of various simobjects such as Clock, Interrupt controller, Cache etc, which can be used to create a system. This simobjects are written in C++ 
description: To create a System we need to build a configuration script in python. So gem5 uses python to call the simObject and simObjects are written in C++ which makes its operational faster and customizable.
description: We will build a configuration system like this:
image: "./simpleconfig.png"
subtopic: Create a configuration script
description: Create a new file with py extension Ex. simple.py. I have created a new directory named myScripts under configs folder
description: Type in terminal 
code: mkdir configs/myScripts
gedit configs/myScripts/simple.py
step: Import m5 library
code: import m5
from m5.objects import *
step: Create a system object
description: We are selecting riscv system object
code: system = System()

step: Setup a clock domain
description: We will create a clock_domain system object and give default voltage with frequency of 1GHz 
code: system.clk_domain=SrcClockDomain()
system.clk_domain.clock = '1GHz'
system.clk_domain.voltage_domain=VoltageDomain()

step: Setup memory mode
description: We will memory of 512Mb operating in timing mode
code: system.mem_mode='timing'
system.mem_ranges= [AddrRange('512MB')]
step: Create a CPU
description: We are using the TimingSimpleCPU simObject. There are other CPU objects too such as AtomicSimple, O3, In-Order
code: system.cpu= TimingSimpleCPU()
step: Create a memory bus
description: create a memory bus for connection between CPU and memory controller
code: system.membus = SystemXBar()
step: Connect membus to CPU
description: We are connecting CPU to membus using icache and dcache port which will be used later to install cache simObject between them
code: system.cpu.icache_port=system.membus.slave
system.cpu.dcache_port=system.membus.slave 
step: Create an Interrupt controller
code: system.cpu.createInterruptController()
system.system_port=system.membus.slave
step: Create a memory controller
code: system.mem_ctrl = DDR3_1600_8x8()
system.mem_ctrl.range=system.mem_ranges[0]
system.mem_ctrl.port=system.membus.master
step: Create a process
description: Create a process and give command to process to denote which object file to run. Currently for 
this case we will be using test-progs named hello world. Add this process as workload to the system and create threads
code: process =Process() 
process.cmd=['tests/test-progs/hello/bin/riscv/linux/hello']
system.cpu.workload= process 
system.cpu.createThreads()
step: Create a root object and instantiate m5 object to run the simulation
code: root=Root(full_system=False, system=system)
m5.instantiate()
print("Beginning Simulation...")
exit_event=m5.simulate()
print("Exiting @ tick {} because {}".format(m5.curTick(),exit_event.getCause()))

subtopic: Run the script
description: To run the python script type this in command line in the gem5 directory
code: build/RISCV/gem5.opt configs/myScripts/simple.py

subtopic: Output
code: gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.0.0.2
gem5 compiled Jul 13 2020 00:13:37
gem5 started Jul 13 2020 03:46:35
gem5 executing on bthakar-PC, pid 30541
command line: build/RISCV/gem5.opt configs/pythonscripts/simple.py

<orphan System>
Global frequency set at 1000000000000 ticks per second
warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
0: system.remote_gdb: listening for remote gdb on port 7000
Beginning Simulation...
info: Entering event queue @ 0.  Starting simulation...
warn: readlink() called on '/proc/self/exe' may yield unexpected results in various settings.
      Returning '/home/bthakar/MyWork/gem5/tests/test-progs/hello/bin/riscv/linux/hello'
info: Increasing stack size by one page.
Hello world!
Exiting @ tick 446784000 because exiting with last active thread context

description: To download the code click 
link: "./simple.py">here

description: Go to m5out folder in to view the stats file of the process. It describes the readings of all the parameters used
scrollcode: 
---------- Begin Simulation Statistics ----------
final_tick                                  446784000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 323053                       # Simulator instruction rate (inst/s)
host_mem_usage                                 673296                       # Number of bytes of host memory used
host_op_rate                                   323284                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.02                       # Real time elapsed on the host
host_tick_rate                            24519996202                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        5862                       # Number of instructions simulated
sim_ops                                          5886                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000447                       # Number of seconds simulated
sim_ticks                                   446784000                       # Number of ticks simulated
system.cpu.Branches                              1298                       # Number of branches fetched
system.cpu.committedInsts                        5862                       # Number of instructions committed
system.cpu.committedOps                          5886                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           446784                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               446783.999000                       # Number of busy cycles
system.cpu.num_conditional_control_insts         1003                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   12                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         232                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                  5801                       # Number of integer alu accesses
system.cpu.num_int_insts                         5801                       # number of integer instructions
system.cpu.num_int_register_reads                7410                       # number of times the integer registers were read
system.cpu.num_int_register_writes               3624                       # number of times the integer registers were written
system.cpu.num_load_insts                        1112                       # Number of load instructions
system.cpu.num_mem_refs                          2190                       # number of memory refs
system.cpu.num_store_insts                       1078                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                    34      0.58%      0.58% # Class of executed instruction
system.cpu.op_class::IntAlu                      3668     62.19%     62.77% # Class of executed instruction
system.cpu.op_class::IntMult                        2      0.03%     62.80% # Class of executed instruction
system.cpu.op_class::IntDiv                         4      0.07%     62.87% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.87% # Class of executed instruction
system.cpu.op_class::MemRead                     1121     19.01%     81.88% # Class of executed instruction
system.cpu.op_class::MemWrite                    1057     17.92%     99.80% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%     99.80% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 12      0.20%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                       5898                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq                8133                       # Transaction distribution
system.membus.trans_dist::ReadResp               8141                       # Transaction distribution
system.membus.trans_dist::WriteReq               1058                       # Transaction distribution
system.membus.trans_dist::WriteResp              1058                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq             8                       # Transaction distribution
system.membus.trans_dist::StoreCondReq              8                       # Transaction distribution
system.membus.trans_dist::StoreCondResp             8                       # Transaction distribution
system.membus.trans_dist::SwapReq                   9                       # Transaction distribution
system.membus.trans_dist::SwapResp                  9                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port        14058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port         4374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port        28116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port        15635                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   43751                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9216                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9216    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9216                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10291000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3642750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy           15977500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    446784000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           28116                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7342                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               35458                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        28116                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          28116                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.cpu.data         8221                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             8221                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             7029                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1112                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 8141                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.cpu.data            1066                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1066                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           62929738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           16432997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               79362735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      62929738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          62929738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.cpu.data          18400390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              18400390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          62929738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          34833387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              97763125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      7029.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1108.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000399982500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             7                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             7                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                17170                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 105                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         8141                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1075                       # Number of write requests accepted
system.mem_ctrl.readBursts                       8141                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1075                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                    932                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                562                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                628                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                219                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1429                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                970                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1525                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1615                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                599                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                419                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                19                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                 4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                 3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 60                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 14                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 22                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 14                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.85                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      29307250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    39970000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                179194750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       3666.16                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 22416.16                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      7162                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       99                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  89.59                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 69.23                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                    140                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      1                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                   7171                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                    829                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                    19                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     1                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                    51                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  1004                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     7994                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          840                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     614.857143                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    415.454878                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    399.052499                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           141     16.79%     16.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           96     11.43%     28.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           51      6.07%     34.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           65      7.74%     42.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           59      7.02%     49.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           33      3.93%     52.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           23      2.74%     55.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           21      2.50%     58.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          351     41.79%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           840                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      860.571429                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     697.800484                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     517.616286                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-255            1     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            1     14.29%     28.57% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::640-703            1     14.29%     42.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-831            1     14.29%     57.14% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1216-1279            2     28.57%     85.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-1599            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              7                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              7                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  511616                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     9408                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     7168                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    35458                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  8257                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                       1145.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         16.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      79.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      18.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.07                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      8.95                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.13                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                      446658000                       # Total gap between requests
system.mem_ctrl.avgGap                       48465.49                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        28116                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data         6334                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.cpu.data          852                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 62929737.859905458987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 14176872.940839421004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.cpu.data 1906961.753330468433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         7029                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1112                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.cpu.data         1075                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    154384500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     24810250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.cpu.data   7351178000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     21963.94                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     22311.38                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.cpu.data   6838305.12                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     89.23                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy                763980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy                402270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy              7468440                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy               73080                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy          89008920                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy          96610560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy           229361730                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         513.361557                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE    249754750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT    182209250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               5269320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               2785530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             49608720                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy              511560                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         200264940                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy           2921280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy           296395830                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         663.398488                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE      5305750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT    426658250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    446784000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    446784000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    446784000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON    446784000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

description: view config.ini or config.json to view and verify the desired configuration
scrollcode: {
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "membus": {
            "point_of_coherency": true, 
            "system": "system", 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "max_routing_table_size": 512, 
            "forward_latency": 4, 
            "clk_domain": "system.clk_domain", 
            "max_outstanding_snoops": 512, 
            "point_of_unification": true, 
            "width": 16, 
            "master": {
                "peer": [
                    "system.mem_ctrl.port"
                ], 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "power_state": {
                "default_state": "UNDEFINED", 
                "name": "power_state", 
                "possible_states": [], 
                "clk_gate_min": 1000, 
                "clk_gate_bins": 20, 
                "eventq_index": 0, 
                "clk_gate_max": 1000000000000, 
                "cxx_class": "PowerState", 
                "path": "system.membus.power_state", 
                "type": "PowerState", 
                "leaders": []
            }, 
            "eventq_index": 0, 
            "type": "CoherentXBar", 
            "frontend_latency": 3, 
            "slave": {
                "peer": [
                    "system.cpu.icache_port", 
                    "system.cpu.dcache_port", 
                    "system.system_port"
                ], 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.membus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 1
            }, 
            "power_model": [], 
            "path": "system.membus", 
            "snoop_response_latency": 4, 
            "name": "membus", 
            "use_default_range": false
        }, 
        "mmap_using_noreserve": false, 
        "redirect_paths": [], 
        "symbolfile": "", 
        "thermal_components": [], 
        "thermal_model": null, 
        "cxx_class": "System", 
        "work_begin_exit_count": 0, 
        "work_end_ckpt_count": 0, 
        "memories": [
            "system.mem_ctrl"
        ], 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": {
                "name": "voltage_domain", 
                "eventq_index": 0, 
                "voltage": [
                    1.0
                ], 
                "cxx_class": "VoltageDomain", 
                "path": "system.clk_domain.voltage_domain", 
                "type": "VoltageDomain"
            }, 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:536870912"
        ], 
        "exit_on_work_items": false, 
        "eventq_index": 0, 
        "m5ops_base": 0, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "System", 
        "cache_line_size": 64, 
        "mem_ctrl": {
            "tBURST_MAX": 5000, 
            "dll": true, 
            "tBURST_MIN": 5000, 
            "max_accesses_per_row": 16, 
            "power_state": {
                "default_state": "UNDEFINED", 
                "name": "power_state", 
                "possible_states": [], 
                "clk_gate_min": 1000, 
                "clk_gate_bins": 20, 
                "eventq_index": 0, 
                "clk_gate_max": 1000000000000, 
                "cxx_class": "PowerState", 
                "path": "system.mem_ctrl.power_state", 
                "type": "PowerState", 
                "leaders": []
            }, 
            "IDD62": 0.0, 
            "tCCD_L": 0, 
            "IDD2P1": 0.032, 
            "IDD2P0": 0.0, 
            "IDD4W2": 0.0, 
            "tCS": 2500, 
            "power_model": [], 
            "qos_priority_escalation": false, 
            "tCL": 13750, 
            "tCK": 1250, 
            "tBURST": 5000, 
            "image_file": "", 
            "IDD3P0": 0.0, 
            "IDD3P1": 0.038, 
            "name": "mem_ctrl", 
            "device_size": 536870912, 
            "tREFI": 7800000, 
            "qos_policy": null, 
            "tXPDLL": 0, 
            "tRFC": 260000, 
            "qos_priorities": 1, 
            "IDD52": 0.0, 
            "write_low_thresh_perc": 50, 
            "write_buffer_size": 64, 
            "VDD": 1.5, 
            "write_high_thresh_perc": 85, 
            "IDD2N2": 0.0, 
            "port": {
                "peer": "system.membus.master[0]", 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "IDD4R": 0.157, 
            "IDD4W": 0.125, 
            "tWR": 15000, 
            "banks_per_rank": 8, 
            "tXAW": 30000, 
            "qos_masters": [
                "", 
                "", 
                "", 
                "", 
                "", 
                "", 
                "", 
                "", 
                "", 
                "", 
                "", 
                "", 
                "", 
                "", 
                "", 
                ""
            ], 
            "ranks_per_channel": 2, 
            "qos_q_policy": "fifo", 
            "tRAS": 35000, 
            "static_frontend_latency": 10000, 
            "devices_per_rank": 8, 
            "tWTR_L": 7500, 
            "range": "0:536870912", 
            "mem_sched_policy": "frfcfs", 
            "IDD2P12": 0.0, 
            "device_rowbuffer_size": 1024, 
            "activation_limit": 4, 
            "tWTR": 7500, 
            "enable_dram_powerdown": false, 
            "qos_syncro_scheduler": false, 
            "path": "system.mem_ctrl", 
            "bank_groups_per_rank": 0, 
            "tPPD": 0, 
            "IDD2N": 0.032, 
            "qos_turnaround_policy": null, 
            "in_addr_map": true, 
            "tRTW": 2500, 
            "burst_length": 8, 
            "tRTP": 7500, 
            "eventq_index": 0, 
            "IDD2P02": 0.0, 
            "addr_mapping": "RoRaBaCoCh", 
            "type": "DRAMCtrl", 
            "IDD3P02": 0.0, 
            "tAAD": 1250, 
            "static_backend_latency": 10000, 
            "beats_per_clock": 2, 
            "conf_table_reported": true, 
            "tXS": 270000, 
            "tXP": 6000, 
            "IDD3N": 0.038, 
            "tCCD_L_WR": 0, 
            "kvm_map": true, 
            "VDD2": 0.0, 
            "data_clock_sync": false, 
            "IDD3P12": 0.0, 
            "IDD3N2": 0.0, 
            "two_cycle_activate": false, 
            "device_bus_width": 8, 
            "cxx_class": "DRAMCtrl", 
            "null": false, 
            "tRRD_L": 0, 
            "tRRD": 6000, 
            "clk_domain": "system.clk_domain", 
            "IDD6": 0.02, 
            "IDD5": 0.23500000000000001, 
            "tRCD": 13750, 
            "IDD0": 0.055, 
            "min_writes_per_switch": 16, 
            "IDD02": 0.0, 
            "page_policy": "open_adaptive", 
            "read_buffer_size": 32, 
            "IDD4R2": 0.0, 
            "tXSDLL": 0, 
            "tRP": 13750
        }, 
        "workload": null, 
        "work_cpus_ckpt_count": 0, 
        "readfile": "", 
        "path": "system", 
        "mem_mode": "timing", 
        "name": "system", 
        "init_param": 0, 
        "system_port": {
            "peer": "system.membus.slave[2]", 
            "is_source": "True", 
            "role": "GEM5 REQUESTER"
        }, 
        "cpu": {
            "do_statistics_insts": true, 
            "numThreads": 1, 
            "itb": {
                "name": "itb", 
                "eventq_index": 0, 
                "cxx_class": "RiscvISA::TLB", 
                "walker": {
                    "name": "walker", 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "system": "system", 
                    "eventq_index": 0, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.cpu.itb.walker.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "cxx_class": "RiscvISA::Walker", 
                    "path": "system.cpu.itb.walker", 
                    "type": "RiscvPagetableWalker", 
                    "num_squash_per_cycle": 4
                }, 
                "path": "system.cpu.itb", 
                "type": "RiscvTLB", 
                "size": 64
            }, 
            "power_gating_on_idle": false, 
            "function_trace": false, 
            "do_checkpoint_insts": true, 
            "cxx_class": "TimingSimpleCPU", 
            "system": "system", 
            "clk_domain": "system.clk_domain", 
            "function_trace_start": 0, 
            "cpu_id": -1, 
            "checker": null, 
            "eventq_index": 0, 
            "power_state": {
                "default_state": "UNDEFINED", 
                "name": "power_state", 
                "possible_states": [
                    "ON", 
                    "CLK_GATED", 
                    "OFF"
                ], 
                "clk_gate_min": 1000, 
                "clk_gate_bins": 20, 
                "eventq_index": 0, 
                "clk_gate_max": 1000000000000, 
                "cxx_class": "PowerState", 
                "path": "system.cpu.power_state", 
                "type": "PowerState", 
                "leaders": []
            }, 
            "do_quiesce": true, 
            "type": "TimingSimpleCPU", 
            "profile": 0, 
            "icache_port": {
                "peer": "system.membus.slave[0]", 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "syscallRetryLatency": 10000, 
            "interrupts": [
                {
                    "eventq_index": 0, 
                    "path": "system.cpu.interrupts", 
                    "type": "RiscvInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "RiscvISA::Interrupts"
                }
            ], 
            "dcache_port": {
                "peer": "system.membus.slave[1]", 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "socket_id": 0, 
            "power_model": [], 
            "max_insts_all_threads": 0, 
            "path": "system.cpu", 
            "pwr_gating_latency": 300, 
            "switched_out": false, 
            "workload": [
                {
                    "uid": 100, 
                    "pid": 100, 
                    "kvmInSE": false, 
                    "cxx_class": "Process", 
                    "executable": "", 
                    "drivers": [], 
                    "system": "system", 
                    "gid": 100, 
                    "eventq_index": 0, 
                    "env": [], 
                    "maxStackSize": 67108864, 
                    "ppid": 0, 
                    "type": "Process", 
                    "cwd": "/home/bthakar/MyWork/gem5", 
                    "pgid": 100, 
                    "simpoint": 0, 
                    "euid": 100, 
                    "input": "cin", 
                    "path": "system.cpu.workload", 
                    "name": "workload", 
                    "cmd": [
                        "tests/test-progs/hello/bin/riscv/linux/hello"
                    ], 
                    "errout": "cerr", 
                    "useArchPT": false, 
                    "egid": 100, 
                    "release": "5.1.0", 
                    "output": "cout"
                }
            ], 
            "name": "cpu", 
            "wait_for_remote_gdb": false, 
            "dtb": {
                "name": "dtb", 
                "eventq_index": 0, 
                "cxx_class": "RiscvISA::TLB", 
                "walker": {
                    "name": "walker", 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "system": "system", 
                    "eventq_index": 0, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.cpu.dtb.walker.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "cxx_class": "RiscvISA::Walker", 
                    "path": "system.cpu.dtb.walker", 
                    "type": "RiscvPagetableWalker", 
                    "num_squash_per_cycle": 4
                }, 
                "path": "system.cpu.dtb", 
                "type": "RiscvTLB", 
                "size": 64
            }, 
            "simpoint_start_insts": [], 
            "max_insts_any_thread": 0, 
            "progress_interval": 0, 
            "branchPred": null, 
            "isa": [
                {
                    "eventq_index": 0, 
                    "path": "system.cpu.isa", 
                    "type": "RiscvISA", 
                    "name": "isa", 
                    "cxx_class": "RiscvISA::ISA"
                }
            ], 
            "tracer": {
                "eventq_index": 0, 
                "path": "system.cpu.tracer", 
                "type": "ExeTracer", 
                "name": "tracer", 
                "cxx_class": "Trace::ExeTracer"
            }
        }, 
        "multi_thread": false, 
        "num_work_ids": 16, 
        "work_item_id": -1, 
        "work_begin_cpu_id_exit": -1
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}

subject: Run Custom source code in gem5
description: In this tutorial we will import a custom source code and use it as simulation for gem5. We are using a C source code to print the arguments one by one
step: prepare C or C++ code
code: #include <stdio.h>

int main(int argc, char **argv) {
    size_t i;
    for (i = 1; i < (size_t)argc; ++i)
        printf("%s\n", argv[i]);
    return 0;
}

step: Compile the code using gcc with static linking
code: gcc -O0 -ggdb3 -std=c99 -static -o wordPrint wordPrint.c

step: Point the process workload in the configuration with the location of custom source code
step: Run the configuration script
code: build/RISCV/gem5.opt \
  configs/myScripts/simple.py \
  -o 'asdf qwer' 

description: here arguments are given using -o flag
step: Output
code: gem5 version 20.0.0.2
gem5 compiled June 19 2020 00:13:37
gem5 started June 19 2020 01:11:43
gem5 executing on bthakar-PC, pid 24941
command line: build/RISCV/gem5.opt configs/pythonscripts/simple.py

<orphan System>
Global frequency set at 1000000000000 ticks per second
warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
Beginning Simulation...
info: Entering event queue @ 0.  Starting simulation...
warn: readlink() called on '/proc/self/exe' may yield unexpected results in various settings.
      Returning '/home/bthakar/MyWork/gem5/configs/myPrograms/wordPrint'
info: Increasing stack size by one page.
asdf
qwer
Exiting @ tick 446784000 because exiting with last active thread context
Memory Usage: 670884 KBytes


subject: Visualize gem5 configuration
description: This tutorial is for converting your configuration script into image to develop a visualization and verification
of desired model. We will create the pictorial model of the configuration script we prepared in the last time. To watch the previous tutorial and script. Click
link: ./gemconfig.html>here
step: Download pydot python package and graphviz software
description: To download pydot package
code: sudo apt-get install python-pip
pip install pydot
description: To download graphviz package
code: sudo apt-get install graphviz
step: Rebuild the system
code: scons build/RISCV/gem5.opt -j 9
step: Run the configuration script
code: build/RISCV/gem5.opt configs/myScripts/simple.py
step: Output
description goto m5out folder you will see a config.dot file. Convert dot file into png file
code: cd m5out
dot -Tpng -o config.png config.dot
description: image file will be generated for configuration script
image: "./simpleconfig.png"