==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcau25p-sfvb784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcau25p-sfvb784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 213.746 MB.
INFO: [HLS 200-10] Analyzing design file 'multMatriz.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.76 seconds; current allocated memory: 213.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'linha_loop' is marked as complete unroll implied by the pipeline pragma (multMatriz.c:25:17)
INFO: [HLS 214-291] Loop 'coluna_loop' is marked as complete unroll implied by the pipeline pragma (multMatriz.c:28:22)
INFO: [HLS 214-291] Loop 'produto_loop' is marked as complete unroll implied by the pipeline pragma (multMatriz.c:33:27)
INFO: [HLS 214-186] Unrolling loop 'linha_loop' (multMatriz.c:25:17) in function 'matrix_mult_3x3' completely with a factor of 3 (multMatriz.c:11:0)
INFO: [HLS 214-186] Unrolling loop 'coluna_loop' (multMatriz.c:28:22) in function 'matrix_mult_3x3' completely with a factor of 3 (multMatriz.c:11:0)
INFO: [HLS 214-186] Unrolling loop 'produto_loop' (multMatriz.c:33:27) in function 'matrix_mult_3x3' completely with a factor of 3 (multMatriz.c:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.79 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.41 seconds; current allocated memory: 214.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 215.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 215.535 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 236.297 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'R' (multMatriz.c:38:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 236.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult_3x3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'matrix_mult_3x3'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_mult_3x3' (function 'matrix_mult_3x3'): Unable to schedule 'load' operation ('A_load_1', multMatriz.c:35) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_mult_3x3' (function 'matrix_mult_3x3'): Unable to schedule 'load' operation ('A_load', multMatriz.c:35) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_mult_3x3' (function 'matrix_mult_3x3'): Unable to schedule 'load' operation ('A_load_7', multMatriz.c:35) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_mult_3x3' (function 'matrix_mult_3x3'): Unable to schedule 'load' operation ('B_load_3', multMatriz.c:35) on array 'B' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'B'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 11, function 'matrix_mult_3x3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 236.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 236.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/A' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/B' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/R' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mult_3x3' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mult_3x3' pipeline 'matrix_mult_3x3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcau25p-sfvb784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcau25p-sfvb784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.03 seconds; current allocated memory: 213.746 MB.
INFO: [HLS 200-10] Analyzing design file 'multMatriz.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.39 seconds. CPU system time: 0.39 seconds. Elapsed time: 0.79 seconds; current allocated memory: 213.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'linha_loop' is marked as complete unroll implied by the pipeline pragma (multMatriz.c:25:17)
INFO: [HLS 214-291] Loop 'coluna_loop' is marked as complete unroll implied by the pipeline pragma (multMatriz.c:28:22)
INFO: [HLS 214-291] Loop 'produto_loop' is marked as complete unroll implied by the pipeline pragma (multMatriz.c:33:27)
INFO: [HLS 214-186] Unrolling loop 'linha_loop' (multMatriz.c:25:17) in function 'matrix_mult_3x3' completely with a factor of 3 (multMatriz.c:11:0)
INFO: [HLS 214-186] Unrolling loop 'coluna_loop' (multMatriz.c:28:22) in function 'matrix_mult_3x3' completely with a factor of 3 (multMatriz.c:11:0)
INFO: [HLS 214-186] Unrolling loop 'produto_loop' (multMatriz.c:33:27) in function 'matrix_mult_3x3' completely with a factor of 3 (multMatriz.c:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.95 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.61 seconds; current allocated memory: 214.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 215.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 215.535 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 236.543 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'R' (multMatriz.c:38:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 236.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult_3x3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'matrix_mult_3x3'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_mult_3x3' (function 'matrix_mult_3x3'): Unable to schedule 'load' operation ('A_load', multMatriz.c:35) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_mult_3x3' (function 'matrix_mult_3x3'): Unable to schedule 'load' operation ('A_load_7', multMatriz.c:35) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_mult_3x3' (function 'matrix_mult_3x3'): Unable to schedule 'load' operation ('B_load_3', multMatriz.c:35) on array 'B' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'B'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 5, Depth = 11, function 'matrix_mult_3x3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 236.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 236.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/A' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/B' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/R' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mult_3x3' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mult_3x3' pipeline 'matrix_mult_3x3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult_3x3/A_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult_3x3/A_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult_3x3/A_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult_3x3/A_Din_B' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcau25p-sfvb784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcau25p-sfvb784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 213.746 MB.
INFO: [HLS 200-10] Analyzing design file 'multMatriz.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.41 seconds. Elapsed time: 0.83 seconds; current allocated memory: 213.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'linha_loop' is marked as complete unroll implied by the pipeline pragma (multMatriz.c:25:17)
INFO: [HLS 214-291] Loop 'coluna_loop' is marked as complete unroll implied by the pipeline pragma (multMatriz.c:28:22)
INFO: [HLS 214-291] Loop 'produto_loop' is marked as complete unroll implied by the pipeline pragma (multMatriz.c:33:27)
INFO: [HLS 214-186] Unrolling loop 'linha_loop' (multMatriz.c:25:17) in function 'matrix_mult_3x3' completely with a factor of 3 (multMatriz.c:11:0)
INFO: [HLS 214-186] Unrolling loop 'coluna_loop' (multMatriz.c:28:22) in function 'matrix_mult_3x3' completely with a factor of 3 (multMatriz.c:11:0)
INFO: [HLS 214-186] Unrolling loop 'produto_loop' (multMatriz.c:33:27) in function 'matrix_mult_3x3' completely with a factor of 3 (multMatriz.c:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.92 seconds. CPU system time: 0.62 seconds. Elapsed time: 6.55 seconds; current allocated memory: 214.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 215.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 215.543 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 236.297 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'R' (multMatriz.c:38:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 236.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult_3x3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'matrix_mult_3x3'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_mult_3x3' (function 'matrix_mult_3x3'): Unable to schedule 'load' operation ('A_load_7', multMatriz.c:35) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
WARNING: [HLS 200-885] The II Violation in module 'matrix_mult_3x3' (function 'matrix_mult_3x3'): Unable to schedule 'load' operation ('B_load_3', multMatriz.c:35) on array 'B' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'B'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 5, Depth = 11, function 'matrix_mult_3x3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 236.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 236.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/A' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/B' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/R' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mult_3x3' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mult_3x3' pipeline 'matrix_mult_3x3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult_3x3/A_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult_3x3/A_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult_3x3/A_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult_3x3/A_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult_3x3/B_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult_3x3/B_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mult_3x3/B_WEN_B' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcau25p-sfvb784-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcau25p-sfvb784-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 213.746 MB.
INFO: [HLS 200-10] Analyzing design file 'multMatriz.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.32 seconds. CPU system time: 0.43 seconds. Elapsed time: 0.76 seconds; current allocated memory: 213.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (multMatriz.c:11:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (multMatriz.c:11:0)
INFO: [HLS 214-248] Applying array_partition to 'R': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (multMatriz.c:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.74 seconds. CPU system time: 0.52 seconds. Elapsed time: 6.31 seconds; current allocated memory: 214.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 215.434 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 215.512 MB.
INFO: [XFORM 203-510] Pipelining loop 'coluna_loop' (multMatriz.c:29) in function 'matrix_mult_3x3' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'coluna_loop' (multMatriz.c:29) in function 'matrix_mult_3x3' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'produto_loop' (multMatriz.c:29) in function 'matrix_mult_3x3' completely with a factor of 3.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 237.266 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'linha_loop' (multMatriz.c:32:26) in function 'matrix_mult_3x3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 237.266 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult_3x3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln40_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln40_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'linha_loop_coluna_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'linha_loop_coluna_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 237.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 237.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult_3x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/A_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/A_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/A_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/A_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/A_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/A_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/A_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/A_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/A_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/B_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/B_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/B_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/B_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/B_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/B_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/B_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/B_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/B_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/R_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/R_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/R_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/R_1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/R_1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/R_1_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/R_2_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/R_2_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult_3x3/R_2_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mult_3x3' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mult_3x3' pipeline 'linha_loop_coluna_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_16ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mult_3x3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 237.266 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 237.266 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 243.035 MB.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
