# ğŸ‰ ç·¨è­¯å™¨è‡ªå‹•åŒ– - ç•¶å‰é€²å±•

## âœ… å·²å®Œæˆ

### 1. å®Œæ•´çš„è¨˜æ†¶é«”æ“ä½œæ”¯æ´

- âœ… `getelementptr` â†’ åœ°å€è¨ˆç®— (MOV + IMUL + IADD)
- âœ… `load` â†’ LDX æŒ‡ä»¤
- âœ… `store` â†’ STX æŒ‡ä»¤
- âœ… Assembly æ ¼å¼æ­£ç¢ºç”Ÿæˆ

### 2. ç”Ÿæˆçš„ Assembly

```assembly
S2R R0, SR_2              ; laneId() -> R0
MOV R3, 4                 ; R3 = 4
IMUL R4, R0, R3           ; R4 = index * 4
IADD R1, R2, R4           ; R1 = base + offset
MOV R6, 0                 ; Zero offset
LDX R5, R1, R6            ; R5 = Mem[R1]      â† æ­£ç¢ºï¼
...
STX R11, R13, R10         ; Mem[R11] = R10    â† æ­£ç¢ºï¼
EXIT
```

## ğŸš§ å‰©é¤˜å•é¡Œ

### å‡½æ•¸åƒæ•¸æœªåˆå§‹åŒ–

**å•é¡Œ**: å‡½æ•¸åƒæ•¸ (ptr %0, ptr %1, ptr %2) è¢«åˆ†é…åˆ°æš«å­˜å™¨ R2, R8, R12ï¼Œä½†é€™äº›æš«å­˜å™¨æ²’æœ‰è¢«åˆå§‹åŒ–ç‚º VRAM åœ°å€ã€‚

**LLVM IR**:

```llvm
define void @_Z9vectorAddPiS_S_(ptr %0, ptr %1, ptr %2) {
    ; %0 = A (æ‡‰è©²æ˜¯ 0)
    ; %1 = B (æ‡‰è©²æ˜¯ 32)
    ; %2 = C (æ‡‰è©²æ˜¯ 64)
}
```

**ç•¶å‰ç”Ÿæˆ**:

```assembly
; R2 = %0 (æœªåˆå§‹åŒ–ï¼æ‡‰è©²æ˜¯ 0)
; R8 = %1 (æœªåˆå§‹åŒ–ï¼æ‡‰è©²æ˜¯ 32)
; R12 = %2 (æœªåˆå§‹åŒ–ï¼æ‡‰è©²æ˜¯ 64)
```

**éœ€è¦**:

```assembly
MOV R2, 0    ; %0 (A base address)
MOV R8, 32   ; %1 (B base address)
MOV R12, 64  ; %2 (C base address)
; ç„¶å¾Œæ‰æ˜¯å…¶ä»–æŒ‡ä»¤...
```

## ğŸ¯ è§£æ±ºæ–¹æ¡ˆ

### æ–¹æ¡ˆ 1: Kernel Wrapper (æ¨è–¦)

åœ¨æ¸¬è©¦ä¸­æä¾›è¨˜æ†¶é«”å¸ƒå±€è³‡è¨Šï¼š

```python
# __test__/test_load_kernel.py

# Define memory layout
VRAM_LAYOUT = {
    'A': 0,      # 0x00
    'B': 32,     # 0x20
    'C': 64,     # 0x40
}

# Setupåˆå§‹åŒ–åƒæ•¸æš«å­˜å™¨
def setup_kernel_params(conn, layout):
    """Initialize function parameter registers"""
    # This would be done via special commands
    # or by modifying the compiled assembly
    pass
```

### æ–¹æ¡ˆ 2: ä¿®æ”¹ç·¨è­¯å™¨æ·»åŠ  Prologue

åœ¨ç·¨è­¯å™¨ä¸­æª¢æ¸¬å‡½æ•¸åƒæ•¸ä¸¦æ·»åŠ åˆå§‹åŒ–ä»£ç¢¼ï¼š

```python
# In mcc.py compile_function()
def add_function_prologue(params, memory_layout):
    """
    Add prologue to initialize function parameters

    For kernel(int* A, int* B, int* C):
      MOV R_param0, 0     ; A at 0x00
      MOV R_param1, 32    ; B at 0x20
      MOV R_param2, 64    ; C at 0x40
    """
    prologue = []
    for i, param in enumerate(params):
        reg = allocator.get(param)
        addr = memory_layout.get(i, 0)
        prologue.append(
            MicroCUDAInstruction("MOV", reg, None, None, addr)
        )
    return prologue
```

### æ–¹æ¡ˆ 3: ä½¿ç”¨æ¨™æº–è¨˜æ†¶é«”å¸ƒå±€

å‡è¨­å›ºå®šçš„è¨˜æ†¶é«”å¸ƒå±€ï¼š

- åƒæ•¸ 0: VRAM[0x00]
- åƒæ•¸ 1: VRAM[0x20] (32)
- åƒæ•¸ 2: VRAM[0x40] (64)
- ...

## ğŸ”„ è‡¨æ™‚è§£æ±ºæ–¹æ¡ˆ

ç•¶å‰å¯ä»¥ä½¿ç”¨æ‰‹å‹• Assemblyï¼ˆå®Œå…¨å·¥ä½œï¼‰ï¼š

```bash
# ä½¿ç”¨æ‰‹å‹• assemblyï¼ˆ100% å¯ç”¨ï¼‰
python __test__/test_vector_add_manual.py
âœ… SUCCESS! All results match!

# ä½¿ç”¨è‡ªå‹•ç·¨è­¯ï¼ˆéœ€è¦åƒæ•¸åˆå§‹åŒ–ï¼‰
python __test__/test_load_kernel.py
âš ï¸ éœ€è¦æ·»åŠ åƒæ•¸åˆå§‹åŒ–
```

## ğŸ“Š å°æ¯”

| ç‰¹æ€§       | æ‰‹å‹• Assembly | è‡ªå‹•ç·¨è­¯                |
| ---------- | ------------- | ----------------------- |
| ç·¨è­¯       | âŒ æ‰‹å¯« code  | âœ… è‡ªå‹•ç”Ÿæˆ             |
| è¨˜æ†¶é«”æ“ä½œ | âœ… LDX/STX    | âœ… LDX/STX              |
| åƒæ•¸è™•ç†   | âœ… æ‰‹å‹•åˆå§‹åŒ– | ğŸš§ éœ€è¦å¯¦ç¾             |
| åŸ·è¡Œçµæœ   | âœ… æ­£ç¢º       | âš ï¸ å…¨ 0ï¼ˆåƒæ•¸æœªåˆå§‹åŒ–ï¼‰ |

## ğŸš€ ä¸‹ä¸€æ­¥

1. **å¯¦ç¾åƒæ•¸åˆå§‹åŒ–** (å„ªå…ˆ)

   - æ–¹æ¡ˆ A: ç·¨è­¯æ™‚å‡è¨­å›ºå®šå¸ƒå±€
   - æ–¹æ¡ˆ B: å¾æ¸¬è©¦è…³æœ¬å‚³éå¸ƒå±€è³‡è¨Š

2. **æ¸¬è©¦è‡ªå‹•ç·¨è­¯æµç¨‹**

   ```bash
   python __test__/test_load_kernel.py
   # æœŸæœ›: âœ… SUCCESS!
   ```

3. **å®Œå–„æ›´å¤š kernel**
   - Conv1D
   - Matrix operations
   - Reduction

---

**ç‰ˆæœ¬**: 0.3.0  
**ç‹€æ…‹**: è¨˜æ†¶é«”æ“ä½œ âœ… | åƒæ•¸åˆå§‹åŒ– ğŸš§  
**æ›´æ–°**: 2025-12-13
