Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 07b9b23fb03442d9a2be1c7d9e9305ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder4bit_tb_behav xil_defaultlib.adder4bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.adder1bit [adder1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder4bit [adder4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.adder4bit_tb
Built simulation snapshot adder4bit_tb_behav
