{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 19:57:10 2013 " "Info: Processing started: Tue Jun 04 19:57:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Generador_seniales -c Generador_seniales " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Generador_seniales -c Generador_seniales" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "valorAmplitud\[0\] " "Warning: Node \"valorAmplitud\[0\]\" is a latch" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "valorAmplitud\[1\] " "Warning: Node \"valorAmplitud\[1\]\" is a latch" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "valorAmplitud\[2\] " "Warning: Node \"valorAmplitud\[2\]\" is a latch" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "valorAmplitud\[3\] " "Warning: Node \"valorAmplitud\[3\]\" is a latch" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "valorAmplitud\[4\] " "Warning: Node \"valorAmplitud\[4\]\" is a latch" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "valorAmplitud\[5\] " "Warning: Node \"valorAmplitud\[5\]\" is a latch" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "valorAmplitud\[6\] " "Warning: Node \"valorAmplitud\[6\]\" is a latch" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "valorAmplitud\[7\] " "Warning: Node \"valorAmplitud\[7\]\" is a latch" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\seleccionFrecuencia:maximoPulsos\[4\] " "Warning: Node \"\\seleccionFrecuencia:maximoPulsos\[4\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\seleccionFrecuencia:maximoPulsos\[3\] " "Warning: Node \"\\seleccionFrecuencia:maximoPulsos\[3\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\seleccionFrecuencia:maximoPulsos\[1\] " "Warning: Node \"\\seleccionFrecuencia:maximoPulsos\[1\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\seleccionFrecuencia:maximoPulsos\[8\] " "Warning: Node \"\\seleccionFrecuencia:maximoPulsos\[8\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\seleccionFrecuencia:maximoPulsos\[7\] " "Warning: Node \"\\seleccionFrecuencia:maximoPulsos\[7\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "\\seleccionFrecuencia:maximoPulsos\[2\] " "Warning: Node \"\\seleccionFrecuencia:maximoPulsos\[2\]\" is a latch" {  } {  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "reloj " "Info: Assuming node \"reloj\" is an undefined clock" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 15 -1 0 } } { "c:/fpga/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/fpga/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "reloj" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "amplitud\[0\] " "Info: Assuming node \"amplitud\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "amplitud\[1\] " "Info: Assuming node \"amplitud\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal4~0 " "Info: Detected gated clock \"Equal4~0\" as buffer" {  } { { "c:/fpga/altera/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/fpga/altera/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/fpga/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/fpga/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "valorAmplitud\[5\]~14 " "Info: Detected gated clock \"valorAmplitud\[5\]~14\" as buffer" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } } { "c:/fpga/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/fpga/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "valorAmplitud\[5\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frecuenciaMuestreo " "Info: Detected ripple clock \"frecuenciaMuestreo\" as buffer" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 37 -1 0 } } { "c:/fpga/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/fpga/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "frecuenciaMuestreo" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reloj register \\seleccionFormaOnda:i\[0\] register \\seleccionFormaOnda:i\[7\] 27.47 MHz 36.4 ns Internal " "Info: Clock \"reloj\" has Internal fmax of 27.47 MHz between source register \"\\seleccionFormaOnda:i\[0\]\" and destination register \"\\seleccionFormaOnda:i\[7\]\" (period= 36.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.400 ns + Longest register register " "Info: + Longest register to register delay is 32.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\seleccionFormaOnda:i\[0\] 1 REG LC1_C17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C17; Fanout = 8; REG Node = '\\seleccionFormaOnda:i\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { \seleccionFormaOnda:i[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.000 ns) 5.000 ns LessThan0~9 2 COMB LC7_C16 1 " "Info: 2: + IC(3.000 ns) + CELL(2.000 ns) = 5.000 ns; Loc. = LC7_C16; Fanout = 1; COMB Node = 'LessThan0~9'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { \seleccionFormaOnda:i[0] LessThan0~9 } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.000 ns LessThan0~6 3 COMB LC8_C16 3 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 7.000 ns; Loc. = LC8_C16; Fanout = 3; COMB Node = 'LessThan0~6'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { LessThan0~9 LessThan0~6 } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 11.200 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~COUT 4 COMB LC1_C15 2 " "Info: 4: + IC(2.800 ns) + CELL(1.400 ns) = 11.200 ns; Loc. = LC1_C15; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { LessThan0~6 lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.500 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 5 COMB LC2_C15 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 11.500 ns; Loc. = LC2_C15; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.800 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 6 COMB LC3_C15 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 11.800 ns; Loc. = LC3_C15; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.100 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 7 COMB LC4_C15 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 12.100 ns; Loc. = LC4_C15; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.400 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 8 COMB LC5_C15 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 12.400 ns; Loc. = LC5_C15; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.700 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 9 COMB LC6_C15 2 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 12.700 ns; Loc. = LC6_C15; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 13.000 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 10 COMB LC7_C15 1 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 13.000 ns; Loc. = LC7_C15; Fanout = 1; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 14.200 ns lpm_add_sub:Add1\|addcore:adder\|unreg_res_node\[7\] 11 COMB LC8_C15 1 " "Info: 11: + IC(0.000 ns) + CELL(1.200 ns) = 14.200 ns; Loc. = LC8_C15; Fanout = 1; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|unreg_res_node\[7\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add1|addcore:adder|unreg_res_node[7] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 19.600 ns valorFormaOnda~47 12 COMB LC7_C14 2 " "Info: 12: + IC(2.700 ns) + CELL(2.700 ns) = 19.600 ns; Loc. = LC7_C14; Fanout = 2; COMB Node = 'valorFormaOnda~47'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_add_sub:Add1|addcore:adder|unreg_res_node[7] valorFormaOnda~47 } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 22.500 ns i~48 13 COMB LC1_C14 2 " "Info: 13: + IC(0.500 ns) + CELL(2.400 ns) = 22.500 ns; Loc. = LC1_C14; Fanout = 2; COMB Node = 'i~48'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { valorFormaOnda~47 i~48 } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 27.600 ns lpm_add_sub:Add3\|addcore:adder\|unreg_res_node\[7\] 14 COMB LC8_C13 2 " "Info: 14: + IC(2.700 ns) + CELL(2.400 ns) = 27.600 ns; Loc. = LC8_C13; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|unreg_res_node\[7\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { i~48 lpm_add_sub:Add3|addcore:adder|unreg_res_node[7] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 32.400 ns \\seleccionFormaOnda:i\[7\] 15 REG LC2_C14 5 " "Info: 15: + IC(2.800 ns) + CELL(2.000 ns) = 32.400 ns; Loc. = LC2_C14; Fanout = 5; REG Node = '\\seleccionFormaOnda:i\[7\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { lpm_add_sub:Add3|addcore:adder|unreg_res_node[7] \seleccionFormaOnda:i[7] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.900 ns ( 55.25 % ) " "Info: Total cell delay = 17.900 ns ( 55.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.500 ns ( 44.75 % ) " "Info: Total interconnect delay = 14.500 ns ( 44.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "32.400 ns" { \seleccionFormaOnda:i[0] LessThan0~9 LessThan0~6 lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add1|addcore:adder|unreg_res_node[7] valorFormaOnda~47 i~48 lpm_add_sub:Add3|addcore:adder|unreg_res_node[7] \seleccionFormaOnda:i[7] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "32.400 ns" { \seleccionFormaOnda:i[0] {} LessThan0~9 {} LessThan0~6 {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} lpm_add_sub:Add1|addcore:adder|unreg_res_node[7] {} valorFormaOnda~47 {} i~48 {} lpm_add_sub:Add3|addcore:adder|unreg_res_node[7] {} \seleccionFormaOnda:i[7] {} } { 0.000ns 3.000ns 0.000ns 2.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.700ns 0.500ns 2.700ns 2.800ns } { 0.000ns 2.000ns 2.000ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns 2.400ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reloj destination 15.500 ns + Shortest register " "Info: + Shortest clock path from clock \"reloj\" to destination register is 15.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reloj 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'reloj'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns frecuenciaMuestreo 2 REG LC1_E40 100 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_E40; Fanout = 100; REG Node = 'frecuenciaMuestreo'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { reloj frecuenciaMuestreo } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.100 ns) + CELL(0.000 ns) 15.500 ns \\seleccionFormaOnda:i\[7\] 3 REG LC2_C14 5 " "Info: 3: + IC(7.100 ns) + CELL(0.000 ns) = 15.500 ns; Loc. = LC2_C14; Fanout = 5; REG Node = '\\seleccionFormaOnda:i\[7\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { frecuenciaMuestreo \seleccionFormaOnda:i[7] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.74 % ) " "Info: Total cell delay = 4.300 ns ( 27.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.200 ns ( 72.26 % ) " "Info: Total interconnect delay = 11.200 ns ( 72.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { reloj frecuenciaMuestreo \seleccionFormaOnda:i[7] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "15.500 ns" { reloj {} reloj~out {} frecuenciaMuestreo {} \seleccionFormaOnda:i[7] {} } { 0.000ns 0.000ns 4.100ns 7.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reloj source 15.500 ns - Longest register " "Info: - Longest clock path from clock \"reloj\" to source register is 15.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reloj 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'reloj'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns frecuenciaMuestreo 2 REG LC1_E40 100 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_E40; Fanout = 100; REG Node = 'frecuenciaMuestreo'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { reloj frecuenciaMuestreo } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.100 ns) + CELL(0.000 ns) 15.500 ns \\seleccionFormaOnda:i\[0\] 3 REG LC1_C17 8 " "Info: 3: + IC(7.100 ns) + CELL(0.000 ns) = 15.500 ns; Loc. = LC1_C17; Fanout = 8; REG Node = '\\seleccionFormaOnda:i\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { frecuenciaMuestreo \seleccionFormaOnda:i[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.74 % ) " "Info: Total cell delay = 4.300 ns ( 27.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.200 ns ( 72.26 % ) " "Info: Total interconnect delay = 11.200 ns ( 72.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { reloj frecuenciaMuestreo \seleccionFormaOnda:i[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "15.500 ns" { reloj {} reloj~out {} frecuenciaMuestreo {} \seleccionFormaOnda:i[0] {} } { 0.000ns 0.000ns 4.100ns 7.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { reloj frecuenciaMuestreo \seleccionFormaOnda:i[7] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "15.500 ns" { reloj {} reloj~out {} frecuenciaMuestreo {} \seleccionFormaOnda:i[7] {} } { 0.000ns 0.000ns 4.100ns 7.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { reloj frecuenciaMuestreo \seleccionFormaOnda:i[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "15.500 ns" { reloj {} reloj~out {} frecuenciaMuestreo {} \seleccionFormaOnda:i[0] {} } { 0.000ns 0.000ns 4.100ns 7.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "32.400 ns" { \seleccionFormaOnda:i[0] LessThan0~9 LessThan0~6 lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add1|addcore:adder|unreg_res_node[7] valorFormaOnda~47 i~48 lpm_add_sub:Add3|addcore:adder|unreg_res_node[7] \seleccionFormaOnda:i[7] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "32.400 ns" { \seleccionFormaOnda:i[0] {} LessThan0~9 {} LessThan0~6 {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} lpm_add_sub:Add1|addcore:adder|unreg_res_node[7] {} valorFormaOnda~47 {} i~48 {} lpm_add_sub:Add3|addcore:adder|unreg_res_node[7] {} \seleccionFormaOnda:i[7] {} } { 0.000ns 3.000ns 0.000ns 2.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.700ns 0.500ns 2.700ns 2.800ns } { 0.000ns 2.000ns 2.000ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns 2.400ns 2.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { reloj frecuenciaMuestreo \seleccionFormaOnda:i[7] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "15.500 ns" { reloj {} reloj~out {} frecuenciaMuestreo {} \seleccionFormaOnda:i[7] {} } { 0.000ns 0.000ns 4.100ns 7.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { reloj frecuenciaMuestreo \seleccionFormaOnda:i[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "15.500 ns" { reloj {} reloj~out {} frecuenciaMuestreo {} \seleccionFormaOnda:i[0] {} } { 0.000ns 0.000ns 4.100ns 7.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "\\seleccionFormaOnda:i\[7\] formaOnda\[0\] reloj 30.700 ns register " "Info: tsu for register \"\\seleccionFormaOnda:i\[7\]\" (data pin = \"formaOnda\[0\]\", clock pin = \"reloj\") is 30.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "43.600 ns + Longest pin register " "Info: + Longest pin to register delay is 43.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns formaOnda\[0\] 1 PIN PIN_36 24 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_36; Fanout = 24; PIN Node = 'formaOnda\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { formaOnda[0] } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(12.100 ns) + CELL(2.700 ns) 25.100 ns valorFormaOnda~24 2 COMB LC1_C12 8 " "Info: 2: + IC(12.100 ns) + CELL(2.700 ns) = 25.100 ns; Loc. = LC1_C12; Fanout = 8; COMB Node = 'valorFormaOnda~24'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.800 ns" { formaOnda[0] valorFormaOnda~24 } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 30.800 ns valorFormaOnda~47 3 COMB LC7_C14 2 " "Info: 3: + IC(3.000 ns) + CELL(2.700 ns) = 30.800 ns; Loc. = LC7_C14; Fanout = 2; COMB Node = 'valorFormaOnda~47'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { valorFormaOnda~24 valorFormaOnda~47 } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 33.700 ns i~48 4 COMB LC1_C14 2 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 33.700 ns; Loc. = LC1_C14; Fanout = 2; COMB Node = 'i~48'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { valorFormaOnda~47 i~48 } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 38.800 ns lpm_add_sub:Add3\|addcore:adder\|unreg_res_node\[7\] 5 COMB LC8_C13 2 " "Info: 5: + IC(2.700 ns) + CELL(2.400 ns) = 38.800 ns; Loc. = LC8_C13; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|unreg_res_node\[7\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { i~48 lpm_add_sub:Add3|addcore:adder|unreg_res_node[7] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 43.600 ns \\seleccionFormaOnda:i\[7\] 6 REG LC2_C14 5 " "Info: 6: + IC(2.800 ns) + CELL(2.000 ns) = 43.600 ns; Loc. = LC2_C14; Fanout = 5; REG Node = '\\seleccionFormaOnda:i\[7\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { lpm_add_sub:Add3|addcore:adder|unreg_res_node[7] \seleccionFormaOnda:i[7] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.500 ns ( 51.61 % ) " "Info: Total cell delay = 22.500 ns ( 51.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.100 ns ( 48.39 % ) " "Info: Total interconnect delay = 21.100 ns ( 48.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "43.600 ns" { formaOnda[0] valorFormaOnda~24 valorFormaOnda~47 i~48 lpm_add_sub:Add3|addcore:adder|unreg_res_node[7] \seleccionFormaOnda:i[7] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "43.600 ns" { formaOnda[0] {} formaOnda[0]~out {} valorFormaOnda~24 {} valorFormaOnda~47 {} i~48 {} lpm_add_sub:Add3|addcore:adder|unreg_res_node[7] {} \seleccionFormaOnda:i[7] {} } { 0.000ns 0.000ns 12.100ns 3.000ns 0.500ns 2.700ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.400ns 2.400ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reloj destination 15.500 ns - Shortest register " "Info: - Shortest clock path from clock \"reloj\" to destination register is 15.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reloj 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'reloj'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns frecuenciaMuestreo 2 REG LC1_E40 100 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_E40; Fanout = 100; REG Node = 'frecuenciaMuestreo'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { reloj frecuenciaMuestreo } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.100 ns) + CELL(0.000 ns) 15.500 ns \\seleccionFormaOnda:i\[7\] 3 REG LC2_C14 5 " "Info: 3: + IC(7.100 ns) + CELL(0.000 ns) = 15.500 ns; Loc. = LC2_C14; Fanout = 5; REG Node = '\\seleccionFormaOnda:i\[7\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { frecuenciaMuestreo \seleccionFormaOnda:i[7] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.74 % ) " "Info: Total cell delay = 4.300 ns ( 27.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.200 ns ( 72.26 % ) " "Info: Total interconnect delay = 11.200 ns ( 72.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { reloj frecuenciaMuestreo \seleccionFormaOnda:i[7] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "15.500 ns" { reloj {} reloj~out {} frecuenciaMuestreo {} \seleccionFormaOnda:i[7] {} } { 0.000ns 0.000ns 4.100ns 7.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "43.600 ns" { formaOnda[0] valorFormaOnda~24 valorFormaOnda~47 i~48 lpm_add_sub:Add3|addcore:adder|unreg_res_node[7] \seleccionFormaOnda:i[7] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "43.600 ns" { formaOnda[0] {} formaOnda[0]~out {} valorFormaOnda~24 {} valorFormaOnda~47 {} i~48 {} lpm_add_sub:Add3|addcore:adder|unreg_res_node[7] {} \seleccionFormaOnda:i[7] {} } { 0.000ns 0.000ns 12.100ns 3.000ns 0.500ns 2.700ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.400ns 2.400ns 2.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { reloj frecuenciaMuestreo \seleccionFormaOnda:i[7] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "15.500 ns" { reloj {} reloj~out {} frecuenciaMuestreo {} \seleccionFormaOnda:i[7] {} } { 0.000ns 0.000ns 4.100ns 7.100ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "amplitud\[0\] D\[4\] valorAmplitud\[4\] 40.600 ns register " "Info: tco from clock \"amplitud\[0\]\" to destination pin \"D\[4\]\" through register \"valorAmplitud\[4\]\" is 40.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "amplitud\[0\] source 30.300 ns + Longest register " "Info: + Longest clock path from clock \"amplitud\[0\]\" to source register is 30.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns amplitud\[0\] 1 CLK PIN_41 17 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_41; Fanout = 17; CLK Node = 'amplitud\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { amplitud[0] } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(11.400 ns) + CELL(2.400 ns) 24.100 ns valorAmplitud\[5\]~14 2 COMB LC4_C5 6 " "Info: 2: + IC(11.400 ns) + CELL(2.400 ns) = 24.100 ns; Loc. = LC4_C5; Fanout = 6; COMB Node = 'valorAmplitud\[5\]~14'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { amplitud[0] valorAmplitud[5]~14 } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.700 ns) 30.300 ns valorAmplitud\[4\] 3 REG LC1_C26 1 " "Info: 3: + IC(3.500 ns) + CELL(2.700 ns) = 30.300 ns; Loc. = LC1_C26; Fanout = 1; REG Node = 'valorAmplitud\[4\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { valorAmplitud[5]~14 valorAmplitud[4] } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.400 ns ( 50.83 % ) " "Info: Total cell delay = 15.400 ns ( 50.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.900 ns ( 49.17 % ) " "Info: Total interconnect delay = 14.900 ns ( 49.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "30.300 ns" { amplitud[0] valorAmplitud[5]~14 valorAmplitud[4] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "30.300 ns" { amplitud[0] {} amplitud[0]~out {} valorAmplitud[5]~14 {} valorAmplitud[4] {} } { 0.000ns 0.000ns 11.400ns 3.500ns } { 0.000ns 10.300ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.300 ns + Longest register pin " "Info: + Longest register to pin delay is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns valorAmplitud\[4\] 1 REG LC1_C26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C26; Fanout = 1; REG Node = 'valorAmplitud\[4\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { valorAmplitud[4] } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(5.000 ns) 10.300 ns D\[4\] 2 PIN PIN_143 0 " "Info: 2: + IC(5.300 ns) + CELL(5.000 ns) = 10.300 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'D\[4\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { valorAmplitud[4] D[4] } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 48.54 % ) " "Info: Total cell delay = 5.000 ns ( 48.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 51.46 % ) " "Info: Total interconnect delay = 5.300 ns ( 51.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { valorAmplitud[4] D[4] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { valorAmplitud[4] {} D[4] {} } { 0.000ns 5.300ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "30.300 ns" { amplitud[0] valorAmplitud[5]~14 valorAmplitud[4] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "30.300 ns" { amplitud[0] {} amplitud[0]~out {} valorAmplitud[5]~14 {} valorAmplitud[4] {} } { 0.000ns 0.000ns 11.400ns 3.500ns } { 0.000ns 10.300ns 2.400ns 2.700ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { valorAmplitud[4] D[4] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { valorAmplitud[4] {} D[4] {} } { 0.000ns 5.300ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "valorAmplitud\[2\] amplitud\[1\] amplitud\[0\] 5.000 ns register " "Info: th for register \"valorAmplitud\[2\]\" (data pin = \"amplitud\[1\]\", clock pin = \"amplitud\[0\]\") is 5.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "amplitud\[0\] destination 30.300 ns + Longest register " "Info: + Longest clock path from clock \"amplitud\[0\]\" to destination register is 30.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns amplitud\[0\] 1 CLK PIN_41 17 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_41; Fanout = 17; CLK Node = 'amplitud\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { amplitud[0] } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(11.400 ns) + CELL(2.400 ns) 24.100 ns valorAmplitud\[5\]~14 2 COMB LC4_C5 6 " "Info: 2: + IC(11.400 ns) + CELL(2.400 ns) = 24.100 ns; Loc. = LC4_C5; Fanout = 6; COMB Node = 'valorAmplitud\[5\]~14'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { amplitud[0] valorAmplitud[5]~14 } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.700 ns) 30.300 ns valorAmplitud\[2\] 3 REG LC4_C26 1 " "Info: 3: + IC(3.500 ns) + CELL(2.700 ns) = 30.300 ns; Loc. = LC4_C26; Fanout = 1; REG Node = 'valorAmplitud\[2\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { valorAmplitud[5]~14 valorAmplitud[2] } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.400 ns ( 50.83 % ) " "Info: Total cell delay = 15.400 ns ( 50.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.900 ns ( 49.17 % ) " "Info: Total interconnect delay = 14.900 ns ( 49.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "30.300 ns" { amplitud[0] valorAmplitud[5]~14 valorAmplitud[2] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "30.300 ns" { amplitud[0] {} amplitud[0]~out {} valorAmplitud[5]~14 {} valorAmplitud[2] {} } { 0.000ns 0.000ns 11.400ns 3.500ns } { 0.000ns 10.300ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 25.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns amplitud\[1\] 1 CLK PIN_40 17 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_40; Fanout = 17; CLK Node = 'amplitud\[1\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { amplitud[1] } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.400 ns) + CELL(2.700 ns) 22.400 ns valorAmplitud\[2\]~29 2 COMB LC2_C26 1 " "Info: 2: + IC(9.400 ns) + CELL(2.700 ns) = 22.400 ns; Loc. = LC2_C26; Fanout = 1; COMB Node = 'valorAmplitud\[2\]~29'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { amplitud[1] valorAmplitud[2]~29 } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 25.300 ns valorAmplitud\[2\] 3 REG LC4_C26 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 25.300 ns; Loc. = LC4_C26; Fanout = 1; REG Node = 'valorAmplitud\[2\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { valorAmplitud[2]~29 valorAmplitud[2] } "NODE_NAME" } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.400 ns ( 60.87 % ) " "Info: Total cell delay = 15.400 ns ( 60.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.900 ns ( 39.13 % ) " "Info: Total interconnect delay = 9.900 ns ( 39.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "25.300 ns" { amplitud[1] valorAmplitud[2]~29 valorAmplitud[2] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "25.300 ns" { amplitud[1] {} amplitud[1]~out {} valorAmplitud[2]~29 {} valorAmplitud[2] {} } { 0.000ns 0.000ns 9.400ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "30.300 ns" { amplitud[0] valorAmplitud[5]~14 valorAmplitud[2] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "30.300 ns" { amplitud[0] {} amplitud[0]~out {} valorAmplitud[5]~14 {} valorAmplitud[2] {} } { 0.000ns 0.000ns 11.400ns 3.500ns } { 0.000ns 10.300ns 2.400ns 2.700ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "25.300 ns" { amplitud[1] valorAmplitud[2]~29 valorAmplitud[2] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "25.300 ns" { amplitud[1] {} amplitud[1]~out {} valorAmplitud[2]~29 {} valorAmplitud[2] {} } { 0.000ns 0.000ns 9.400ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 17 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Peak virtual memory: 139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 19:57:28 2013 " "Info: Processing ended: Tue Jun 04 19:57:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
