
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25700 
WARNING: [Synth 8-2611] redeclaration of ansi port clk_out is not allowed [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/clock_divider.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port segment is not allowed [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/hex_to_7seg.v:27]
WARNING: [Synth 8-976] segment has already been declared [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/hex_to_7seg.v:27]
WARNING: [Synth 8-2654] second declaration of segment ignored [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/hex_to_7seg.v:27]
INFO: [Synth 8-994] segment is declared here [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/hex_to_7seg.v:25]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 375.484 ; gain = 113.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/baudrate_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (2#1) [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/baudrate_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/uart_rx.v:45]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/uart_tx.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/uart_tx.v:49]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (4#1) [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/uart_tx.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/uart.v:36]
INFO: [Synth 8-6155] done synthesizing module 'uart' (5#1) [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'animationLogic' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:3]
	Parameter paddleWidth bound to: 10 - type: integer 
	Parameter paddleHeight bound to: 120 - type: integer 
	Parameter paddleVelocity bound to: 5 - type: integer 
	Parameter ballDefaultX bound to: 300 - type: integer 
	Parameter ballDefaultY bound to: 300 - type: integer 
	Parameter ballRadius bound to: 8 - type: integer 
	Parameter velocityX bound to: 2 - type: integer 
	Parameter velocityY bound to: 2 - type: integer 
	Parameter leftPaddleX bound to: 20 - type: integer 
	Parameter rightPaddleX bound to: 610 - type: integer 
	Parameter refreshConstant bound to: 830000 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:113]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:117]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:130]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:213]
WARNING: [Synth 8-567] referenced signal 'scorer' should be on the sensitivity list [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:202]
WARNING: [Synth 8-567] referenced signal 'leftPaddleY' should be on the sensitivity list [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:202]
WARNING: [Synth 8-567] referenced signal 'rightPaddleY' should be on the sensitivity list [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:202]
INFO: [Synth 8-6157] synthesizing module 'numberToPixel' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/numberToPixel.v:22]
INFO: [Synth 8-6155] done synthesizing module 'numberToPixel' (6#1) [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/numberToPixel.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'rowNum' does not match port width (3) of module 'numberToPixel' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:296]
WARNING: [Synth 8-689] width (32) of port connection 'colNum' does not match port width (3) of module 'numberToPixel' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:296]
WARNING: [Synth 8-689] width (32) of port connection 'rowNum' does not match port width (3) of module 'numberToPixel' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:297]
WARNING: [Synth 8-689] width (32) of port connection 'colNum' does not match port width (3) of module 'numberToPixel' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:297]
WARNING: [Synth 8-689] width (32) of port connection 'rowNum' does not match port width (3) of module 'numberToPixel' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:303]
WARNING: [Synth 8-689] width (32) of port connection 'colNum' does not match port width (3) of module 'numberToPixel' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:303]
WARNING: [Synth 8-689] width (32) of port connection 'rowNum' does not match port width (3) of module 'numberToPixel' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:304]
WARNING: [Synth 8-689] width (32) of port connection 'colNum' does not match port width (3) of module 'numberToPixel' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:317]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:320]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:322]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:323]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:324]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:325]
WARNING: [Synth 8-5788] Register scorer_reg in module animationLogic is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:133]
INFO: [Synth 8-6155] done synthesizing module 'animationLogic' (7#1) [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/vga.v:23]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga' (8#1) [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/vga.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_tdm' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/seven_segment_tdm.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/hex_to_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (9#1) [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/hex_to_7seg.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/seven_segment_tdm.v:49]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/seven_segment_tdm.v:49]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/seven_segment_tdm.v:49]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/seven_segment_tdm.v:49]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_tdm' (10#1) [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/seven_segment_tdm.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'dot' does not match port width (1) of module 'seven_segment_tdm' [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/main.v:113]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/main.v:113]
WARNING: [Synth 8-3848] Net reset in module/entity main does not have driver. [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/main.v:82]
INFO: [Synth 8-6155] done synthesizing module 'main' (11#1) [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port vgaRed[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port vgaGreen[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port vgaBlue[3] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 412.906 ; gain = 151.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin vga_render:reset to constant 0 [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/main.v:82]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.906 ; gain = 151.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.906 ; gain = 151.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/constrs_1/new/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/constrs_1/new/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/constrs_1/new/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/constrs_1/new/Basys-3-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/constrs_1/new/Basys-3-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/constrs_1/new/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/constrs_1/new/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 756.770 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 756.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 756.805 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 756.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 756.805 ; gain = 495.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 756.805 ; gain = 495.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 756.805 ; gain = 495.035
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "receiving0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sending0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "movement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:163]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:185]
INFO: [Synth 8-5546] ROM "refreshRate" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 756.805 ; gain = 495.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 34    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  81 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
Module baudrate_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module uart 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
Module numberToPixel 
Detailed RTL Component Info : 
+---Muxes : 
	  81 Input      8 Bit        Muxes := 1     
Module animationLogic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module seven_segment_tdm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "refreshRate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:291]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/patta/Desktop/CSA_proj/HW_Syn_Lab_Pong - Copy/Pong.srcs/sources_1/new/animationLogic.v:291]
DSP Report: Generating DSP displayBall1, operation Mode is: A*B.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: Generating DSP displayBall1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: Generating DSP displayBall1, operation Mode is: A*B.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: Generating DSP displayBall1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: Generating DSP displayBall1, operation Mode is: A*B.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: Generating DSP displayBall1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: Generating DSP displayBall1, operation Mode is: A*B.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: Generating DSP displayBall1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
DSP Report: operator displayBall1 is absorbed into DSP displayBall1.
INFO: [Synth 8-5546] ROM "keyboardInput/receiver/receiving0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyboardInput/receiver/data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyboardInput/transmitter/sending0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keyboardInput/transmitter/bit_out0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design main has port vgaRed[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port vgaGreen[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port vgaBlue[3] driven by constant 0
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[2]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[3]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[4]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[5]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[6]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[7]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[8]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[9]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[10]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[11]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[12]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[13]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[14]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[15]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[16]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[17]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[18]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[19]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[20]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[21]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[22]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[23]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[24]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[25]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[26]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[27]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[28]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[29]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityYReg_reg[30]' (FDCE) to 'animeLogic/velocityYReg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\animeLogic/velocityXReg_reg[0] )
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[2]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[3]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[4]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[5]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[6]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[7]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[8]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[9]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[10]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[11]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[12]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[13]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[14]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[15]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[16]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[17]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[18]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[19]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[20]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[21]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[22]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[23]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[24]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[25]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[26]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[27]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[28]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[29]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'animeLogic/velocityXReg_reg[30]' (FDCE) to 'animeLogic/velocityXReg_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 756.805 ; gain = 495.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|animationLogic | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|animationLogic | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|animationLogic | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|animationLogic | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|animationLogic | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|animationLogic | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|animationLogic | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|animationLogic | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 792.137 ; gain = 530.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 865.738 ; gain = 603.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 866.809 ; gain = 605.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 866.809 ; gain = 605.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 866.809 ; gain = 605.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 866.809 ; gain = 605.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 866.809 ; gain = 605.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 866.809 ; gain = 605.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 866.809 ; gain = 605.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   197|
|3     |DSP48E1 |     6|
|4     |LUT1    |   190|
|5     |LUT2    |   578|
|6     |LUT3    |   162|
|7     |LUT4    |   217|
|8     |LUT5    |    48|
|9     |LUT6    |   111|
|10    |FDCE    |   112|
|11    |FDPE    |    20|
|12    |FDRE    |   173|
|13    |IBUF    |     4|
|14    |OBUF    |    26|
+------+--------+------+

Report Instance Areas: 
+------+---------------------+------------------+------+
|      |Instance             |Module            |Cells |
+------+---------------------+------------------+------+
|1     |top                  |                  |  1846|
|2     |  animeLogic         |animationLogic    |  1295|
|3     |  \genblk1[0].div1   |clock_divider     |     2|
|4     |  \genblk1[10].div1  |clock_divider_0   |     2|
|5     |  \genblk1[11].div1  |clock_divider_1   |     2|
|6     |  \genblk1[12].div1  |clock_divider_2   |     2|
|7     |  \genblk1[13].div1  |clock_divider_3   |     2|
|8     |  \genblk1[14].div1  |clock_divider_4   |     2|
|9     |  \genblk1[15].div1  |clock_divider_5   |     2|
|10    |  \genblk1[16].div1  |clock_divider_6   |     2|
|11    |  \genblk1[17].div1  |clock_divider_7   |     2|
|12    |  \genblk1[18].div1  |clock_divider_8   |     2|
|13    |  \genblk1[1].div1   |clock_divider_9   |     2|
|14    |  \genblk1[2].div1   |clock_divider_10  |     2|
|15    |  \genblk1[3].div1   |clock_divider_11  |     2|
|16    |  \genblk1[4].div1   |clock_divider_12  |     2|
|17    |  \genblk1[5].div1   |clock_divider_13  |     2|
|18    |  \genblk1[6].div1   |clock_divider_14  |     2|
|19    |  \genblk1[7].div1   |clock_divider_15  |     2|
|20    |  \genblk1[8].div1   |clock_divider_16  |     2|
|21    |  \genblk1[9].div1   |clock_divider_17  |     2|
|22    |  keyboardInput      |uart              |   205|
|23    |    baudrate_gen     |baudrate_gen      |    60|
|24    |    receiver         |uart_rx           |    46|
|25    |    transmitter      |uart_tx           |    44|
|26    |  segment_controller |seven_segment_tdm |    19|
|27    |  vga_render         |vga               |   222|
+------+---------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 866.809 ; gain = 605.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 866.809 ; gain = 261.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 866.809 ; gain = 605.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 866.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 54 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 866.809 ; gain = 616.785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 866.809 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/patta/Desktop/CSA_proj/CSA_PROJ.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 15:59:05 2023...
