#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x591c6435caa0 .scope module, "reset_debug_tb" "reset_debug_tb" 2 3;
 .timescale -9 -12;
v0x591c64377240_0 .var "A3", 4 0;
v0x591c64377320_0 .net "RD1", 31 0, L_0x591c6434b070;  1 drivers
v0x591c643773c0_0 .net "RD2", 31 0, L_0x591c6434c600;  1 drivers
v0x591c64377460_0 .var "WD", 31 0;
v0x591c64377500_0 .var "WE", 0 0;
v0x591c643775a0_0 .var "clk", 0 0;
v0x591c64377670_0 .var "rst", 0 0;
S_0x591c64320490 .scope module, "uut" "Register_File" 2 9, 3 1 0, S_0x591c6435caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WriteEnable3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 5 "Address1";
    .port_info 5 /INPUT 5 "Address2";
    .port_info 6 /INPUT 5 "Address3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
L_0x591c6434b070 .functor BUFZ 32, L_0x591c64377740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x591c6434c600 .functor BUFZ 32, L_0x591c643778e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7606e2662018 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x591c6434b1d0_0 .net "Address1", 4 0, L_0x7606e2662018;  1 drivers
L_0x7606e2662060 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x591c6434c720_0 .net "Address2", 4 0, L_0x7606e2662060;  1 drivers
v0x591c64348390_0 .net "Address3", 4 0, v0x591c64377240_0;  1 drivers
v0x591c64347600_0 .net "RD1", 31 0, L_0x591c6434b070;  alias, 1 drivers
v0x591c643767b0_0 .net "RD2", 31 0, L_0x591c6434c600;  alias, 1 drivers
v0x591c643768e0 .array "Register", 0 31, 31 0;
v0x591c643769a0_0 .net "WD3", 31 0, v0x591c64377460_0;  1 drivers
v0x591c64376a80_0 .net "WriteEnable3", 0 0, v0x591c64377500_0;  1 drivers
v0x591c64376b40_0 .net *"_ivl_0", 31 0, L_0x591c64377740;  1 drivers
L_0x7606e26620f0 .functor BUFT 1, C4<0001010>, C4<0>, C4<0>, C4<0>;
v0x591c64376c20_0 .net *"_ivl_10", 6 0, L_0x7606e26620f0;  1 drivers
L_0x7606e26620a8 .functor BUFT 1, C4<0000101>, C4<0>, C4<0>, C4<0>;
v0x591c64376d00_0 .net *"_ivl_2", 6 0, L_0x7606e26620a8;  1 drivers
v0x591c64376de0_0 .net *"_ivl_8", 31 0, L_0x591c643778e0;  1 drivers
v0x591c64376ec0_0 .net "clk", 0 0, v0x591c643775a0_0;  1 drivers
v0x591c64376f80_0 .var/i "i", 31 0;
v0x591c64377060_0 .net "rst", 0 0, v0x591c64377670_0;  1 drivers
E_0x591c64359240 .event posedge, v0x591c64376ec0_0;
L_0x591c64377740 .array/port v0x591c643768e0, L_0x7606e26620a8;
L_0x591c643778e0 .array/port v0x591c643768e0, L_0x7606e26620f0;
    .scope S_0x591c64320490;
T_0 ;
    %wait E_0x591c64359240;
    %load/vec4 v0x591c64377060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x591c64376f80_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x591c64376f80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x591c64376f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x591c643768e0, 0, 4;
    %load/vec4 v0x591c64376f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x591c64376f80_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x591c64376a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x591c64348390_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x591c643769a0_0;
    %load/vec4 v0x591c64348390_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x591c643768e0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x591c6435caa0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x591c643775a0_0;
    %inv;
    %store/vec4 v0x591c643775a0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x591c6435caa0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x591c643775a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c64377670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x591c64377500_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x591c64377240_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x591c64377460_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c64377500_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x591c64377240_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x591c64377460_0, 0, 32;
    %wait E_0x591c64359240;
    %delay 1000, 0;
    %vpi_call 2 20 "$display", "After write: RD1=%08x", v0x591c64377320_0 {0 0 0};
    %vpi_call 2 23 "$display", "Applying reset (rst=0)" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x591c64377670_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 26 "$display", "During reset: RD1=%08x", v0x591c64377320_0 {0 0 0};
    %wait E_0x591c64359240;
    %delay 1000, 0;
    %vpi_call 2 30 "$display", "After reset clock: RD1=%08x", v0x591c64377320_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x591c64377670_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 34 "$display", "After releasing reset: RD1=%08x", v0x591c64377320_0 {0 0 0};
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reset_debug.v";
    "../src/Register_File.v";
