

================================================================
== Vitis HLS Report for 'Filter_HW'
================================================================
* Date:           Wed Oct 25 22:07:28 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ESE5320_HW7
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.869 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   255709|   255709|  1.706 ms|  1.706 ms|  130952|  130952|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+--------+--------+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------+----------------------+---------+---------+----------+----------+--------+--------+---------+
        |Filter_vertical_HW_U0    |Filter_vertical_HW    |   128005|   128005|  0.854 ms|  0.854 ms|  128005|  128005|     none|
        |read_input3_U0           |read_input3           |   129673|   129673|  0.865 ms|  0.865 ms|  129673|  129673|     none|
        |write_output_U0          |write_output          |   125207|   125207|  0.835 ms|  0.835 ms|  125207|  125207|     none|
        |Filter_horizontal_HW_U0  |Filter_horizontal_HW  |   130951|   130951|  0.873 ms|  0.873 ms|  130951|  130951|     none|
        |Filter_HW_entry3_U0      |Filter_HW_entry3      |        0|        0|      0 ns|      0 ns|       0|       0|     none|
        +-------------------------+----------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     14|    -|
|FIFO             |        -|    -|     594|    459|    -|
|Instance         |       42|    8|    6601|   7964|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       42|    8|    7200|   8455|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        9|    2|       5|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |Filter_HW_entry3_U0      |Filter_HW_entry3      |        0|   0|     2|    29|    0|
    |Filter_horizontal_HW_U0  |Filter_horizontal_HW  |        0|   1|   310|   475|    0|
    |Filter_vertical_HW_U0    |Filter_vertical_HW    |       12|   7|  2541|  2247|    0|
    |aximm1_m_axi_U           |aximm1_m_axi          |       30|   0|  1415|  1585|    0|
    |control_s_axi_U          |control_s_axi         |        0|   0|   176|   296|    0|
    |read_input3_U0           |read_input3           |        0|   0|  1173|   575|    0|
    |write_output_U0          |write_output          |        0|   0|   984|  2757|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |Total                    |                      |       42|   8|  6601|  7964|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Input_c_U     |        0|  99|   0|    -|     2|   64|      128|
    |Output_c1_U   |        0|  99|   0|    -|     2|   64|      128|
    |Output_c_U    |        0|  99|   0|    -|     4|   64|      256|
    |TempStream_U  |        0|  99|   0|    -|    32|    8|      256|
    |inStream_U    |        0|  99|   0|    -|    32|    8|      256|
    |outStream_U   |        0|  99|   0|    -|    32|    8|      256|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0| 594|   0|    0|   104|  216|     1280|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Filter_HW_entry3_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                               |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                         |       and|   0|  0|   2|           1|           1|
    |read_input3_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |read_input3_U0_start_full_n           |       and|   0|  0|   2|           1|           1|
    |ap_sync_Filter_HW_entry3_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_input3_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|  14|           7|           7|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Filter_HW_entry3_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_input3_U0_ap_ready       |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  18|          4|    2|          4|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                              |  1|   0|    1|          0|
    |ap_rst_reg_1                              |  1|   0|    1|          0|
    |ap_rst_reg_2                              |  1|   0|    1|          0|
    |ap_sync_reg_Filter_HW_entry3_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_input3_U0_ap_ready       |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     |  5|   0|    5|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|     Filter_HW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|     Filter_HW|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|     Filter_HW|  return value|
|m_axi_aximm1_AWVALID   |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWREADY   |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWADDR    |  out|   64|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWID      |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWLEN     |  out|    8|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWSIZE    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWBURST   |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWLOCK    |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWCACHE   |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWPROT    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWQOS     |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWREGION  |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWUSER    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WVALID    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WREADY    |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WDATA     |  out|  512|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WSTRB     |  out|   64|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WLAST     |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WID       |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WUSER     |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARVALID   |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARREADY   |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARADDR    |  out|   64|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARID      |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARLEN     |  out|    8|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARSIZE    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARBURST   |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARLOCK    |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARCACHE   |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARPROT    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARQOS     |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARREGION  |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARUSER    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RVALID    |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RREADY    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RDATA     |   in|  512|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RLAST     |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RID       |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RUSER     |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RRESP     |   in|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BVALID    |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BREADY    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BRESP     |   in|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BID       |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BUSER     |   in|    1|          m_axi|        aximm1|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

