// Seed: 4150457800
module module_0 ();
  logic id_1;
  wire id_2, id_3;
  assign id_1 = id_3;
  wire id_4;
  wire [-1 : -1] id_5, id_6;
  parameter id_7 = 1, id_8 = -1'b0, id_9 = -1;
  logic [7:0] id_10, id_11, id_12, id_13;
  assign id_13 = id_10;
  parameter id_14 = id_7;
  assign id_1 = 1;
  assign id_11[1 : 1] = -1;
  logic id_15;
endmodule
module module_1 #(
    parameter id_5 = 32'd65
) (
    input uwire id_0,
    input tri1 id_1
    , id_9,
    input supply1 id_2,
    output supply0 id_3,
    output tri id_4,
    input supply0 _id_5,
    output logic id_6,
    output tri1 id_7
);
  wire  id_10 [-1 : 1];
  logic id_11;
  parameter id_12 = (1);
  always begin : LABEL_0
    #1 if (-1) if (1) id_6 = id_0;
  end
  wire id_13;
  ;
  wire id_14;
  wire id_15;
  ;
  assign id_11 = id_9[-1 : id_5];
  assign id_10 = 1;
  parameter id_16 = id_12;
  parameter id_17 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_10 = id_13;
endmodule
