Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 26 08:47:10 2018
| Host         : ZYQ-Mac-Win running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mb_demo_wrapper_timing_summary_routed.rpt -pb mb_demo_wrapper_timing_summary_routed.pb -rpx mb_demo_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_demo_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 69 register/latch pins with no clock driven by root clock pin: OV7725_PCLK_0 (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/shift_clk_en_buf_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 211 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.418        0.000                      0                15590        0.014        0.000                      0                15564        3.000        0.000                       0                  6410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                           ------------       ----------      --------------
mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1                                                                            {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_1                                                                            {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_1                                                                            {0.000 5.000}      10.000          100.000         
mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                         {0.000 16.666}     33.333          30.000          
mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                       {0.000 16.666}     33.333          30.000          
sys_clock                                                                                       {0.000 5.000}      10.000          100.000         
  clk_out1_mb_demo_clk_wiz_1_0                                                                  {0.000 5.000}      10.000          100.000         
  clk_out2_mb_demo_clk_wiz_1_0                                                                  {0.000 10.000}     20.000          50.000          
  clkfbout_mb_demo_clk_wiz_1_0                                                                  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                  2.768        0.000                      0                 3897        0.014        0.000                      0                 3897        4.020        0.000                       0                  2345  
  clk_out2_clk_wiz_1                                                                                 32.308        0.000                      0                  839        0.108        0.000                      0                  839       19.020        0.000                       0                   258  
  clkfbout_clk_wiz_1                                                                                                                                                                                                                              7.845        0.000                       0                     3  
mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                              13.309        0.000                      0                  222        0.097        0.000                      0                  222       15.686        0.000                       0                   233  
mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                            11.693        0.000                      0                   47        0.465        0.000                      0                   47       16.166        0.000                       0                    40  
sys_clock                                                                                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_mb_demo_clk_wiz_1_0                                                                        2.341        0.000                      0                 8704        0.021        0.000                      0                 8704        3.750        0.000                       0                  3277  
  clk_out2_mb_demo_clk_wiz_1_0                                                                       11.519        0.000                      0                  491        0.041        0.000                      0                  491        8.750        0.000                       0                   249  
  clkfbout_mb_demo_clk_wiz_1_0                                                                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_1            clk_out1_clk_wiz_1                  1.418        0.000                      0                  927        0.191        0.000                      0                  927  
clk_out1_mb_demo_clk_wiz_1_0  clk_out1_clk_wiz_1                  3.754        0.000                      0                  946        0.421        0.000                      0                  946  
clk_out1_clk_wiz_1            clk_out2_clk_wiz_1                  3.998        0.000                      0                   12        0.074        0.000                      0                   12  
clk_out1_mb_demo_clk_wiz_1_0  clk_out2_clk_wiz_1                  5.034        0.000                      0                   12        0.659        0.000                      0                   12  
clk_out1_clk_wiz_1            clk_out1_mb_demo_clk_wiz_1_0        4.542        0.000                      0                   26        1.543        0.000                      0                   26  
clk_out2_mb_demo_clk_wiz_1_0  clk_out1_mb_demo_clk_wiz_1_0       18.543        0.000                      0                   18                                                                        
clk_out1_mb_demo_clk_wiz_1_0  clk_out2_mb_demo_clk_wiz_1_0        8.634        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_mb_demo_clk_wiz_1_0  clk_out1_clk_wiz_1                  3.665        0.000                      0                 1096        0.817        0.000                      0                 1096  
**async_default**             clk_out1_mb_demo_clk_wiz_1_0  clk_out1_mb_demo_clk_wiz_1_0        2.904        0.000                      0                   64        2.312        0.000                      0                   64  
**async_default**             clk_out1_mb_demo_clk_wiz_1_0  clk_out2_clk_wiz_1                  4.721        0.000                      0                   51        0.943        0.000                      0                   51  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
  To Clock:  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.456ns (6.975%)  route 6.082ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.555     1.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X43Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     2.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         6.082     8.093    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X50Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.452    11.452    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.000    11.452    
                         clock uncertainty           -0.075    11.377    
    SLICE_X50Y44         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[59]_srl28/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.456ns (6.975%)  route 6.082ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.555     1.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X43Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     2.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         6.082     8.093    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X50Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[59]_srl28/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.452    11.452    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[59]_srl28/CLK
                         clock pessimism              0.000    11.452    
                         clock uncertainty           -0.075    11.377    
    SLICE_X50Y44         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[59]_srl28
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.456ns (6.975%)  route 6.082ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.555     1.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X43Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     2.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         6.082     8.093    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X50Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.452    11.452    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.000    11.452    
                         clock uncertainty           -0.075    11.377    
    SLICE_X50Y44         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[59]_srl28/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.456ns (6.975%)  route 6.082ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.555     1.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X43Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     2.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         6.082     8.093    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X50Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[59]_srl28/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.452    11.452    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[59]_srl28/CLK
                         clock pessimism              0.000    11.452    
                         clock uncertainty           -0.075    11.377    
    SLICE_X50Y44         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[59]_srl28
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.456ns (7.122%)  route 5.946ns (92.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.555     1.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X43Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     2.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         5.946     7.957    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X56Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.453    11.453    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CLK
                         clock pessimism              0.000    11.453    
                         clock uncertainty           -0.075    11.378    
    SLICE_X56Y44         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.861    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32
  -------------------------------------------------------------------
                         required time                         10.861    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.456ns (7.122%)  route 5.946ns (92.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.555     1.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X43Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     2.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         5.946     7.957    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X56Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.453    11.453    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.000    11.453    
                         clock uncertainty           -0.075    11.378    
    SLICE_X56Y44         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.861    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.861    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.456ns (7.122%)  route 5.946ns (92.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.555     1.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X43Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     2.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         5.946     7.957    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X56Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.453    11.453    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32/CLK
                         clock pessimism              0.000    11.453    
                         clock uncertainty           -0.075    11.378    
    SLICE_X56Y44         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.861    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.861    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.456ns (7.122%)  route 5.946ns (92.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.555     1.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X43Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     2.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         5.946     7.957    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X56Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.453    11.453    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y44         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32/CLK
                         clock pessimism              0.000    11.453    
                         clock uncertainty           -0.075    11.378    
    SLICE_X56Y44         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.861    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         10.861    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[127]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 0.456ns (7.131%)  route 5.939ns (92.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.555     1.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X43Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     2.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         5.939     7.950    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X50Y46         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[127]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.452    11.452    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y46         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[127]_srl32/CLK
                         clock pessimism              0.000    11.452    
                         clock uncertainty           -0.075    11.377    
    SLICE_X50Y46         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[127]_srl32
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 0.456ns (7.131%)  route 5.939ns (92.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.555     1.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X43Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     2.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         5.939     7.950    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X50Y46         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.452    11.452    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y46         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.000    11.452    
                         clock uncertainty           -0.075    11.377    
    SLICE_X50Y46         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  2.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/mean_value_expend_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.381%)  route 0.208ns (59.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.563     0.563    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/clk_out1
    SLICE_X35Y47         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/mean_value_expend_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/mean_value_expend_reg[15]/Q
                         net (fo=1, routed)           0.208     0.912    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average_n_2
    SLICE_X37Y45         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.832     0.832    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/clk_out1
    SLICE_X37Y45         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[5]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.071     0.898    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[4].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.054%)  route 0.235ns (58.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y47         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.235     0.963    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/link[1][4]
    SLICE_X34Y41         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[4].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.830     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y41         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[4].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.005     0.825    
    SLICE_X34Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.940    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[4].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_delay_2_reg[2]_srl3_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_median_filter_rgb888_shift_clk_en_buf_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.673%)  route 0.252ns (66.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X43Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_3_reg[2]/Q
                         net (fo=2, routed)           0.252     0.942    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_o_YCrCb[2]
    SLICE_X42Y49         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_delay_2_reg[2]_srl3_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_median_filter_rgb888_shift_clk_en_buf_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X42Y49         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_delay_2_reg[2]_srl3_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_median_filter_rgb888_shift_clk_en_buf_reg_c_1/CLK
                         clock pessimism              0.000     0.834    
    SLICE_X42Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.890    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_delay_2_reg[2]_srl3_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_median_filter_rgb888_shift_clk_en_buf_reg_c_1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[7].srl_sig_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.105%)  route 0.226ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[7].srl_sig_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[7].srl_sig_reg[60]/Q
                         net (fo=1, routed)           0.226     0.953    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/D[7]
    SLICE_X31Y47         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X31Y47         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.070     0.898    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.911%)  route 0.116ns (45.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/Q
                         net (fo=2, routed)           0.116     0.818    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/d[5]
    SLICE_X30Y41         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.831     0.831    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y41         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.253     0.578    
    SLICE_X30Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.761    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/p2_middle_comparator/pixel_max_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/max_middle_comparator/pixel_min_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.648%)  route 0.231ns (55.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.556     0.556    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/p2_middle_comparator/clk_out1
    SLICE_X36Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/p2_middle_comparator/pixel_max_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/p2_middle_comparator/pixel_max_reg[5]/Q
                         net (fo=5, routed)           0.231     0.927    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/max_middle_comparator/pixel_max_reg[7][5]
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.972 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/max_middle_comparator/pixel_min[5]_i_1/O
                         net (fo=1, routed)           0.000     0.972    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/max_middle_comparator/pixel_min[5]_i_1_n_0
    SLICE_X35Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/max_middle_comparator/pixel_min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.825     0.825    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/max_middle_comparator/clk_out1
    SLICE_X35Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/max_middle_comparator/pixel_min_reg[5]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X35Y34         FDCE (Hold_fdce_C_D)         0.092     0.912    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/max_middle_comparator/pixel_min_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/max_middle_comparator/pixel_min_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/last_middle_comparator/pixel_med_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.503%)  route 0.232ns (55.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.558     0.558    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/max_middle_comparator/clk_out1
    SLICE_X35Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/max_middle_comparator/pixel_min_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/max_middle_comparator/pixel_min_reg[7]/Q
                         net (fo=5, routed)           0.232     0.931    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/last_middle_comparator/pixel_min_reg[7][7]
    SLICE_X37Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.976 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/last_middle_comparator/pixel_med[7]_i_1/O
                         net (fo=1, routed)           0.000     0.976    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/last_middle_comparator/pixel_med[7]_i_1_n_0
    SLICE_X37Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/last_middle_comparator/pixel_med_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.828     0.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/last_middle_comparator/clk_out1
    SLICE_X37Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/last_middle_comparator/pixel_med_reg[7]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X37Y37         FDCE (Hold_fdce_C_D)         0.091     0.914    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/last_middle_comparator/pixel_med_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/matrix_p23_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.797%)  route 0.154ns (52.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X43Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         0.154     0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/CE
    SLICE_X43Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/matrix_p23_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/clk_out1
    SLICE_X43Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/matrix_p23_reg[7]/C
                         clock pessimism              0.000     0.834    
    SLICE_X43Y49         FDCE (Hold_fdce_C_CE)       -0.039     0.795    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/matrix_p23_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/matrix_p31_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.797%)  route 0.154ns (52.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X43Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         0.154     0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/CE
    SLICE_X43Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/matrix_p31_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/clk_out1
    SLICE_X43Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/matrix_p31_reg[7]/C
                         clock pessimism              0.000     0.834    
    SLICE_X43Y49         FDCE (Hold_fdce_C_CE)       -0.039     0.795    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/matrix_p31_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/matrix_p32_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.797%)  route 0.154ns (52.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X43Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         0.154     0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/CE
    SLICE_X43Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/matrix_p32_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/clk_out1
    SLICE_X43Y49         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/matrix_p32_reg[7]/C
                         clock pessimism              0.000     0.834    
    SLICE_X43Y49         FDCE (Hold_fdce_C_CE)       -0.039     0.795    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/matrix_p32_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y47     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y47     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y47     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y49     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y49     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y49     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y49     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y44     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[3].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y44     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[3].srl_sig_reg[59]_srl28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y48     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[4].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y41     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[0].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y41     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[0].srl_sig_reg[59]_srl28/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y51     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_delay_2_reg[0]_srl3_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_median_filter_rgb888_shift_clk_en_buf_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y51     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_delay_2_reg[1]_srl3_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_median_filter_rgb888_shift_clk_en_buf_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y51     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_delay_2_reg[3]_srl3_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_median_filter_rgb888_shift_clk_en_buf_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y51     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/pixel_y_delay_2_reg[4]_srl3_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_median_filter_rgb888_shift_clk_en_buf_reg_c_1/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y16     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[0].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y16     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[0].srl_sig_reg[59]_srl28/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y16     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y45     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[127]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       32.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.308ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 0.704ns (9.140%)  route 6.998ns (90.860%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.561     1.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X43Y14         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=49, routed)          2.976     4.993    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X8Y33          LUT6 (Prop_lut6_I1_O)        0.124     5.117 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           1.526     6.643    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I0_O)        0.124     6.767 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=4, routed)           2.497     9.264    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/d[10]
    SLICE_X38Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.434    41.434    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.080    41.514    
                         clock uncertainty           -0.101    41.413    
    SLICE_X38Y30         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    41.572    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         41.572    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                 32.308    

Slack (MET) :             32.832ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.718ns (10.936%)  route 5.848ns (89.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.419     1.973 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[15]/Q
                         net (fo=45, routed)          4.969     6.942    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y6          LUT5 (Prop_lut5_I1_O)        0.299     7.241 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__14/i_/O
                         net (fo=1, routed)           0.879     8.120    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y0          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.489    41.489    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.497    
                         clock uncertainty           -0.101    41.395    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.952    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.952    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 32.832    

Slack (MET) :             32.993ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 1.608ns (23.575%)  route 5.213ns (76.425%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.553     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.239     4.248    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_sync_reg_reg_0[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.124     4.372 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.372    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.922 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008     6.930    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.082 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.966     8.048    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.326     8.374 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.374    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[3]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.101    41.336    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)        0.031    41.367    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         41.367    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                 32.993    

Slack (MET) :             33.004ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 1.608ns (23.618%)  route 5.200ns (76.382%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.553     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.239     4.248    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_sync_reg_reg_0[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.124     4.372 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.372    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.922 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008     6.930    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.082 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.953     8.035    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.326     8.361 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     8.361    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[11]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.101    41.336    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)        0.029    41.365    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                 33.004    

Slack (MET) :             33.008ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 1.637ns (23.898%)  route 5.213ns (76.102%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.553     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.239     4.248    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_sync_reg_reg_0[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.124     4.372 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.372    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.922 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008     6.930    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.082 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.966     8.048    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.355     8.403 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.403    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[5]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.101    41.336    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)        0.075    41.411    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         41.411    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                 33.008    

Slack (MET) :             33.021ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 1.608ns (23.671%)  route 5.185ns (76.329%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.553     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.239     4.248    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_sync_reg_reg_0[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.124     4.372 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.372    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.922 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008     6.930    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.082 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.938     8.020    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.326     8.346 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.346    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[2]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.101    41.336    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)        0.031    41.367    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         41.367    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                 33.021    

Slack (MET) :             33.056ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 1.602ns (23.551%)  route 5.200ns (76.449%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.553     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.239     4.248    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_sync_reg_reg_0[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.124     4.372 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.372    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.922 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008     6.930    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.082 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.953     8.035    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.320     8.355 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.355    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[1]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.101    41.336    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)        0.075    41.411    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.411    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 33.056    

Slack (MET) :             33.061ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 1.031ns (15.833%)  route 5.481ns (84.167%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X37Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.645     4.655    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[7]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     4.774 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.315     5.088    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.332     5.420 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.398     6.818    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/p_13_in
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.942 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/addr_reg[16]_i_1/O
                         net (fo=17, routed)          1.123     8.066    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/E[0]
    SLICE_X31Y28         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.433    41.433    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y28         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/C
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.101    41.332    
    SLICE_X31Y28         FDCE (Setup_fdce_C_CE)      -0.205    41.127    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.127    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                 33.061    

Slack (MET) :             33.070ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 1.603ns (23.615%)  route 5.185ns (76.385%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.553     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.239     4.248    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_sync_reg_reg_0[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.124     4.372 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.372    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.922 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008     6.930    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.082 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.938     8.020    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.321     8.341 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.341    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[6]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.101    41.336    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)        0.075    41.411    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         41.411    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                 33.070    

Slack (MET) :             33.081ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 1.608ns (23.878%)  route 5.126ns (76.122%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.553     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y54         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/Q
                         net (fo=7, routed)           2.239     4.248    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_sync_reg_reg_0[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.124     4.372 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.372    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.922 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008     6.930    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.082 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.879     7.961    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.326     8.287 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.287    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[4]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/C
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.101    41.336    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)        0.032    41.368    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         41.368    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                 33.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[13].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.531%)  route 0.142ns (46.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.556     0.556    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[13].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[13].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.142     0.862    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][13]
    SLICE_X34Y33         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y33         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.253     0.571    
    SLICE_X34Y33         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.754    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.450%)  route 0.161ns (49.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.559     0.559    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X42Y34         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.161     0.884    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][1]
    SLICE_X38Y34         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.826     0.826    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y34         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.234     0.592    
    SLICE_X38Y34         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.775    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[14].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.555     0.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y30         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[14].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[14].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.170     0.889    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][14]
    SLICE_X34Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.821     0.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y30         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.770    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.499%)  route 0.174ns (51.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.556     0.556    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X42Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.174     0.894    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][3]
    SLICE_X38Y31         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y31         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X38Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.772    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.558     0.558    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.166     0.887    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][12]
    SLICE_X30Y34         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.826     0.826    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y34         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.253     0.573    
    SLICE_X30Y34         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.756    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[9].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[9].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.552     0.552    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y21         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[9].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[9].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.166     0.881    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][9]
    SLICE_X34Y22         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[9].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.818     0.818    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y22         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[9].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X34Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.748    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[9].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[4].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.557     0.557    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.176     0.897    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[1][4]
    SLICE_X30Y31         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[4].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y31         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[4].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.253     0.570    
    SLICE_X30Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.753    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[4].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[13].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.801%)  route 0.219ns (57.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.557     0.557    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.219     0.940    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[1][13]
    SLICE_X30Y35         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[13].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X30Y35         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[13].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X30Y35         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.776    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[13].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.164ns (26.873%)  route 0.446ns (73.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.559     0.559    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y34         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.446     1.169    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[1][1]
    SLICE_X34Y31         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.822     0.822    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y31         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.005     0.817    
    SLICE_X34Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.000    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.209ns (39.312%)  route 0.323ns (60.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.559     0.559    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X38Y35         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/Q
                         net (fo=1, routed)           0.323     1.045    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i_no_async_controls.output_reg[16][7]
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.090 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.090    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[7]
    SLICE_X31Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.830     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X31Y39         FDCE (Hold_fdce_C_D)         0.092     0.917    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y13     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y14     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y8      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y33     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y33     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y33     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y33     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X14Y25     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[15].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X14Y25     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[15].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X14Y25     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[15].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X14Y25     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[15].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y28     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[2].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y28     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[2].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y34     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X14Y22     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[15].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X14Y22     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[15].srl_sig_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.309ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.010ns  (logic 0.800ns (26.578%)  route 2.210ns (73.422%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 36.377 - 33.333 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 20.076 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.766    18.433    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.529 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.547    20.076    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y86         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.524    20.600 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.457    21.056    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.278    22.459    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y86         LUT4 (Prop_lut4_I3_O)        0.152    22.611 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.475    23.086    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X29Y86         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.521    34.854    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.945 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.432    36.377    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y86         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.328    36.705    
                         clock uncertainty           -0.035    36.670    
    SLICE_X29Y86         FDCE (Setup_fdce_C_D)       -0.275    36.395    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.395    
                         arrival time                         -23.086    
  -------------------------------------------------------------------
                         slack                                 13.309    

Slack (MET) :             13.393ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.918ns  (logic 0.800ns (27.412%)  route 2.118ns (72.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 36.377 - 33.333 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 20.076 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.766    18.433    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.529 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.547    20.076    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y86         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.524    20.600 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.457    21.056    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.279    22.460    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y86         LUT5 (Prop_lut5_I4_O)        0.152    22.612 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.382    22.994    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X29Y86         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.521    34.854    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.945 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.432    36.377    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y86         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.328    36.705    
                         clock uncertainty           -0.035    36.670    
    SLICE_X29Y86         FDCE (Setup_fdce_C_D)       -0.283    36.387    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.387    
                         arrival time                         -22.994    
  -------------------------------------------------------------------
                         slack                                 13.393    

Slack (MET) :             13.713ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.704ns (26.648%)  route 1.938ns (73.352%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 19.707 - 16.667 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.766     1.766    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.862 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.548     3.410    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y86         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.456     3.866 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          1.029     4.895    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_1
    SLICE_X32Y85         LUT6 (Prop_lut6_I4_O)        0.124     5.019 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.452    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X32Y85         LUT5 (Prop_lut5_I0_O)        0.124     5.576 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.476     6.052    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X34Y86         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.521    18.188    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.279 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.429    19.707    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y86         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.257    19.964    
                         clock uncertainty           -0.035    19.929    
    SLICE_X34Y86         FDRE (Setup_fdre_C_CE)      -0.164    19.765    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.765    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                 13.713    

Slack (MET) :             14.259ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.414ns  (logic 0.772ns (31.981%)  route 1.642ns (68.019%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 36.377 - 33.333 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 20.076 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.766    18.433    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.529 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.547    20.076    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y86         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.524    20.600 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.457    21.056    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.185    22.365    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y88         LUT3 (Prop_lut3_I2_O)        0.124    22.489 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.489    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X30Y88         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.521    34.854    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.945 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.432    36.377    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y88         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.328    36.705    
                         clock uncertainty           -0.035    36.670    
    SLICE_X30Y88         FDCE (Setup_fdce_C_D)        0.079    36.749    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.749    
                         arrival time                         -22.489    
  -------------------------------------------------------------------
                         slack                                 14.259    

Slack (MET) :             14.645ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.030ns  (logic 0.772ns (38.031%)  route 1.258ns (61.969%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 36.377 - 33.333 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 20.076 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.766    18.433    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.529 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.547    20.076    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y86         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.524    20.600 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.457    21.056    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.801    21.981    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y88         LUT2 (Prop_lut2_I0_O)        0.124    22.105 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.105    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X30Y88         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.521    34.854    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.945 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.432    36.377    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y88         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.328    36.705    
                         clock uncertainty           -0.035    36.670    
    SLICE_X30Y88         FDCE (Setup_fdce_C_D)        0.081    36.751    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.751    
                         arrival time                         -22.105    
  -------------------------------------------------------------------
                         slack                                 14.645    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.038ns  (logic 0.772ns (37.880%)  route 1.266ns (62.120%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 36.376 - 33.333 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 20.076 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.766    18.433    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.529 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.547    20.076    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y86         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.524    20.600 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.831    21.431    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X34Y87         LUT6 (Prop_lut6_I4_O)        0.124    21.555 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.435    21.990    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X34Y88         LUT6 (Prop_lut6_I1_O)        0.124    22.114 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.114    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X34Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.521    34.854    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.945 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.431    36.376    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.343    36.719    
                         clock uncertainty           -0.035    36.684    
    SLICE_X34Y88         FDCE (Setup_fdce_C_D)        0.081    36.765    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.765    
                         arrival time                         -22.114    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.658ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.027ns  (logic 0.772ns (38.086%)  route 1.255ns (61.914%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 36.376 - 33.333 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 20.076 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.766    18.433    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.529 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.547    20.076    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y86         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.524    20.600 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.831    21.431    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X34Y87         LUT6 (Prop_lut6_I4_O)        0.124    21.555 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.424    21.979    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X34Y88         LUT6 (Prop_lut6_I1_O)        0.124    22.103 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.103    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X34Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.521    34.854    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.945 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.431    36.376    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.343    36.719    
                         clock uncertainty           -0.035    36.684    
    SLICE_X34Y88         FDCE (Setup_fdce_C_D)        0.077    36.761    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.761    
                         arrival time                         -22.103    
  -------------------------------------------------------------------
                         slack                                 14.658    

Slack (MET) :             14.672ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.954ns  (logic 0.772ns (39.500%)  route 1.182ns (60.500%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.378 - 33.333 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 20.076 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.766    18.433    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.529 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.547    20.076    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y86         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.524    20.600 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.457    21.056    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.726    21.906    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y87         LUT3 (Prop_lut3_I2_O)        0.124    22.030 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.030    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X29Y87         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.521    34.854    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.945 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.378    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y87         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.328    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X29Y87         FDCE (Setup_fdce_C_D)        0.031    36.702    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.702    
                         arrival time                         -22.030    
  -------------------------------------------------------------------
                         slack                                 14.672    

Slack (MET) :             14.689ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.023ns  (logic 0.765ns (37.817%)  route 1.258ns (62.183%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 36.377 - 33.333 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 20.076 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.766    18.433    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.529 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.547    20.076    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y86         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.524    20.600 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.457    21.056    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.801    21.981    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y88         LUT3 (Prop_lut3_I2_O)        0.117    22.098 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.098    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X30Y88         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.521    34.854    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.945 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.432    36.377    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y88         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.328    36.705    
                         clock uncertainty           -0.035    36.670    
    SLICE_X30Y88         FDCE (Setup_fdce_C_D)        0.118    36.788    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.788    
                         arrival time                         -22.098    
  -------------------------------------------------------------------
                         slack                                 14.689    

Slack (MET) :             14.720ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.950ns  (logic 0.768ns (39.376%)  route 1.182ns (60.624%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.378 - 33.333 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 20.076 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.766    18.433    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.529 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.547    20.076    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y86         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.524    20.600 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.457    21.056    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.124    21.180 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.726    21.906    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y87         LUT4 (Prop_lut4_I3_O)        0.120    22.026 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.026    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X29Y87         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.521    34.854    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.945 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.378    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y87         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.328    36.706    
                         clock uncertainty           -0.035    36.671    
    SLICE_X29Y87         FDCE (Setup_fdce_C_D)        0.075    36.746    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.746    
                         arrival time                         -22.026    
  -------------------------------------------------------------------
                         slack                                 14.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.567%)  route 0.232ns (64.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.739 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.298    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X36Y89         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.128     1.426 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.232     1.658    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X30Y89         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.822     0.822    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.851 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.679    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y89         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.117     1.562    
    SLICE_X30Y89         FDCE (Hold_fdce_C_D)        -0.001     1.561    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.963%)  route 0.268ns (62.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.739 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.297    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDCE (Prop_fdce_C_Q)         0.164     1.461 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/Q
                         net (fo=3, routed)           0.268     1.729    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg_n_0
    SLICE_X36Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.822     0.822    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.851 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.679    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/C
                         clock pessimism             -0.117     1.562    
    SLICE_X36Y88         FDCE (Hold_fdce_C_D)         0.061     1.623    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.739 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.298    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X39Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDCE (Prop_fdce_C_Q)         0.141     1.439 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/Q
                         net (fo=6, routed)           0.087     1.526    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__1[4]
    SLICE_X38Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.571 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.571    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X38Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.822     0.822    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.851 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.679    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.368     1.311    
    SLICE_X38Y88         FDCE (Hold_fdce_C_D)         0.121     1.432    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.265%)  route 0.329ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.739 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.297    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDCE (Prop_fdce_C_Q)         0.164     1.461 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/Q
                         net (fo=3, routed)           0.329     1.790    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun
    SLICE_X36Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.822     0.822    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.851 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.679    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
                         clock pessimism             -0.117     1.562    
    SLICE_X36Y88         FDCE (Hold_fdce_C_D)         0.061     1.623    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.739 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.292    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X45Y79         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDCE (Prop_fdce_C_Q)         0.141     1.433 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.118     1.551    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X44Y79         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.822     0.822    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.851 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.672    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X44Y79         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.367     1.305    
    SLICE_X44Y79         FDCE (Hold_fdce_C_D)         0.070     1.375    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.739 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.581     1.320    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y72          FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.141     1.461 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.118     1.579    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[21]
    SLICE_X5Y72          FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.822     0.822    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.851 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.849     1.700    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y72          FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.367     1.333    
    SLICE_X5Y72          FDCE (Hold_fdce_C_D)         0.070     1.403    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.663%)  route 0.097ns (34.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.739 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.297    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y87         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDCE (Prop_fdce_C_Q)         0.141     1.438 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.097     1.535    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][10]
    SLICE_X39Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.580 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.580    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X39Y86         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.822     0.822    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.851 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.676    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X39Y86         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.365     1.311    
    SLICE_X39Y86         FDCE (Hold_fdce_C_D)         0.092     1.403    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.739 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.298    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDCE (Prop_fdce_C_Q)         0.164     1.462 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/Q
                         net (fo=3, routed)           0.073     1.535    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__1[1]
    SLICE_X39Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.580 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]__0_i_2/O
                         net (fo=1, routed)           0.000     1.580    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[5]
    SLICE_X39Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.822     0.822    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.851 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.679    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X39Y88         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/C
                         clock pessimism             -0.368     1.311    
    SLICE_X39Y88         FDCE (Hold_fdce_C_D)         0.091     1.402    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.535%)  route 0.113ns (44.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.739 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.292    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X44Y79         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDCE (Prop_fdce_C_Q)         0.141     1.433 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.113     1.546    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X46Y79         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.822     0.822    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.851 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.672    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X46Y79         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
                         clock pessimism             -0.366     1.306    
    SLICE_X46Y79         FDCE (Hold_fdce_C_D)         0.060     1.366    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.713     0.713    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.739 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.587     1.326    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y85          FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.467 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.122     1.589    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[26]
    SLICE_X4Y85          FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.822     0.822    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.851 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.856     1.708    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y85          FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.369     1.339    
    SLICE_X4Y85          FDCE (Hold_fdce_C_D)         0.070     1.409    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X34Y86   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X37Y86   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X39Y84   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X36Y87   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X36Y87   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X36Y87   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X36Y87   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X36Y87   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X37Y88   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y78   mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y78   mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y78   mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y87   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y87   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y87   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y86   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y86   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y86   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y86   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y87   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y87   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y87   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y78    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y80    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y81    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X6Y84    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X38Y84   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X38Y84   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X38Y84   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.693ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.859ns  (logic 0.734ns (15.105%)  route 4.125ns (84.895%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 36.872 - 33.333 ) 
    Source Clock Delay      (SCD):    3.791ns = ( 20.457 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.791    20.457    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.362    20.819 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.978    21.797    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y86         LUT3 (Prop_lut3_I2_O)        0.124    21.921 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           1.175    23.097    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X32Y87         LUT4 (Prop_lut4_I0_O)        0.124    23.221 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.604    23.825    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X31Y87         LUT5 (Prop_lut5_I0_O)        0.124    23.949 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.368    25.317    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X11Y89         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.539    36.872    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y89         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.471    37.343    
                         clock uncertainty           -0.035    37.308    
    SLICE_X11Y89         FDCE (Setup_fdce_C_CE)      -0.298    37.010    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         37.010    
                         arrival time                         -25.317    
  -------------------------------------------------------------------
                         slack                                 11.693    

Slack (MET) :             11.693ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.859ns  (logic 0.734ns (15.105%)  route 4.125ns (84.895%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 36.872 - 33.333 ) 
    Source Clock Delay      (SCD):    3.791ns = ( 20.457 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.791    20.457    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.362    20.819 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.978    21.797    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y86         LUT3 (Prop_lut3_I2_O)        0.124    21.921 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           1.175    23.097    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X32Y87         LUT4 (Prop_lut4_I0_O)        0.124    23.221 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.604    23.825    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X31Y87         LUT5 (Prop_lut5_I0_O)        0.124    23.949 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.368    25.317    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X11Y89         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.539    36.872    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y89         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.471    37.343    
                         clock uncertainty           -0.035    37.308    
    SLICE_X11Y89         FDCE (Setup_fdce_C_CE)      -0.298    37.010    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.010    
                         arrival time                         -25.317    
  -------------------------------------------------------------------
                         slack                                 11.693    

Slack (MET) :             11.693ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.859ns  (logic 0.734ns (15.105%)  route 4.125ns (84.895%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 36.872 - 33.333 ) 
    Source Clock Delay      (SCD):    3.791ns = ( 20.457 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.791    20.457    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.362    20.819 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.978    21.797    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y86         LUT3 (Prop_lut3_I2_O)        0.124    21.921 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           1.175    23.097    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X32Y87         LUT4 (Prop_lut4_I0_O)        0.124    23.221 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.604    23.825    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X31Y87         LUT5 (Prop_lut5_I0_O)        0.124    23.949 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.368    25.317    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X11Y89         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.539    36.872    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y89         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.471    37.343    
                         clock uncertainty           -0.035    37.308    
    SLICE_X11Y89         FDCE (Setup_fdce_C_CE)      -0.298    37.010    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.010    
                         arrival time                         -25.317    
  -------------------------------------------------------------------
                         slack                                 11.693    

Slack (MET) :             11.693ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.859ns  (logic 0.734ns (15.105%)  route 4.125ns (84.895%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.539ns = ( 36.872 - 33.333 ) 
    Source Clock Delay      (SCD):    3.791ns = ( 20.457 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.791    20.457    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.362    20.819 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.978    21.797    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y86         LUT3 (Prop_lut3_I2_O)        0.124    21.921 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           1.175    23.097    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X32Y87         LUT4 (Prop_lut4_I0_O)        0.124    23.221 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.604    23.825    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X31Y87         LUT5 (Prop_lut5_I0_O)        0.124    23.949 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.368    25.317    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X11Y89         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.539    36.872    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X11Y89         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.471    37.343    
                         clock uncertainty           -0.035    37.308    
    SLICE_X11Y89         FDCE (Setup_fdce_C_CE)      -0.298    37.010    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         37.010    
                         arrival time                         -25.317    
  -------------------------------------------------------------------
                         slack                                 11.693    

Slack (MET) :             12.098ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.579ns  (logic 0.734ns (16.031%)  route 3.845ns (83.969%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.660ns = ( 36.993 - 33.333 ) 
    Source Clock Delay      (SCD):    3.791ns = ( 20.457 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.791    20.457    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.362    20.819 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.978    21.797    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y86         LUT3 (Prop_lut3_I2_O)        0.124    21.921 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           1.175    23.097    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X32Y87         LUT4 (Prop_lut4_I0_O)        0.124    23.221 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.604    23.825    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X31Y87         LUT5 (Prop_lut5_I0_O)        0.124    23.949 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.087    25.036    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X10Y87         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.660    36.993    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X10Y87         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.471    37.464    
                         clock uncertainty           -0.035    37.429    
    SLICE_X10Y87         FDCE (Setup_fdce_C_CE)      -0.295    37.134    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -25.036    
  -------------------------------------------------------------------
                         slack                                 12.098    

Slack (MET) :             12.223ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.142ns  (logic 0.734ns (17.720%)  route 3.408ns (82.280%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 36.685 - 33.333 ) 
    Source Clock Delay      (SCD):    3.791ns = ( 20.457 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.791    20.457    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.362    20.819 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.978    21.797    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y86         LUT3 (Prop_lut3_I2_O)        0.124    21.921 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           1.175    23.097    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X32Y87         LUT4 (Prop_lut4_I0_O)        0.124    23.221 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.604    23.825    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X31Y87         LUT5 (Prop_lut5_I0_O)        0.124    23.949 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.651    24.600    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y90         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.352    36.685    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y90         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.471    37.156    
                         clock uncertainty           -0.035    37.120    
    SLICE_X28Y90         FDCE (Setup_fdce_C_CE)      -0.298    36.822    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.822    
                         arrival time                         -24.600    
  -------------------------------------------------------------------
                         slack                                 12.223    

Slack (MET) :             12.258ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.561ns  (logic 0.734ns (16.093%)  route 3.827ns (83.907%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 37.138 - 33.333 ) 
    Source Clock Delay      (SCD):    3.791ns = ( 20.457 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.791    20.457    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.362    20.819 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.978    21.797    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y86         LUT3 (Prop_lut3_I2_O)        0.124    21.921 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           1.175    23.097    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X32Y87         LUT4 (Prop_lut4_I0_O)        0.124    23.221 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.604    23.825    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X31Y87         LUT5 (Prop_lut5_I0_O)        0.124    23.949 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.070    25.018    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X9Y93          FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.805    37.138    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X9Y93          FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.471    37.609    
                         clock uncertainty           -0.035    37.574    
    SLICE_X9Y93          FDCE (Setup_fdce_C_CE)      -0.298    37.276    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.276    
                         arrival time                         -25.018    
  -------------------------------------------------------------------
                         slack                                 12.258    

Slack (MET) :             12.306ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.688ns  (logic 0.865ns (23.451%)  route 2.823ns (76.549%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 36.029 - 33.333 ) 
    Source Clock Delay      (SCD):    3.651ns = ( 20.317 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.651    20.317    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y85         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDCE (Prop_fdce_C_Q)         0.322    20.639 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          1.204    21.843    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.295    22.138 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i_i_4/O
                         net (fo=2, routed)           0.656    22.794    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[7]
    SLICE_X35Y86         LUT5 (Prop_lut5_I4_O)        0.124    22.918 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Ext_NM_BRK_i_i_3/O
                         net (fo=2, routed)           0.964    23.882    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.124    24.006 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000    24.006    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X37Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.696    36.029    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism              0.382    36.411    
                         clock uncertainty           -0.035    36.375    
    SLICE_X37Y84         FDCE (Setup_fdce_C_D)       -0.064    36.311    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         36.311    
                         arrival time                         -24.006    
  -------------------------------------------------------------------
                         slack                                 12.306    

Slack (MET) :             12.377ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.988ns  (logic 0.734ns (18.406%)  route 3.254ns (81.594%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 36.685 - 33.333 ) 
    Source Clock Delay      (SCD):    3.791ns = ( 20.457 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.791    20.457    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.362    20.819 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.978    21.797    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y86         LUT3 (Prop_lut3_I2_O)        0.124    21.921 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           1.175    23.097    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X32Y87         LUT4 (Prop_lut4_I0_O)        0.124    23.221 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.601    23.822    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X31Y87         LUT5 (Prop_lut5_I0_O)        0.124    23.946 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.499    24.445    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X29Y90         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.352    36.685    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y90         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.471    37.156    
                         clock uncertainty           -0.035    37.120    
    SLICE_X29Y90         FDCE (Setup_fdce_C_CE)      -0.298    36.822    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.822    
                         arrival time                         -24.445    
  -------------------------------------------------------------------
                         slack                                 12.377    

Slack (MET) :             12.377ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.988ns  (logic 0.734ns (18.406%)  route 3.254ns (81.594%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 36.685 - 33.333 ) 
    Source Clock Delay      (SCD):    3.791ns = ( 20.457 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.791    20.457    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.362    20.819 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.978    21.797    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[7]
    SLICE_X33Y86         LUT3 (Prop_lut3_I2_O)        0.124    21.921 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           1.175    23.097    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X32Y87         LUT4 (Prop_lut4_I0_O)        0.124    23.221 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.601    23.822    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X31Y87         LUT5 (Prop_lut5_I0_O)        0.124    23.946 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.499    24.445    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X29Y90         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.352    36.685    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y90         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.471    37.156    
                         clock uncertainty           -0.035    37.120    
    SLICE_X29Y90         FDCE (Setup_fdce_C_CE)      -0.298    36.822    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.822    
                         arrival time                         -24.445    
  -------------------------------------------------------------------
                         slack                                 12.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.499ns  (logic 0.157ns (31.434%)  route 0.342ns (68.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 18.313 - 16.667 ) 
    Source Clock Delay      (SCD):    1.415ns = ( 18.082 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.415    18.082    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X35Y86         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDCE (Prop_fdce_C_Q)         0.112    18.194 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.216    18.410    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X35Y86         LUT1 (Prop_lut1_I0_O)        0.045    18.455 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.127    18.581    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X35Y86         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.646    18.313    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X35Y86         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.231    18.082    
    SLICE_X35Y86         FDCE (Hold_fdce_C_D)         0.034    18.116    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.116    
                         arrival time                          18.581    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.197ns (32.925%)  route 0.401ns (67.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.591     1.591    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y85         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDCE (Prop_fdce_C_Q)         0.099     1.690 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.401     2.092    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X37Y85         LUT3 (Prop_lut3_I2_O)        0.098     2.190 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.190    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X37Y85         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.842     1.842    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y85         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.251     1.591    
    SLICE_X37Y85         FDCE (Hold_fdce_C_D)         0.071     1.662    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.530ns  (logic 0.157ns (29.600%)  route 0.373ns (70.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 18.523 - 16.667 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 18.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.636    18.302    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y83         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDCE (Prop_fdce_C_Q)         0.112    18.414 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.611    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.045    18.656 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.176    18.833    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.857    18.523    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.220    18.303    
    SLICE_X34Y84         FDCE (Hold_fdce_C_CE)       -0.073    18.230    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.230    
                         arrival time                          18.833    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.530ns  (logic 0.157ns (29.600%)  route 0.373ns (70.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 18.523 - 16.667 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 18.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.636    18.302    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y83         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDCE (Prop_fdce_C_Q)         0.112    18.414 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.611    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.045    18.656 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.176    18.833    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.857    18.523    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.220    18.303    
    SLICE_X34Y84         FDCE (Hold_fdce_C_CE)       -0.073    18.230    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.230    
                         arrival time                          18.833    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.591ns  (logic 0.157ns (26.579%)  route 0.434ns (73.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 18.523 - 16.667 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 18.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.636    18.302    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y83         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDCE (Prop_fdce_C_Q)         0.112    18.414 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.611    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.045    18.656 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.237    18.893    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.857    18.523    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y84         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.220    18.303    
    SLICE_X35Y84         FDCE (Hold_fdce_C_CE)       -0.075    18.228    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.228    
                         arrival time                          18.893    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.742%)  route 0.389ns (71.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 18.460 - 16.667 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 18.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.636    18.302    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y83         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDCE (Prop_fdce_C_Q)         0.112    18.414 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.611    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.045    18.656 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.192    18.849    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y85         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.794    18.460    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y85         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.210    18.250    
    SLICE_X34Y85         FDCE (Hold_fdce_C_CE)       -0.073    18.177    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.177    
                         arrival time                          18.849    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.742%)  route 0.389ns (71.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 18.460 - 16.667 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 18.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.636    18.302    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y83         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDCE (Prop_fdce_C_Q)         0.112    18.414 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.611    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.045    18.656 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.192    18.849    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y85         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.794    18.460    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y85         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.210    18.250    
    SLICE_X34Y85         FDCE (Hold_fdce_C_CE)       -0.073    18.177    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.177    
                         arrival time                          18.849    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.742%)  route 0.389ns (71.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 18.460 - 16.667 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 18.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.636    18.302    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y83         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDCE (Prop_fdce_C_Q)         0.112    18.414 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.611    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.045    18.656 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.192    18.849    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y85         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.794    18.460    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y85         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.210    18.250    
    SLICE_X34Y85         FDCE (Hold_fdce_C_CE)       -0.073    18.177    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.177    
                         arrival time                          18.849    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.742%)  route 0.389ns (71.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 18.460 - 16.667 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 18.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.636    18.302    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y83         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDCE (Prop_fdce_C_Q)         0.112    18.414 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.611    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.045    18.656 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.192    18.849    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y85         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.794    18.460    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y85         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.210    18.250    
    SLICE_X34Y85         FDCE (Hold_fdce_C_CE)       -0.073    18.177    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.177    
                         arrival time                          18.849    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.742%)  route 0.389ns (71.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 18.460 - 16.667 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 18.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.636    18.302    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X36Y83         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDCE (Prop_fdce_C_Q)         0.112    18.414 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.197    18.611    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.045    18.656 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.192    18.849    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y85         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.794    18.460    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y85         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.210    18.250    
    SLICE_X34Y85         FDCE (Hold_fdce_C_CE)       -0.073    18.177    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.177    
                         arrival time                          18.849    
  -------------------------------------------------------------------
                         slack                                  0.671    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X37Y85  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X37Y84  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X35Y86  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X34Y84  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X34Y84  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X34Y85  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X34Y85  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X34Y85  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X34Y85  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X35Y84  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X37Y85  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X37Y84  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X33Y85  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X33Y85  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X33Y85  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X33Y85  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X33Y85  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X33Y85  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X37Y85  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X37Y83  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X34Y84  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X34Y84  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X35Y84  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         16.666      16.166     SLICE_X36Y84  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X36Y83  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X36Y83  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X36Y83  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X36Y83  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X9Y93   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X9Y93   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_demo_clk_wiz_1_0
  To Clock:  clk_out1_mb_demo_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.014ns  (logic 0.580ns (8.270%)  route 6.434ns (91.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.426 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.116     6.049    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X42Y73         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.422     8.426    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X42Y73         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.562     8.988    
                         clock uncertainty           -0.074     8.914    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524     8.390    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.014ns  (logic 0.580ns (8.270%)  route 6.434ns (91.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.426 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.116     6.049    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X42Y73         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.422     8.426    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X42Y73         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.562     8.988    
                         clock uncertainty           -0.074     8.914    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524     8.390    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.014ns  (logic 0.580ns (8.270%)  route 6.434ns (91.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.426 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.116     6.049    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X42Y73         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.422     8.426    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X42Y73         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.562     8.988    
                         clock uncertainty           -0.074     8.914    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524     8.390    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.580ns (8.263%)  route 6.439ns (91.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.121     6.054    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X40Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.420     8.424    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X40Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X40Y74         FDRE (Setup_fdre_C_R)       -0.429     8.483    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.580ns (8.263%)  route 6.439ns (91.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.121     6.054    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X40Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.420     8.424    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X40Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X40Y74         FDRE (Setup_fdre_C_R)       -0.429     8.483    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 0.580ns (8.268%)  route 6.435ns (91.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.117     6.050    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X41Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.420     8.424    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[24]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X41Y74         FDRE (Setup_fdre_C_R)       -0.429     8.483    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 0.580ns (8.268%)  route 6.435ns (91.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.117     6.050    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X41Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.420     8.424    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[25]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X41Y74         FDRE (Setup_fdre_C_R)       -0.429     8.483    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 0.580ns (8.268%)  route 6.435ns (91.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.117     6.050    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X41Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.420     8.424    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[26]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X41Y74         FDRE (Setup_fdre_C_R)       -0.429     8.483    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 0.580ns (8.268%)  route 6.435ns (91.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.117     6.050    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X41Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.420     8.424    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[27]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X41Y74         FDRE (Setup_fdre_C_R)       -0.429     8.483    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 0.580ns (8.268%)  route 6.435ns (91.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.117     6.050    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X41Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.420     8.424    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[30]/C
                         clock pessimism              0.562     8.986    
                         clock uncertainty           -0.074     8.912    
    SLICE_X41Y74         FDRE (Setup_fdre_C_R)       -0.429     8.483    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[30]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  2.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.697%)  route 0.214ns (60.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.560    -0.621    mb_demo_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  mb_demo_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.214    -0.266    mb_demo_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][2]
    SLICE_X36Y57         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.828    -0.861    mb_demo_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y57         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X36Y57         FDRE (Hold_fdre_C_D)         0.070    -0.287    mb_demo_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.292%)  route 0.227ns (61.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.561    -0.620    mb_demo_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X33Y56         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  mb_demo_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.227    -0.252    mb_demo_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][6]
    SLICE_X36Y57         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.828    -0.861    mb_demo_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y57         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X36Y57         FDRE (Hold_fdre_C_D)         0.070    -0.287    mb_demo_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.590    -0.591    mb_demo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X1Y62          FDRE                                         r  mb_demo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  mb_demo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.101    -0.349    mb_demo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X2Y61          SRL16E                                       r  mb_demo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.861    -0.828    mb_demo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X2Y61          SRL16E                                       r  mb_demo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism              0.254    -0.574    
    SLICE_X2Y61          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.391    mb_demo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.228%)  route 0.185ns (56.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.556    -0.625    mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y66         FDRE                                         r  mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=47, routed)          0.185    -0.299    mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X34Y66         FDRE                                         r  mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.822    -0.868    mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y66         FDRE                                         r  mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X34Y66         FDRE (Hold_fdre_C_R)         0.009    -0.355    mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.187ns (43.551%)  route 0.242ns (56.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.556    -0.625    mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X35Y65         FDRE                                         r  mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I/Q
                         net (fo=2, routed)           0.242    -0.242    mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/read_Mux_In[13]
    SLICE_X37Y65         LUT3 (Prop_lut3_I0_O)        0.046    -0.196 r  mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[13]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.823    -0.866    mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X37Y65         FDRE                                         r  mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[13]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.107    -0.255    mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.226ns (53.726%)  route 0.195ns (46.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.564    -0.617    mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y48         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.195    -0.295    mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/scndry_vect_out[4]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.098    -0.197 r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    mb_demo_i/axi_gpio_1/U0/gpio_core_1/gpio_data_in_xor[11]
    SLICE_X31Y52         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.830    -0.859    mb_demo_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y52         FDRE                                         r  mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[11]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.092    -0.258    mb_demo_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.gpio_data_in_xor_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.227ns (53.736%)  route 0.195ns (46.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X39Y63         FDRE                                         r  mb_demo_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  mb_demo_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[1]/Q
                         net (fo=6, routed)           0.195    -0.301    mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/read_Mux_In[33]
    SLICE_X35Y62         LUT4 (Prop_lut4_I3_O)        0.099    -0.202 r  mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[30].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.000    -0.202    mb_demo_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_28
    SLICE_X35Y62         FDRE                                         r  mb_demo_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.824    -0.865    mb_demo_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X35Y62         FDRE                                         r  mb_demo_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I/C
                         clock pessimism              0.503    -0.361    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.091    -0.270    mb_demo_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.214%)  route 0.259ns (64.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.259    -0.224    mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X32Y81         FDRE                                         r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.820    -0.869    mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X32Y81         FDRE                                         r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg__0/C
                         clock pessimism              0.503    -0.365    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.070    -0.295    mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg__0
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.564    -0.617    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/s_axi_aclk
    SLICE_X15Y38         FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.409    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg_n_0_[0]
    SLICE_X14Y38         SRL16E                                       r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.834    -0.856    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/s_axi_aclk
    SLICE_X14Y38         SRL16E                                       r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/CLK
                         clock pessimism              0.251    -0.604    
    SLICE_X14Y38         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.487    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.468%)  route 0.191ns (57.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549    -0.632    mb_demo_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y73         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  mb_demo_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=122, routed)         0.191    -0.300    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/A3
    SLICE_X30Y73         RAMD32                                       r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.814    -0.875    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/WCLK
    SLICE_X30Y73         RAMD32                                       r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/DP/CLK
                         clock pessimism              0.256    -0.619    
    SLICE_X30Y73         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.379    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/DP
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_demo_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y73     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y73     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_15_15/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y73     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y73     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_16_16/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y73     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y75     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y73     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y73     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_demo_clk_wiz_1_0
  To Clock:  clk_out2_mb_demo_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       11.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.519ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@20.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.337ns  (logic 3.178ns (38.117%)  route 5.159ns (61.883%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.525 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.613    -0.899    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y18         RAMB18E1                                     r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.555 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.698     3.253    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_5/O
                         net (fo=2, routed)           0.826     4.204    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_5_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I3_O)        0.124     4.328 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=15, routed)          1.125     5.452    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.150     5.602 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_i_5/O
                         net (fo=8, routed)           0.729     6.331    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_36_out__0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.326     6.657 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[3]_i_1/O
                         net (fo=2, routed)           0.782     7.438    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[3]
    SLICE_X1Y47          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.520    18.525    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y47          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                         clock pessimism              0.564    19.088    
                         clock uncertainty           -0.084    19.005    
    SLICE_X1Y47          FDRE (Setup_fdre_C_D)       -0.047    18.958    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         18.958    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                 11.519    

Slack (MET) :             11.540ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@20.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.283ns  (logic 3.178ns (38.370%)  route 5.105ns (61.630%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.525 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.613    -0.899    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y18         RAMB18E1                                     r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.555 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.698     3.253    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_5/O
                         net (fo=2, routed)           0.826     4.204    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_5_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I3_O)        0.124     4.328 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=15, routed)          1.125     5.452    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.150     5.602 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_i_5/O
                         net (fo=8, routed)           0.678     6.280    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/p_36_out__0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.326     6.606 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[4]_i_1/O
                         net (fo=2, routed)           0.777     7.383    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[2]
    SLICE_X1Y47          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.520    18.525    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y47          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                         clock pessimism              0.564    19.088    
                         clock uncertainty           -0.084    19.005    
    SLICE_X1Y47          FDRE (Setup_fdre_C_D)       -0.081    18.924    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                 11.540    

Slack (MET) :             11.567ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@20.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 2.950ns (36.281%)  route 5.181ns (63.719%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.613    -0.899    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y18         RAMB18E1                                     r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.555 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=9, routed)           1.852     3.407    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.124     3.531 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/qspi_cntrl_ps[2]_i_5/O
                         net (fo=4, routed)           0.841     4.372    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     4.496 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_i_4/O
                         net (fo=14, routed)          0.827     5.323    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg_0
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.124     5.447 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.584     6.032    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/Serial_Dout_019_in
    SLICE_X4Y45          LUT3 (Prop_lut3_I2_O)        0.124     6.156 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           1.076     7.232    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]
    SLICE_X0Y46          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.519    18.524    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y46          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/C
                         clock pessimism              0.564    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X0Y46          FDRE (Setup_fdre_C_CE)      -0.205    18.799    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 11.567    

Slack (MET) :             11.567ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@20.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 2.950ns (36.281%)  route 5.181ns (63.719%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.613    -0.899    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y18         RAMB18E1                                     r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.555 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=9, routed)           1.852     3.407    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.124     3.531 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/qspi_cntrl_ps[2]_i_5/O
                         net (fo=4, routed)           0.841     4.372    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     4.496 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_i_4/O
                         net (fo=14, routed)          0.827     5.323    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg_0
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.124     5.447 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.584     6.032    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/Serial_Dout_019_in
    SLICE_X4Y45          LUT3 (Prop_lut3_I2_O)        0.124     6.156 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           1.076     7.232    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]
    SLICE_X0Y46          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.519    18.524    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y46          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]/C
                         clock pessimism              0.564    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X0Y46          FDRE (Setup_fdre_C_CE)      -0.205    18.799    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 11.567    

Slack (MET) :             11.567ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@20.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 2.950ns (36.281%)  route 5.181ns (63.719%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.613    -0.899    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y18         RAMB18E1                                     r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.555 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=9, routed)           1.852     3.407    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.124     3.531 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/qspi_cntrl_ps[2]_i_5/O
                         net (fo=4, routed)           0.841     4.372    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     4.496 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_i_4/O
                         net (fo=14, routed)          0.827     5.323    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg_0
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.124     5.447 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.584     6.032    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/Serial_Dout_019_in
    SLICE_X4Y45          LUT3 (Prop_lut3_I2_O)        0.124     6.156 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           1.076     7.232    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]
    SLICE_X0Y46          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.519    18.524    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y46          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[6]/C
                         clock pessimism              0.564    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X0Y46          FDRE (Setup_fdre_C_CE)      -0.205    18.799    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[6]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 11.567    

Slack (MET) :             11.567ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@20.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 2.950ns (36.281%)  route 5.181ns (63.719%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.613    -0.899    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y18         RAMB18E1                                     r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.555 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=9, routed)           1.852     3.407    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.124     3.531 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/qspi_cntrl_ps[2]_i_5/O
                         net (fo=4, routed)           0.841     4.372    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X3Y42          LUT6 (Prop_lut6_I1_O)        0.124     4.496 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_i_4/O
                         net (fo=14, routed)          0.827     5.323    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg_0
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.124     5.447 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.584     6.032    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/Serial_Dout_019_in
    SLICE_X4Y45          LUT3 (Prop_lut3_I2_O)        0.124     6.156 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           1.076     7.232    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]
    SLICE_X0Y46          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.519    18.524    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y46          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/C
                         clock pessimism              0.564    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X0Y46          FDRE (Setup_fdre_C_CE)      -0.205    18.799    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 11.567    

Slack (MET) :             11.870ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@20.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 3.178ns (39.859%)  route 4.795ns (60.141%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.525 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.613    -0.899    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y18         RAMB18E1                                     r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.555 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.698     3.253    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_5/O
                         net (fo=2, routed)           0.826     4.204    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_5_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I3_O)        0.124     4.328 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=15, routed)          1.125     5.452    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.150     5.602 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_i_5/O
                         net (fo=8, routed)           0.675     6.277    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/p_36_out__0
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.326     6.603 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[5]_i_1/O
                         net (fo=2, routed)           0.471     7.074    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[1]
    SLICE_X0Y47          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.520    18.525    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y47          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                         clock pessimism              0.564    19.088    
                         clock uncertainty           -0.084    19.005    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.061    18.944    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                 11.870    

Slack (MET) :             11.937ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@20.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.178ns (40.306%)  route 4.707ns (59.694%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.613    -0.899    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y18         RAMB18E1                                     r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.555 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.698     3.253    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_5/O
                         net (fo=2, routed)           0.826     4.204    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_5_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I3_O)        0.124     4.328 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=15, routed)          1.125     5.452    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.150     5.602 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_i_5/O
                         net (fo=8, routed)           0.666     6.268    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_36_out__0
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.326     6.594 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[2]_i_1/O
                         net (fo=2, routed)           0.392     6.986    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[2]
    SLICE_X1Y46          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.519    18.524    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X1Y46          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/C
                         clock pessimism              0.564    19.087    
                         clock uncertainty           -0.084    19.004    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)       -0.081    18.923    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]
  -------------------------------------------------------------------
                         required time                         18.923    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                 11.937    

Slack (MET) :             11.989ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@20.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 3.178ns (40.565%)  route 4.656ns (59.435%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.525 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.613    -0.899    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y18         RAMB18E1                                     r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.555 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.698     3.253    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_5/O
                         net (fo=2, routed)           0.826     4.204    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_5_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I3_O)        0.124     4.328 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=15, routed)          1.125     5.452    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.150     5.602 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_i_5/O
                         net (fo=8, routed)           0.666     6.268    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_36_out__0
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.326     6.594 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[2]_i_1/O
                         net (fo=2, routed)           0.341     6.935    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[2]
    SLICE_X0Y47          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.520    18.525    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y47          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                         clock pessimism              0.564    19.088    
                         clock uncertainty           -0.084    19.005    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.081    18.924    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                 11.989    

Slack (MET) :             11.999ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@20.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 3.178ns (40.548%)  route 4.660ns (59.452%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 18.525 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.613    -0.899    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y18         RAMB18E1                                     r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.555 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[11]
                         net (fo=4, routed)           1.698     3.253    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/douta[10]
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.377 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_5/O
                         net (fo=2, routed)           0.826     4.204    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_5_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I3_O)        0.124     4.328 f  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=15, routed)          1.125     5.452    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.150     5.602 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_i_5/O
                         net (fo=8, routed)           0.216     5.818    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_36_out__0
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.326     6.144 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_2/O
                         net (fo=2, routed)           0.794     6.939    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[1]
    SLICE_X0Y47          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         1.520    18.525    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X0Y47          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/C
                         clock pessimism              0.564    19.088    
                         clock uncertainty           -0.084    19.005    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.067    18.938    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                 11.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.081%)  route 0.192ns (47.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.596    -0.585    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X2Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=23, routed)          0.192    -0.229    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_in_bin[0]
    SLICE_X3Y50          LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/gray_enc[0]
    SLICE_X3Y50          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.864    -0.825    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X3Y50          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091    -0.225    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.071%)  route 0.180ns (54.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.596    -0.585    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X2Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.437 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/Q
                         net (fo=3, routed)           0.180    -0.257    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_in_bin[4]
    SLICE_X3Y50          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.864    -0.825    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X3Y50          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.016    -0.300    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.348%)  route 0.179ns (41.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.596    -0.585    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X2Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.437 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/Q
                         net (fo=3, routed)           0.179    -0.258    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_in_bin[4]
    SLICE_X3Y50          LUT2 (Prop_lut2_I0_O)        0.103    -0.155 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/gray_enc[3]
    SLICE_X3Y50          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.864    -0.825    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X3Y50          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.107    -0.209    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.243ns (49.502%)  route 0.248ns (50.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.596    -0.585    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X2Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.437 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=23, routed)          0.248    -0.189    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_in_bin[2]
    SLICE_X3Y50          LUT2 (Prop_lut2_I0_O)        0.095    -0.094 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/gray_enc[1]
    SLICE_X3Y50          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.864    -0.825    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X3Y50          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.107    -0.209    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.133%)  route 0.260ns (64.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.592    -0.589    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X3Y57          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=27, routed)          0.260    -0.188    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wrst_busy
    SLICE_X2Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.867    -0.823    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X2Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X2Y49          FDRE (Hold_fdre_C_R)         0.009    -0.305    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.133%)  route 0.260ns (64.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.592    -0.589    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X3Y57          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=27, routed)          0.260    -0.188    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wrst_busy
    SLICE_X2Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.867    -0.823    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X2Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X2Y49          FDRE (Hold_fdre_C_R)         0.009    -0.305    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.133%)  route 0.260ns (64.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.592    -0.589    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X3Y57          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=27, routed)          0.260    -0.188    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wrst_busy
    SLICE_X2Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.867    -0.823    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X2Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X2Y49          FDRE (Hold_fdre_C_R)         0.009    -0.305    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.133%)  route 0.260ns (64.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.592    -0.589    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X3Y57          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=27, routed)          0.260    -0.188    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wrst_busy
    SLICE_X2Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.867    -0.823    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X2Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X2Y49          FDRE (Hold_fdre_C_R)         0.009    -0.305    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.133%)  route 0.260ns (64.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.592    -0.589    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X3Y57          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=27, routed)          0.260    -0.188    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wrst_busy
    SLICE_X2Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.867    -0.823    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X2Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X2Y49          FDRE (Hold_fdre_C_R)         0.009    -0.305    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out2_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.594    -0.587    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X5Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.390    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/s_level_out_d1_cdc_to
    SLICE_X5Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out2_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=247, routed)         0.865    -0.825    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X5Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.587    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.075    -0.512    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mb_demo_clk_wiz_1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y18     mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    mb_demo_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y48     mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y47     mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y46     mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y45     mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X7Y43      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_cooolgate_en_gate_118_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X7Y43      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_cooolgate_en_gate_119_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X7Y43      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_cooolgate_en_gate_120_cooolDelFlop/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y51      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y51      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y50      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y51      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y51      mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_demo_clk_wiz_1_0
  To Clock:  clkfbout_mb_demo_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_demo_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    mb_demo_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 1.031ns (13.466%)  route 6.625ns (86.534%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X37Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.645     4.655    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[7]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     4.774 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.315     5.088    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.332     5.420 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.031     6.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X33Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.635     9.210    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y17         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.444    11.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y17         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32/CLK
                         clock pessimism             -0.084    11.360    
                         clock uncertainty           -0.215    11.146    
    SLICE_X54Y17         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.629    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 1.031ns (13.466%)  route 6.625ns (86.534%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X37Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.645     4.655    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[7]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     4.774 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.315     5.088    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.332     5.420 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.031     6.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X33Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.635     9.210    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y17         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.444    11.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y17         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.084    11.360    
                         clock uncertainty           -0.215    11.146    
    SLICE_X54Y17         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.629    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[63]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 1.031ns (13.466%)  route 6.625ns (86.534%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X37Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.645     4.655    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[7]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     4.774 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.315     5.088    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.332     5.420 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.031     6.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X33Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.635     9.210    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y17         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[63]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.444    11.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y17         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[63]_srl32/CLK
                         clock pessimism             -0.084    11.360    
                         clock uncertainty           -0.215    11.146    
    SLICE_X54Y17         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.629    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[95]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 1.031ns (13.466%)  route 6.625ns (86.534%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X37Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.645     4.655    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[7]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     4.774 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.315     5.088    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.332     5.420 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.031     6.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X33Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.635     9.210    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y17         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[95]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.444    11.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y17         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[95]_srl32/CLK
                         clock pessimism             -0.084    11.360    
                         clock uncertainty           -0.215    11.146    
    SLICE_X54Y17         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.629    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 1.031ns (13.498%)  route 6.607ns (86.502%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X37Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.645     4.655    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[7]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     4.774 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.315     5.088    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.332     5.420 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.031     6.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X33Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.617     9.192    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y20         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y20         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CLK
                         clock pessimism             -0.084    11.357    
                         clock uncertainty           -0.215    11.143    
    SLICE_X54Y20         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.626    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 1.031ns (13.498%)  route 6.607ns (86.502%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X37Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.645     4.655    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[7]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     4.774 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.315     5.088    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.332     5.420 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.031     6.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X33Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.617     9.192    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y20         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y20         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.084    11.357    
                         clock uncertainty           -0.215    11.143    
    SLICE_X54Y20         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.626    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 1.031ns (13.498%)  route 6.607ns (86.502%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X37Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.645     4.655    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[7]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     4.774 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.315     5.088    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.332     5.420 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.031     6.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X33Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.617     9.192    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y20         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y20         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32/CLK
                         clock pessimism             -0.084    11.357    
                         clock uncertainty           -0.215    11.143    
    SLICE_X54Y20         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.626    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 1.031ns (13.498%)  route 6.607ns (86.502%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X37Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.645     4.655    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[7]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     4.774 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.315     5.088    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.332     5.420 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.031     6.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X33Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.617     9.192    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y20         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y20         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32/CLK
                         clock pessimism             -0.084    11.357    
                         clock uncertainty           -0.215    11.143    
    SLICE_X54Y20         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.626    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 1.031ns (13.610%)  route 6.544ns (86.390%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X37Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.645     4.655    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[7]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     4.774 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.315     5.088    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.332     5.420 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.031     6.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X33Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.554     9.129    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y21         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.440    11.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y21         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32/CLK
                         clock pessimism             -0.084    11.356    
                         clock uncertainty           -0.215    11.142    
    SLICE_X54Y21         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.625    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 1.031ns (13.610%)  route 6.544ns (86.390%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X37Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.645     4.655    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[7]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     4.774 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.315     5.088    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.332     5.420 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           1.031     6.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X33Y38         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.554     9.129    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y21         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.440    11.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y21         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.084    11.356    
                         clock uncertainty           -0.215    11.142    
    SLICE_X54Y21         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.625    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  1.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.231ns (25.371%)  route 0.679ns (74.629%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.557     0.557    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X47Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          0.353     1.051    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X49Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.096 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.135     1.231    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X49Y34         LUT3 (Prop_lut3_I0_O)        0.045     1.276 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=3, routed)           0.191     1.467    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/d[4]
    SLICE_X52Y34         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.831     0.831    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X52Y34         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.048     0.878    
                         clock uncertainty            0.215     1.093    
    SLICE_X52Y34         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.276    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[1]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.128ns (16.416%)  route 0.652ns (83.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.561     0.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y55         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.128     0.689 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.652     1.340    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x[1]
    SLICE_X42Y54         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[1]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.831     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X42Y54         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[1]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.878    
                         clock uncertainty            0.215     1.093    
    SLICE_X42Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.148    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[1]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[2]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.149%)  route 0.681ns (82.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.561     0.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y55         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.681     1.383    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x[2]
    SLICE_X42Y54         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[2]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.831     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X42Y54         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[2]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.878    
                         clock uncertainty            0.215     1.093    
    SLICE_X42Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.187    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[2]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[0]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.838%)  route 0.696ns (83.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.561     0.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y55         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.696     1.398    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x[0]
    SLICE_X42Y54         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[0]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.831     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X42Y54         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[0]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.878    
                         clock uncertainty            0.215     1.093    
    SLICE_X42Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.195    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[0]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.443%)  route 0.716ns (83.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[4]/Q
                         net (fo=11, routed)          0.716     1.419    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y[4]
    SLICE_X42Y52         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.832     0.831    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X42Y52         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.879    
                         clock uncertainty            0.215     1.094    
    SLICE_X42Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.211    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[5]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.141ns (16.377%)  route 0.720ns (83.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X37Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.720     1.423    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y[5]
    SLICE_X42Y52         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[5]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.832     0.831    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X42Y52         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[5]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.879    
                         clock uncertainty            0.215     1.094    
    SLICE_X42Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.209    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[5]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p33_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.249ns (31.682%)  route 0.537ns (68.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.598     0.598    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y14         RAMB18E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     0.802 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.348     1.150    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1[0]
    SLICE_X48Y34         LUT5 (Prop_lut5_I1_O)        0.045     1.195 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           0.189     1.384    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/doutb[0]
    SLICE_X51Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p33_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.832     0.832    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X51Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p33_reg[3]/C
                         clock pessimism              0.048     0.879    
                         clock uncertainty            0.215     1.094    
    SLICE_X51Y36         FDCE (Hold_fdce_C_D)         0.075     1.169    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p33_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[3]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.128ns (15.953%)  route 0.674ns (84.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.561     0.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y55         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.128     0.689 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.674     1.363    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x[3]
    SLICE_X42Y54         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[3]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.831     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X42Y54         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[3]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.878    
                         clock uncertainty            0.215     1.093    
    SLICE_X42Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.148    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[3]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.186ns (19.770%)  route 0.755ns (80.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.553     0.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X37Y21         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.295     0.988    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X32Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.033 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=3, routed)           0.460     1.493    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/d[5]
    SLICE_X38Y16         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.825     0.825    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y16         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.048     0.872    
                         clock uncertainty            0.215     1.087    
    SLICE_X38Y16         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.270    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[9]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.141ns (16.210%)  route 0.729ns (83.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.561     0.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/Q
                         net (fo=12, routed)          0.729     1.431    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x[9]
    SLICE_X42Y51         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[9]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.832     0.831    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X42Y51         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[9]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.879    
                         clock uncertainty            0.215     1.094    
    SLICE_X42Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.203    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[9]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_demo_clk_wiz_1_0
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 0.580ns (7.334%)  route 7.328ns (92.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 11.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        4.010     6.943    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X54Y25         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.435    11.435    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X54Y25         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.000    11.435    
                         clock uncertainty           -0.214    11.221    
    SLICE_X54Y25         FDRE (Setup_fdre_C_R)       -0.524    10.697    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         10.697    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 0.580ns (7.362%)  route 7.298ns (92.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.980     6.913    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X57Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.439    11.439    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000    11.439    
                         clock uncertainty           -0.214    11.225    
    SLICE_X57Y27         FDRE (Setup_fdre_C_R)       -0.429    10.796    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         10.796    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 0.580ns (7.362%)  route 7.298ns (92.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.980     6.913    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X57Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.439    11.439    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.000    11.439    
                         clock uncertainty           -0.214    11.225    
    SLICE_X57Y27         FDRE (Setup_fdre_C_R)       -0.429    10.796    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         10.796    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 0.580ns (7.362%)  route 7.298ns (92.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.980     6.913    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X57Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.439    11.439    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000    11.439    
                         clock uncertainty           -0.214    11.225    
    SLICE_X57Y27         FDRE (Setup_fdre_C_R)       -0.429    10.796    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         10.796    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 0.580ns (7.362%)  route 7.298ns (92.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.980     6.913    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X57Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.439    11.439    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000    11.439    
                         clock uncertainty           -0.214    11.225    
    SLICE_X57Y27         FDRE (Setup_fdre_C_R)       -0.429    10.796    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         10.796    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 0.580ns (7.431%)  route 7.226ns (92.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.907     6.841    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X51Y47         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.453    11.453    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X51Y47         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.000    11.453    
                         clock uncertainty           -0.214    11.239    
    SLICE_X51Y47         FDRE (Setup_fdre_C_R)       -0.429    10.810    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             4.055ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 0.580ns (7.521%)  route 7.132ns (92.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.814     6.747    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X55Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.445    11.445    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X55Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000    11.445    
                         clock uncertainty           -0.214    11.231    
    SLICE_X55Y33         FDRE (Setup_fdre_C_R)       -0.429    10.802    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         10.802    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                  4.055    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.773ns  (logic 0.580ns (7.462%)  route 7.193ns (92.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.875     6.808    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X58Y40         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.516    11.516    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X58Y40         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.214    11.302    
    SLICE_X58Y40         FDRE (Setup_fdre_C_R)       -0.429    10.873    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 0.580ns (7.536%)  route 7.116ns (92.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.798     6.731    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X53Y18         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.442    11.442    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y18         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000    11.442    
                         clock uncertainty           -0.214    11.228    
    SLICE_X53Y18         FDRE (Setup_fdre_C_R)       -0.429    10.799    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.590ns  (logic 0.580ns (7.642%)  route 7.010ns (92.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.692     6.625    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X50Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.453    11.453    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X50Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000    11.453    
                         clock uncertainty           -0.214    11.239    
    SLICE_X50Y48         FDRE (Setup_fdre_C_R)       -0.524    10.715    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         10.715    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  4.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/matrix_p33_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.362ns (16.776%)  route 1.796ns (83.224%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.562    -0.619    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y50         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=5, routed)           0.671     0.193    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cb_color_cmp/Q[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.044     0.237 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cb_color_cmp/bit_data_carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.237    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cb_color_cmp/bit_data_carry_i_4__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.369 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cb_color_cmp/bit_data_carry/CO[3]
                         net (fo=1, routed)           0.393     0.761    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cr_color_cmp/CO[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.806 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cr_color_cmp/U1_shift_ram_1bit_i_1/O
                         net (fo=2, routed)           0.732     1.539    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/I54
    SLICE_X33Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/matrix_p33_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.833     0.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/clk_out1
    SLICE_X33Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/matrix_p33_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.214     1.047    
    SLICE_X33Y48         FDCE (Hold_fdce_C_D)         0.071     1.118    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/matrix_p33_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.186ns (8.821%)  route 1.923ns (91.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.452     0.969    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.014 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.470     1.484    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X28Y33         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.826     0.826    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X28Y33         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[2]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.214     1.040    
    SLICE_X28Y33         FDCE (Hold_fdce_C_CE)       -0.039     1.001    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.186ns (8.821%)  route 1.923ns (91.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.452     0.969    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.014 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.470     1.484    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X28Y33         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.826     0.826    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X28Y33         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[3]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.214     1.040    
    SLICE_X28Y33         FDCE (Hold_fdce_C_CE)       -0.039     1.001    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.186ns (8.821%)  route 1.923ns (91.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.452     0.969    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.014 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.470     1.484    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X28Y33         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.826     0.826    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X28Y33         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[3]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.214     1.040    
    SLICE_X28Y33         FDCE (Hold_fdce_C_CE)       -0.039     1.001    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.186ns (8.665%)  route 1.961ns (91.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.452     0.969    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.014 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.508     1.522    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X31Y35         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X31Y35         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[1]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.214     1.041    
    SLICE_X31Y35         FDCE (Hold_fdce_C_CE)       -0.039     1.002    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.186ns (8.665%)  route 1.961ns (91.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.452     0.969    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.014 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.508     1.522    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X31Y35         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X31Y35         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[6]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.214     1.041    
    SLICE_X31Y35         FDCE (Hold_fdce_C_CE)       -0.039     1.002    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.186ns (8.665%)  route 1.961ns (91.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.452     0.969    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.014 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.508     1.522    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X31Y35         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X31Y35         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[1]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.214     1.041    
    SLICE_X31Y35         FDCE (Hold_fdce_C_CE)       -0.039     1.002    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.186ns (8.665%)  route 1.961ns (91.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.452     0.969    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.014 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.508     1.522    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X31Y35         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X31Y35         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[6]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.214     1.041    
    SLICE_X31Y35         FDCE (Hold_fdce_C_CE)       -0.039     1.002    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.186ns (8.537%)  route 1.993ns (91.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.452     0.969    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.014 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.540     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X29Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X29Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[0]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.214     1.041    
    SLICE_X29Y34         FDCE (Hold_fdce_C_CE)       -0.039     1.002    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.186ns (8.537%)  route 1.993ns (91.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.452     0.969    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X33Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.014 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.540     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/shift_clk_en
    SLICE_X28Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X28Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[4]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.214     1.041    
    SLICE_X28Y34         FDCE (Hold_fdce_C_CE)       -0.039     1.002    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p11_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.552    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.619ns  (logic 1.670ns (29.723%)  route 3.949ns (70.277%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 31.553 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553    31.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518    32.071 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/Q
                         net (fo=2, routed)           0.975    33.046    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    33.170 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000    33.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.720 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008    35.728    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152    35.880 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.966    36.846    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.326    37.172 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    37.172    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[3]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/C
                         clock pessimism             -0.084    41.353    
                         clock uncertainty           -0.215    41.139    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)        0.031    41.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         41.170    
                         arrival time                         -37.172    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.606ns  (logic 1.670ns (29.790%)  route 3.936ns (70.210%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 31.553 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553    31.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518    32.071 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/Q
                         net (fo=2, routed)           0.975    33.046    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    33.170 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000    33.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.720 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008    35.728    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152    35.880 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.953    36.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.326    37.159 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    37.159    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[11]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/C
                         clock pessimism             -0.084    41.353    
                         clock uncertainty           -0.215    41.139    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)        0.029    41.168    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                         -37.159    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.648ns  (logic 1.699ns (30.084%)  route 3.949ns (69.916%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 31.553 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553    31.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518    32.071 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/Q
                         net (fo=2, routed)           0.975    33.046    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    33.170 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000    33.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.720 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008    35.728    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152    35.880 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.966    36.846    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.355    37.201 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    37.201    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[5]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/C
                         clock pessimism             -0.084    41.353    
                         clock uncertainty           -0.215    41.139    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)        0.075    41.214    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         41.214    
                         arrival time                         -37.201    
  -------------------------------------------------------------------
                         slack                                  4.013    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.591ns  (logic 1.670ns (29.870%)  route 3.921ns (70.130%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 31.553 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553    31.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518    32.071 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/Q
                         net (fo=2, routed)           0.975    33.046    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    33.170 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000    33.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.720 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008    35.728    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152    35.880 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.938    36.818    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.326    37.144 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    37.144    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[2]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/C
                         clock pessimism             -0.084    41.353    
                         clock uncertainty           -0.215    41.139    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)        0.031    41.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         41.170    
                         arrival time                         -37.144    
  -------------------------------------------------------------------
                         slack                                  4.026    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.600ns  (logic 1.664ns (29.714%)  route 3.936ns (70.286%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 31.553 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553    31.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518    32.071 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/Q
                         net (fo=2, routed)           0.975    33.046    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    33.170 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000    33.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.720 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008    35.728    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152    35.880 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.953    36.833    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.320    37.153 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    37.153    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[1]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/C
                         clock pessimism             -0.084    41.353    
                         clock uncertainty           -0.215    41.139    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)        0.075    41.214    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.214    
                         arrival time                         -37.153    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.586ns  (logic 1.665ns (29.807%)  route 3.921ns (70.193%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 31.553 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553    31.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518    32.071 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/Q
                         net (fo=2, routed)           0.975    33.046    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    33.170 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000    33.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.720 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008    35.728    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152    35.880 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.938    36.818    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.321    37.139 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    37.139    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[6]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/C
                         clock pessimism             -0.084    41.353    
                         clock uncertainty           -0.215    41.139    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)        0.075    41.214    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         41.214    
                         arrival time                         -37.139    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.532ns  (logic 1.670ns (30.188%)  route 3.862ns (69.812%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 31.553 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553    31.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518    32.071 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/Q
                         net (fo=2, routed)           0.975    33.046    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    33.170 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000    33.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.720 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008    35.728    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152    35.880 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.879    36.759    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.326    37.085 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    37.085    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[4]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.437    41.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/C
                         clock pessimism             -0.084    41.353    
                         clock uncertainty           -0.215    41.139    
    SLICE_X28Y31         FDCE (Setup_fdce_C_D)        0.032    41.171    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         41.171    
                         arrival time                         -37.085    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.083ns  (logic 1.670ns (32.852%)  route 3.413ns (67.148%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 31.553 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553    31.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518    32.071 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/Q
                         net (fo=2, routed)           0.975    33.046    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    33.170 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000    33.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.720 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           2.008    35.728    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.152    35.880 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.431    36.310    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I3_O)        0.326    36.636 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    36.636    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[0]
    SLICE_X35Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.442    41.442    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X35Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/C
                         clock pessimism             -0.084    41.358    
                         clock uncertainty           -0.215    41.144    
    SLICE_X35Y39         FDCE (Setup_fdce_C_D)        0.031    41.175    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.175    
                         arrival time                         -36.636    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        4.895ns  (logic 1.440ns (29.419%)  route 3.455ns (70.581%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 31.553 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553    31.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518    32.071 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/Q
                         net (fo=2, routed)           0.975    33.046    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    33.170 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000    33.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.720 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           1.867    35.587    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.124    35.711 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2/O
                         net (fo=3, routed)           0.613    36.324    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2_n_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I0_O)        0.124    36.448 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    36.448    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[9]
    SLICE_X31Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.443    41.443    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]/C
                         clock pessimism             -0.084    41.359    
                         clock uncertainty           -0.215    41.145    
    SLICE_X31Y39         FDCE (Setup_fdce_C_D)        0.029    41.174    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         41.174    
                         arrival time                         -36.448    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        4.839ns  (logic 1.440ns (29.758%)  route 3.399ns (70.242%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 31.553 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553    31.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518    32.071 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/Q
                         net (fo=2, routed)           0.975    33.046    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[4]
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    33.170 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_3/O
                         net (fo=1, routed)           0.000    33.170    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.720 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           1.867    35.587    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.124    35.711 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2/O
                         net (fo=3, routed)           0.557    36.268    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2_n_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I0_O)        0.124    36.392 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    36.392    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[7]
    SLICE_X31Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.443    41.443    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/C
                         clock pessimism             -0.084    41.359    
                         clock uncertainty           -0.215    41.145    
    SLICE_X31Y39         FDCE (Setup_fdce_C_D)        0.031    41.176    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         41.176    
                         arrival time                         -36.392    
  -------------------------------------------------------------------
                         slack                                  4.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.882%)  route 0.506ns (73.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X32Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.506     1.211    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.256 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.256    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[10]
    SLICE_X35Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.829     0.829    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X35Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[14]/C
                         clock pessimism              0.048     0.876    
                         clock uncertainty            0.215     1.091    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.091     1.182    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.294ns (36.044%)  route 0.522ns (63.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X32Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.362     1.067    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.046     1.113 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.160     1.272    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I3_O)        0.107     1.379 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.379    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[0]
    SLICE_X35Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.829     0.829    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X35Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/C
                         clock pessimism              0.048     0.876    
                         clock uncertainty            0.215     1.091    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.092     1.183    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.298ns (28.704%)  route 0.740ns (71.296%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X32Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.362     1.067    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.046     1.113 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.378     1.491    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.111     1.602 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[6]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/C
                         clock pessimism              0.048     0.871    
                         clock uncertainty            0.215     1.086    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.107     1.193    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.294ns (28.674%)  route 0.731ns (71.326%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X32Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.362     1.067    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.046     1.113 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.369     1.482    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.107     1.589 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.589    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[4]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/C
                         clock pessimism              0.048     0.871    
                         clock uncertainty            0.215     1.086    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.092     1.178    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.294ns (28.031%)  route 0.755ns (71.969%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X32Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.362     1.067    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.046     1.113 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.393     1.505    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.107     1.612 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.612    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[5]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/C
                         clock pessimism              0.048     0.871    
                         clock uncertainty            0.215     1.086    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.107     1.193    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.294ns (28.428%)  route 0.740ns (71.572%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X32Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.362     1.067    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.046     1.113 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.378     1.491    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.107     1.598 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.598    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[2]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/C
                         clock pessimism              0.048     0.871    
                         clock uncertainty            0.215     1.086    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.092     1.178    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.297ns (27.986%)  route 0.764ns (72.014%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X32Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.362     1.067    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.046     1.113 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.402     1.515    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.110     1.625 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.625    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[1]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/C
                         clock pessimism              0.048     0.871    
                         clock uncertainty            0.215     1.086    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.107     1.193    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.294ns (28.031%)  route 0.755ns (71.969%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X32Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.362     1.067    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.046     1.113 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.393     1.505    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.107     1.612 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.612    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[3]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/C
                         clock pessimism              0.048     0.871    
                         clock uncertainty            0.215     1.086    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.092     1.178    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.294ns (27.782%)  route 0.764ns (72.218%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X32Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.362     1.067    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X33Y39         LUT4 (Prop_lut4_I0_O)        0.046     1.113 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.402     1.515    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.107     1.622 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.622    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[11]
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X28Y31         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/C
                         clock pessimism              0.048     0.871    
                         clock uncertainty            0.215     1.086    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.091     1.177    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.235ns (20.803%)  route 0.895ns (79.197%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X32Y48         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.697     1.402    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.447 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2/O
                         net (fo=3, routed)           0.197     1.644    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2_n_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I0_O)        0.049     1.693 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.693    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[8]
    SLICE_X31Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.830     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X31Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]/C
                         clock pessimism              0.048     0.877    
                         clock uncertainty            0.215     1.092    
    SLICE_X31Y39         FDCE (Hold_fdce_C_D)         0.107     1.199    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.494    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_demo_clk_wiz_1_0
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        5.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.659ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.598ns  (logic 0.580ns (8.790%)  route 6.018ns (91.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 41.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        2.700    35.634    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y25         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.428    41.428    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y25         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000    41.428    
                         clock uncertainty           -0.236    41.192    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.524    40.668    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         40.668    
                         arrival time                         -35.634    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.598ns  (logic 0.580ns (8.790%)  route 6.018ns (91.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 41.428 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        2.700    35.634    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y25         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.428    41.428    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y25         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000    41.428    
                         clock uncertainty           -0.236    41.192    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.524    40.668    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         40.668    
                         arrival time                         -35.634    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.519ns  (logic 0.580ns (8.897%)  route 5.939ns (91.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        2.621    35.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X38Y35         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.440    41.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X38Y35         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000    41.440    
                         clock uncertainty           -0.236    41.204    
    SLICE_X38Y35         FDRE (Setup_fdre_C_R)       -0.524    40.680    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                         -35.554    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.458ns  (logic 0.580ns (8.981%)  route 5.878ns (91.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        2.560    35.493    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.431    41.431    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000    41.431    
                         clock uncertainty           -0.236    41.195    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524    40.671    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         40.671    
                         arrival time                         -35.493    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.458ns  (logic 0.580ns (8.981%)  route 5.878ns (91.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        2.560    35.493    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.431    41.431    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.000    41.431    
                         clock uncertainty           -0.236    41.195    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524    40.671    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         40.671    
                         arrival time                         -35.493    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.438ns  (logic 0.580ns (9.008%)  route 5.858ns (90.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        2.540    35.474    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X34Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.434    41.434    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X34Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.000    41.434    
                         clock uncertainty           -0.236    41.198    
    SLICE_X34Y31         FDRE (Setup_fdre_C_R)       -0.524    40.674    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         40.674    
                         arrival time                         -35.474    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.438ns  (logic 0.580ns (9.008%)  route 5.858ns (90.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        2.540    35.474    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X34Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.434    41.434    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X34Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000    41.434    
                         clock uncertainty           -0.236    41.198    
    SLICE_X34Y31         FDRE (Setup_fdre_C_R)       -0.524    40.674    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         40.674    
                         arrival time                         -35.474    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.261ns  (logic 0.580ns (9.263%)  route 5.681ns (90.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        2.363    35.296    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.435    41.435    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.236    41.199    
    SLICE_X30Y31         FDRE (Setup_fdre_C_R)       -0.524    40.675    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         40.675    
                         arrival time                         -35.296    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.261ns  (logic 0.580ns (9.263%)  route 5.681ns (90.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        2.363    35.296    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.435    41.435    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.236    41.199    
    SLICE_X30Y31         FDRE (Setup_fdre_C_R)       -0.524    40.675    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         40.675    
                         arrival time                         -35.296    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        5.994ns  (logic 0.580ns (9.676%)  route 5.414ns (90.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        2.096    35.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y35         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.440    41.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y35         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.000    41.440    
                         clock uncertainty           -0.236    41.204    
    SLICE_X30Y35         FDRE (Setup_fdre_C_R)       -0.524    40.680    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                         -35.029    
  -------------------------------------------------------------------
                         slack                                  5.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.186ns (7.911%)  route 2.165ns (92.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.683     1.727    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X14Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X14Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X14Y27         FDRE (Hold_fdre_C_R)         0.009     1.068    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.186ns (6.835%)  route 2.535ns (93.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        1.053     2.097    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y35         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y35         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.236     1.063    
    SLICE_X30Y35         FDRE (Hold_fdre_C_R)         0.009     1.072    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.186ns (6.835%)  route 2.535ns (93.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        1.053     2.097    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y35         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y35         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.236     1.063    
    SLICE_X30Y35         FDRE (Hold_fdre_C_R)         0.009     1.072    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.186ns (6.597%)  route 2.633ns (93.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        1.151     2.195    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X30Y31         FDRE (Hold_fdre_C_R)         0.009     1.068    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.186ns (6.597%)  route 2.633ns (93.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        1.151     2.195    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X30Y31         FDRE (Hold_fdre_C_R)         0.009     1.068    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.186ns (6.441%)  route 2.702ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        1.220     2.264    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.819     0.819    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.236     1.055    
    SLICE_X30Y27         FDRE (Hold_fdre_C_R)         0.009     1.064    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.186ns (6.441%)  route 2.702ns (93.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        1.220     2.264    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.819     0.819    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y27         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.236     1.055    
    SLICE_X30Y27         FDRE (Hold_fdre_C_R)         0.009     1.064    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.186ns (6.382%)  route 2.728ns (93.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        1.246     2.290    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X34Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.822     0.822    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X34Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.236     1.058    
    SLICE_X34Y31         FDRE (Hold_fdre_C_R)         0.009     1.067    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.186ns (6.382%)  route 2.728ns (93.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        1.246     2.290    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X34Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.822     0.822    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X34Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.236     1.058    
    SLICE_X34Y31         FDRE (Hold_fdre_C_R)         0.009     1.067    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.186ns (6.313%)  route 2.760ns (93.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        1.278     2.322    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X30Y25         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X30Y25         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.236     1.052    
    SLICE_X30Y25         FDRE (Hold_fdre_C_R)         0.009     1.061    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  1.261    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_mb_demo_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.580ns (27.049%)  route 1.564ns (72.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X43Y58         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[11]/Q
                         net (fo=1, routed)           1.564     3.573    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[11]
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.124     3.697 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     3.697    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[27]
    SLICE_X41Y75         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.420     8.424    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y75         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000     8.424    
                         clock uncertainty           -0.214     8.210    
    SLICE_X41Y75         FDRE (Setup_fdre_C_D)        0.029     8.239    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -3.697    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.642ns (30.241%)  route 1.481ns (69.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.426 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518     2.071 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[1]/Q
                         net (fo=2, routed)           1.481     3.552    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[1]
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.124     3.676 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     3.676    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[17]
    SLICE_X40Y73         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.422     8.426    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X40Y73         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000     8.426    
                         clock uncertainty           -0.214     8.212    
    SLICE_X40Y73         FDRE (Setup_fdre_C_D)        0.031     8.243    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.580ns (28.733%)  route 1.439ns (71.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.555     1.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X44Y55         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDCE (Prop_fdce_C_Q)         0.456     2.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/Q
                         net (fo=2, routed)           1.244     3.255    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/intr[2]
    SLICE_X41Y78         LUT5 (Prop_lut5_I1_O)        0.124     3.379 r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr[2]_i_1/O
                         net (fo=1, routed)           0.195     3.574    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr[2]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.425     8.429    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X40Y78         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr_reg[2]/C
                         clock pessimism              0.000     8.429    
                         clock uncertainty           -0.214     8.215    
    SLICE_X40Y78         FDRE (Setup_fdre_C_D)       -0.047     8.168    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.456ns (22.871%)  route 1.538ns (77.129%))
  Logic Levels:           0  
  Clock Path Skew:        -3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.555     1.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X44Y55         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDCE (Prop_fdce_C_Q)         0.456     2.011 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/Q
                         net (fo=2, routed)           1.538     3.549    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/intr[2]
    SLICE_X41Y78         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.425     8.429    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X41Y78         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism              0.000     8.429    
                         clock uncertainty           -0.214     8.215    
    SLICE_X41Y78         FDRE (Setup_fdre_C_D)       -0.067     8.148    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.773ns (38.478%)  route 1.236ns (61.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 8.424 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y56         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.478     2.032 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[9]/Q
                         net (fo=2, routed)           1.236     3.268    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[9]
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.295     3.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     3.563    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[25]
    SLICE_X40Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.420     8.424    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X40Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.000     8.424    
                         clock uncertainty           -0.214     8.210    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)        0.031     8.241    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -3.563    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.642ns (32.024%)  route 1.363ns (67.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518     2.071 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[6]/Q
                         net (fo=2, routed)           1.363     3.434    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[6]
    SLICE_X41Y72         LUT6 (Prop_lut6_I1_O)        0.124     3.558 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     3.558    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[22]
    SLICE_X41Y72         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.423     8.427    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y72         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000     8.427    
                         clock uncertainty           -0.214     8.213    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)        0.029     8.242    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                          8.242    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  4.685    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.459%)  route 1.389ns (70.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X43Y58         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[10]/Q
                         net (fo=1, routed)           1.389     3.398    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[10]
    SLICE_X39Y74         LUT6 (Prop_lut6_I1_O)        0.124     3.522 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     3.522    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[26]
    SLICE_X39Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.418     8.422    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y74         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000     8.422    
                         clock uncertainty           -0.214     8.208    
    SLICE_X39Y74         FDRE (Setup_fdre_C_D)        0.029     8.237    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.642ns (33.667%)  route 1.265ns (66.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.426 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y56         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.518     2.072 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[0]/Q
                         net (fo=2, routed)           1.265     3.337    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[0]
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.124     3.461 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     3.461    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[16]
    SLICE_X40Y73         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.422     8.426    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X40Y73         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000     8.426    
                         clock uncertainty           -0.214     8.212    
    SLICE_X40Y73         FDRE (Setup_fdre_C_D)        0.029     8.241    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.642ns (33.762%)  route 1.260ns (66.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.426 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.553     1.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.518     2.071 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[4]/Q
                         net (fo=2, routed)           1.260     3.331    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[4]
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     3.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[20]
    SLICE_X40Y73         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.422     8.426    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X40Y73         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000     8.426    
                         clock uncertainty           -0.214     8.212    
    SLICE_X40Y73         FDRE (Setup_fdre_C_D)        0.031     8.243    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.642ns (33.868%)  route 1.254ns (66.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.554     1.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y56         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.518     2.072 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[7]/Q
                         net (fo=2, routed)           1.254     3.326    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[7]
    SLICE_X39Y72         LUT6 (Prop_lut6_I1_O)        0.124     3.450 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     3.450    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[23]
    SLICE_X39Y72         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.421     8.425    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y72         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000     8.425    
                         clock uncertainty           -0.214     8.211    
    SLICE_X39Y72         FDRE (Setup_fdre_C_D)        0.029     8.240    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -3.450    
  -------------------------------------------------------------------
                         slack                                  4.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.543ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.496%)  route 0.242ns (56.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X44Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[0]/Q
                         net (fo=2, routed)           0.242     0.944    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[0]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.045     0.989 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.989    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[0]
    SLICE_X36Y53         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.829    -0.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y53         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.214    -0.646    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.092    -0.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.614ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.227ns (45.592%)  route 0.271ns (54.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X44Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[6]/Q
                         net (fo=2, routed)           0.271     0.961    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[6]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.099     1.060 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.060    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[6]
    SLICE_X37Y54         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.829    -0.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y54         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.214    -0.646    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.092    -0.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.620ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.247ns (48.919%)  route 0.258ns (51.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.561     0.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y56         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.148     0.709 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[4]/Q
                         net (fo=2, routed)           0.258     0.967    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[4]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.099     1.066 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.066    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[4]
    SLICE_X36Y53         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.829    -0.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y53         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.214    -0.646    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.092    -0.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.246ns (48.456%)  route 0.262ns (51.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.561     0.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y56         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.148     0.709 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[8]/Q
                         net (fo=2, routed)           0.262     0.970    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[8]
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.098     1.068 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.068    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[8]
    SLICE_X37Y57         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.828    -0.861    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y57         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000    -0.861    
                         clock uncertainty            0.214    -0.647    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.092    -0.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.226ns (43.559%)  route 0.293ns (56.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X44Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/Q
                         net (fo=2, routed)           0.293     0.983    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[7]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.098     1.081 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.081    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[7]
    SLICE_X37Y54         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.829    -0.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y54         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.214    -0.646    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.092    -0.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.170%)  route 0.343ns (64.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.561     0.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X40Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[1]/Q
                         net (fo=2, routed)           0.343     1.045    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[1]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.090 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.090    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[1]
    SLICE_X37Y54         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.829    -0.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y54         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.214    -0.646    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.091    -0.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.661ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.089%)  route 0.360ns (65.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X44Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[3]/Q
                         net (fo=2, routed)           0.360     1.062    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[3]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.107 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.107    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[3]
    SLICE_X36Y53         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.829    -0.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y53         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.214    -0.646    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.092    -0.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.681ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.992%)  route 0.378ns (67.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X44Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/Q
                         net (fo=2, routed)           0.378     1.080    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[2]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.125 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.125    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[2]
    SLICE_X36Y53         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.829    -0.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y53         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.214    -0.646    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.091    -0.555    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.693ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.246ns (42.654%)  route 0.331ns (57.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.560     0.560    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.148     0.708 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[10]/Q
                         net (fo=1, routed)           0.331     1.038    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[10]
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.098     1.136 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.136    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[10]
    SLICE_X37Y57         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.828    -0.861    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y57         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000    -0.861    
                         clock uncertainty            0.214    -0.647    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.091    -0.556    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.247ns (42.765%)  route 0.331ns (57.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.560     0.560    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X42Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.148     0.708 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[11]/Q
                         net (fo=1, routed)           0.331     1.038    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[11]
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.099     1.137 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.137    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[11]
    SLICE_X39Y58         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.828    -0.861    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y58         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000    -0.861    
                         clock uncertainty            0.214    -0.647    
    SLICE_X39Y58         FDRE (Hold_fdre_C_D)         0.091    -0.556    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  1.693    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_demo_clk_wiz_1_0
  To Clock:  clk_out1_mb_demo_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       18.543ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.543ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.364ns  (logic 0.456ns (33.441%)  route 0.908ns (66.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42                                       0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.908     1.364    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[4]
    SLICE_X9Y44          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)       -0.093    19.907    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                 18.543    

Slack (MET) :             18.654ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.132ns  (logic 0.478ns (42.234%)  route 0.654ns (57.766%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44                                      0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.654     1.132    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X12Y45         FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)       -0.214    19.786    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.786    
                         arrival time                          -1.132    
  -------------------------------------------------------------------
                         slack                                 18.654    

Slack (MET) :             18.689ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.126%)  route 0.625ns (59.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50                                       0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.625     1.044    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X3Y49          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y49          FDRE (Setup_fdre_C_D)       -0.267    19.733    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 18.689    

Slack (MET) :             18.711ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.791%)  route 0.589ns (55.209%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52                                       0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.589     1.067    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X2Y54          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X2Y54          FDRE (Setup_fdre_C_D)       -0.222    19.778    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.778    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 18.711    

Slack (MET) :             18.723ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.538%)  route 0.590ns (58.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50                                       0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.590     1.009    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X4Y50          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X4Y50          FDRE (Setup_fdre_C_D)       -0.268    19.732    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 18.723    

Slack (MET) :             18.744ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.992ns  (logic 0.478ns (48.177%)  route 0.514ns (51.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42                                       0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.514     0.992    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[3]
    SLICE_X7Y42          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)       -0.264    19.736    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.736    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 18.744    

Slack (MET) :             18.763ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.967ns  (logic 0.419ns (43.347%)  route 0.548ns (56.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42                                       0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.548     0.967    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[1]
    SLICE_X7Y42          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)       -0.270    19.730    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                 18.763    

Slack (MET) :             18.810ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.147ns  (logic 0.518ns (45.179%)  route 0.629ns (54.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52                                       0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.629     1.147    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X2Y54          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X2Y54          FDRE (Setup_fdre_C_D)       -0.043    19.957    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                 18.810    

Slack (MET) :             18.861ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.523%)  route 0.528ns (50.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42                                       0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.528     1.046    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[2]
    SLICE_X7Y42          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)       -0.093    19.907    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 18.861    

Slack (MET) :             18.861ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44                                      0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.574     1.092    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X12Y45         FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)       -0.047    19.953    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 18.861    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_demo_clk_wiz_1_0
  To Clock:  clk_out2_mb_demo_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.634ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.634ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.099ns  (logic 0.478ns (43.502%)  route 0.621ns (56.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54                                       0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.621     1.099    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y54          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y54          FDRE (Setup_fdre_C_D)       -0.267     9.733    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                  8.634    

Slack (MET) :             8.755ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.886%)  route 0.606ns (59.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45                                      0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.606     1.025    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X12Y44         FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)       -0.220     9.780    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                  8.755    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.105ns  (logic 0.518ns (46.870%)  route 0.587ns (53.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54                                       0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.587     1.105    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X2Y52          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y52          FDRE (Setup_fdre_C_D)       -0.047     9.953    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.864ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.800%)  route 0.585ns (56.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45                                      0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.585     1.041    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X13Y44         FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)       -0.095     9.905    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  8.864    

Slack (MET) :             8.870ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.862ns  (logic 0.419ns (48.605%)  route 0.443ns (51.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53                                       0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.443     0.862    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X3Y54          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)       -0.268     9.732    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  8.870    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.093%)  route 0.578ns (55.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45                                      0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.578     1.034    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X13Y44         FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)       -0.093     9.907    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.982ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.990ns  (logic 0.518ns (52.316%)  route 0.472ns (47.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45                                      0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.472     0.990    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X12Y44         FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)       -0.028     9.972    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  8.982    

Slack (MET) :             8.984ns  (required time - arrival time)
  Source:                 mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.921ns  (logic 0.456ns (49.530%)  route 0.465ns (50.470%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53                                       0.000     0.000 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.465     0.921    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X3Y54          FDRE                                         r  mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y54          FDRE (Setup_fdre_C_D)       -0.095     9.905    mb_demo_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  8.984    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mb_demo_clk_wiz_1_0
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.121ns  (logic 0.580ns (7.142%)  route 7.541ns (92.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        4.223     7.156    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X51Y57         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X51Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[5]/C
                         clock pessimism              0.000    11.441    
                         clock uncertainty           -0.214    11.226    
    SLICE_X51Y57         FDCE (Recov_fdce_C_CLR)     -0.405    10.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[5]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.121ns  (logic 0.580ns (7.142%)  route 7.541ns (92.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        4.223     7.156    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X51Y57         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X51Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[6]/C
                         clock pessimism              0.000    11.441    
                         clock uncertainty           -0.214    11.226    
    SLICE_X51Y57         FDCE (Recov_fdce_C_CLR)     -0.405    10.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[6]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.121ns  (logic 0.580ns (7.142%)  route 7.541ns (92.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        4.223     7.156    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X51Y57         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X51Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[8]/C
                         clock pessimism              0.000    11.441    
                         clock uncertainty           -0.214    11.226    
    SLICE_X51Y57         FDCE (Recov_fdce_C_CLR)     -0.405    10.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[8]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.121ns  (logic 0.580ns (7.142%)  route 7.541ns (92.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        4.223     7.156    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X51Y57         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X51Y57         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[9]/C
                         clock pessimism              0.000    11.441    
                         clock uncertainty           -0.214    11.226    
    SLICE_X51Y57         FDCE (Recov_fdce_C_CLR)     -0.405    10.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[9]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 0.580ns (7.318%)  route 7.345ns (92.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        4.027     6.960    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X43Y58         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.436    11.436    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X43Y58         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[10]/C
                         clock pessimism              0.000    11.436    
                         clock uncertainty           -0.214    11.221    
    SLICE_X43Y58         FDCE (Recov_fdce_C_CLR)     -0.405    10.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[10]
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 0.580ns (7.318%)  route 7.345ns (92.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        4.027     6.960    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X43Y58         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.436    11.436    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X43Y58         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[11]/C
                         clock pessimism              0.000    11.436    
                         clock uncertainty           -0.214    11.221    
    SLICE_X43Y58         FDCE (Recov_fdce_C_CLR)     -0.405    10.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[11]
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 0.580ns (7.320%)  route 7.344ns (92.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        4.026     6.959    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X51Y52         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.443    11.443    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X51Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[4]/C
                         clock pessimism              0.000    11.443    
                         clock uncertainty           -0.214    11.228    
    SLICE_X51Y52         FDCE (Recov_fdce_C_CLR)     -0.405    10.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[4]
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 0.580ns (7.320%)  route 7.344ns (92.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        4.026     6.959    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X51Y52         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.443    11.443    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X51Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[5]/C
                         clock pessimism              0.000    11.443    
                         clock uncertainty           -0.214    11.228    
    SLICE_X51Y52         FDCE (Recov_fdce_C_CLR)     -0.405    10.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[5]
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg_c/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 0.580ns (7.335%)  route 7.327ns (92.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        4.009     6.942    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/AR[0]
    SLICE_X48Y51         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.442    11.442    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X48Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg_c/C
                         clock pessimism              0.000    11.442    
                         clock uncertainty           -0.214    11.227    
    SLICE_X48Y51         FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_addr_delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 0.580ns (7.335%)  route 7.327ns (92.665%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318     2.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124     2.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        4.009     6.942    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X48Y51         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_addr_delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        1.442    11.442    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X48Y51         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_addr_delay1_reg[2]/C
                         clock pessimism              0.000    11.442    
                         clock uncertainty           -0.214    11.227    
    SLICE_X48Y51         FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_addr_delay1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  3.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/delay_cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.186ns (7.703%)  route 2.229ns (92.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.747     1.790    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/AR[0]
    SLICE_X7Y22          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/delay_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.851     0.851    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/clk_out1
    SLICE_X7Y22          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/delay_cnt_reg[16]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.214     1.065    
    SLICE_X7Y22          FDCE (Remov_fdce_C_CLR)     -0.092     0.973    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/delay_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/clk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.186ns (7.509%)  route 2.291ns (92.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.809     1.853    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/AR[0]
    SLICE_X2Y22          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.853     0.853    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/clk_out1
    SLICE_X2Y22          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/clk_cnt_reg[2]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.214     1.067    
    SLICE_X2Y22          FDCE (Remov_fdce_C_CLR)     -0.067     1.000    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/clk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.186ns (7.509%)  route 2.291ns (92.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.809     1.853    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/AR[0]
    SLICE_X2Y22          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.853     0.853    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/clk_out1
    SLICE_X2Y22          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/clk_cnt_reg[3]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.214     1.067    
    SLICE_X2Y22          FDCE (Remov_fdce_C_CLR)     -0.067     1.000    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.186ns (7.467%)  route 2.305ns (92.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.823     1.867    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/AR[0]
    SLICE_X6Y16          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.857     0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/clk_out1
    SLICE_X6Y16          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.214     1.071    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.004    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.186ns (7.467%)  route 2.305ns (92.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.823     1.867    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/AR[0]
    SLICE_X6Y16          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.857     0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/clk_out1
    SLICE_X6Y16          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.214     1.071    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.004    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/write_done_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.186ns (7.467%)  route 2.305ns (92.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.823     1.867    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/AR[0]
    SLICE_X6Y16          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/write_done_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.857     0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/clk_out1
    SLICE_X6Y16          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/write_done_reg_reg/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.214     1.071    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.004    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/u_iic_driver/write_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.186ns (7.547%)  route 2.279ns (92.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.797     1.840    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/AR[0]
    SLICE_X8Y15          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.830     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/clk_out1
    SLICE_X8Y15          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg[5]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.214     1.044    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067     0.977    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg_rep[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.186ns (7.547%)  route 2.279ns (92.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.797     1.840    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/AR[0]
    SLICE_X8Y15          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.830     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/clk_out1
    SLICE_X8Y15          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg_rep[5]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.214     1.044    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067     0.977    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg_rep[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.186ns (7.547%)  route 2.279ns (92.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.797     1.840    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/AR[0]
    SLICE_X8Y15          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg_rep[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.830     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/clk_out1
    SLICE_X8Y15          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg_rep[7]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.214     1.044    
    SLICE_X8Y15          FDCE (Remov_fdce_C_CLR)     -0.067     0.977    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.186ns (7.547%)  route 2.279ns (92.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.797     1.840    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/AR[0]
    SLICE_X9Y15          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2343, routed)        0.830     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/clk_out1
    SLICE_X9Y15          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg[6]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.214     1.044    
    SLICE_X9Y15          FDCE (Remov_fdce_C_CLR)     -0.092     0.952    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/CMOS_IIC_module/U_IIC_ctrl/U_cam_test/LUT_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.888    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mb_demo_clk_wiz_1_0
  To Clock:  clk_out1_mb_demo_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.609ns (9.565%)  route 5.758ns (90.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.227     2.718    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.153     2.871 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         2.530     5.402    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/SR[0]
    SLICE_X48Y73         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.426     8.430    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/s_axi_aclk
    SLICE_X48Y73         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[26]/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X48Y73         FDCE (Recov_fdce_C_CLR)     -0.612     8.306    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.609ns (9.565%)  route 5.758ns (90.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.227     2.718    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.153     2.871 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         2.530     5.402    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/SR[0]
    SLICE_X48Y73         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.426     8.430    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/s_axi_aclk
    SLICE_X48Y73         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[27]/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X48Y73         FDCE (Recov_fdce_C_CLR)     -0.612     8.306    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.609ns (9.565%)  route 5.758ns (90.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.227     2.718    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.153     2.871 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         2.530     5.402    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/SR[0]
    SLICE_X48Y73         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.426     8.430    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/s_axi_aclk
    SLICE_X48Y73         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[28]/C
                         clock pessimism              0.562     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X48Y73         FDCE (Recov_fdce_C_CLR)     -0.612     8.306    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.609ns (9.602%)  route 5.734ns (90.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.227     2.718    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.153     2.871 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         2.506     5.378    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X54Y73         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.427     8.431    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X54Y73         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[29]/C
                         clock pessimism              0.562     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X54Y73         FDCE (Recov_fdce_C_CLR)     -0.526     8.393    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.609ns (9.602%)  route 5.734ns (90.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.227     2.718    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.153     2.871 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         2.506     5.378    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X54Y73         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.427     8.431    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X54Y73         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[30]/C
                         clock pessimism              0.562     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X54Y73         FDCE (Recov_fdce_C_CLR)     -0.526     8.393    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.609ns (9.602%)  route 5.734ns (90.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.227     2.718    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.153     2.871 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         2.506     5.378    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X54Y73         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.427     8.431    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X54Y73         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[31]/C
                         clock pessimism              0.562     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X54Y73         FDCE (Recov_fdce_C_CLR)     -0.526     8.393    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          8.393    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 0.609ns (9.650%)  route 5.702ns (90.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.227     2.718    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.153     2.871 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         2.475     5.346    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X54Y71         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.430     8.434    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X54Y71         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[22]/C
                         clock pessimism              0.562     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X54Y71         FDCE (Recov_fdce_C_CLR)     -0.526     8.396    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          8.396    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.609ns (9.793%)  route 5.610ns (90.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.227     2.718    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.153     2.871 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         2.382     5.254    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/SR[0]
    SLICE_X48Y72         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.427     8.431    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/s_axi_aclk
    SLICE_X48Y72         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[25]/C
                         clock pessimism              0.562     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.612     8.307    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 0.609ns (9.816%)  route 5.595ns (90.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.227     2.718    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.153     2.871 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         2.368     5.239    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X55Y72         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.428     8.432    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X55Y72         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[25]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X55Y72         FDCE (Recov_fdce_C_CLR)     -0.612     8.308    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          8.308    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 0.609ns (9.816%)  route 5.595ns (90.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    -0.965    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.227     2.718    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.153     2.871 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         2.368     5.239    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X54Y72         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.428     8.432    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X54Y72         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[26]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X54Y72         FDCE (Recov_fdce_C_CLR)     -0.526     8.394    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                  3.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.312ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.185ns (8.460%)  route 2.002ns (91.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.333     0.850    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.894 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.668     1.562    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/SR[0]
    SLICE_X51Y68         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.825    -0.864    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/s_axi_aclk
    SLICE_X51Y68         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[10]/C
                         clock pessimism              0.275    -0.589    
    SLICE_X51Y68         FDCE (Remov_fdce_C_CLR)     -0.160    -0.749    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.312ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.185ns (8.460%)  route 2.002ns (91.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.333     0.850    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.894 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.668     1.562    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/SR[0]
    SLICE_X51Y68         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.825    -0.864    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/s_axi_aclk
    SLICE_X51Y68         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[11]/C
                         clock pessimism              0.275    -0.589    
    SLICE_X51Y68         FDCE (Remov_fdce_C_CLR)     -0.160    -0.749    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.312ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.185ns (8.460%)  route 2.002ns (91.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.333     0.850    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.894 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.668     1.562    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/SR[0]
    SLICE_X51Y68         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.825    -0.864    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/s_axi_aclk
    SLICE_X51Y68         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[12]/C
                         clock pessimism              0.275    -0.589    
    SLICE_X51Y68         FDCE (Remov_fdce_C_CLR)     -0.160    -0.749    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.312ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.185ns (8.460%)  route 2.002ns (91.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.333     0.850    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.894 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.668     1.562    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/SR[0]
    SLICE_X51Y68         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.825    -0.864    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/s_axi_aclk
    SLICE_X51Y68         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[9]/C
                         clock pessimism              0.275    -0.589    
    SLICE_X51Y68         FDCE (Remov_fdce_C_CLR)     -0.160    -0.749    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.376ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.185ns (8.222%)  route 2.065ns (91.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.333     0.850    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.894 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.732     1.626    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/SR[0]
    SLICE_X51Y69         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.824    -0.865    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/s_axi_aclk
    SLICE_X51Y69         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[13]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X51Y69         FDCE (Remov_fdce_C_CLR)     -0.160    -0.750    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.185ns (8.222%)  route 2.065ns (91.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.333     0.850    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.894 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.732     1.626    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/SR[0]
    SLICE_X51Y69         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.824    -0.865    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/s_axi_aclk
    SLICE_X51Y69         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[14]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X51Y69         FDCE (Remov_fdce_C_CLR)     -0.160    -0.750    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.185ns (8.222%)  route 2.065ns (91.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.333     0.850    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.894 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.732     1.626    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/SR[0]
    SLICE_X51Y69         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.824    -0.865    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/s_axi_aclk
    SLICE_X51Y69         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[15]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X51Y69         FDCE (Remov_fdce_C_CLR)     -0.160    -0.750    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.185ns (8.222%)  route 2.065ns (91.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.333     0.850    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.894 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.732     1.626    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/SR[0]
    SLICE_X51Y69         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.824    -0.865    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aclk
    SLICE_X51Y69         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[16]/C
                         clock pessimism              0.275    -0.590    
    SLICE_X51Y69         FDCE (Remov_fdce_C_CLR)     -0.160    -0.750    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.403ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.185ns (8.119%)  route 2.094ns (91.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.333     0.850    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.894 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.760     1.654    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/SR[0]
    SLICE_X49Y66         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.826    -0.863    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/s_axi_aclk
    SLICE_X49Y66         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[3]/C
                         clock pessimism              0.275    -0.588    
    SLICE_X49Y66         FDCE (Remov_fdce_C_CLR)     -0.160    -0.748    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.431ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.185ns (7.926%)  route 2.149ns (92.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.333     0.850    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/s_axi_aresetn
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.044     0.894 f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U1_axi_pwm/axi_awready_i_1/O
                         net (fo=234, routed)         0.816     1.710    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/SR[0]
    SLICE_X50Y65         FDCE                                         f  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.828    -0.861    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/s_axi_aclk
    SLICE_X50Y65         FDCE                                         r  mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[0]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X50Y65         FDCE (Remov_fdce_C_CLR)     -0.135    -0.721    mb_demo_i/servo_0/inst/servo_v1_0_S_AXI_inst/U0_axi_pwm/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  2.431    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mb_demo_clk_wiz_1_0
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.943ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.038ns  (logic 0.580ns (8.242%)  route 6.458ns (91.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.139    36.073    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X39Y53         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.435    41.435    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[5]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.236    41.198    
    SLICE_X39Y53         FDCE (Recov_fdce_C_CLR)     -0.405    40.793    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         40.793    
                         arrival time                         -36.073    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.038ns  (logic 0.580ns (8.242%)  route 6.458ns (91.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.139    36.073    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X39Y53         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.435    41.435    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[6]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.236    41.198    
    SLICE_X39Y53         FDCE (Recov_fdce_C_CLR)     -0.405    40.793    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         40.793    
                         arrival time                         -36.073    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.038ns  (logic 0.580ns (8.242%)  route 6.458ns (91.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.139    36.073    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X39Y53         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.435    41.435    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[7]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.236    41.198    
    SLICE_X39Y53         FDCE (Recov_fdce_C_CLR)     -0.405    40.793    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         40.793    
                         arrival time                         -36.073    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.038ns  (logic 0.580ns (8.242%)  route 6.458ns (91.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.139    36.073    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X39Y53         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.435    41.435    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[8]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.236    41.198    
    SLICE_X39Y53         FDCE (Recov_fdce_C_CLR)     -0.405    40.793    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         40.793    
                         arrival time                         -36.073    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.038ns  (logic 0.580ns (8.242%)  route 6.458ns (91.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.139    36.073    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X39Y53         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.435    41.435    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y53         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.236    41.198    
    SLICE_X39Y53         FDCE (Recov_fdce_C_CLR)     -0.405    40.793    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         40.793    
                         arrival time                         -36.073    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.899ns  (logic 0.580ns (8.407%)  route 6.319ns (91.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.001    35.934    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X39Y52         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.436    41.436    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[1]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.199    
    SLICE_X39Y52         FDCE (Recov_fdce_C_CLR)     -0.405    40.794    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         40.794    
                         arrival time                         -35.934    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.899ns  (logic 0.580ns (8.407%)  route 6.319ns (91.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.001    35.934    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X39Y52         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.436    41.436    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[2]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.199    
    SLICE_X39Y52         FDCE (Recov_fdce_C_CLR)     -0.405    40.794    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         40.794    
                         arrival time                         -35.934    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.899ns  (logic 0.580ns (8.407%)  route 6.319ns (91.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.001    35.934    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X39Y52         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.436    41.436    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X39Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[3]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.199    
    SLICE_X39Y52         FDCE (Recov_fdce_C_CLR)     -0.405    40.794    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         40.794    
                         arrival time                         -35.934    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_sync_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.901ns  (logic 0.580ns (8.405%)  route 6.321ns (91.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        3.003    35.936    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X37Y46         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.445    41.445    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X37Y46         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_sync_reg_reg/C
                         clock pessimism              0.000    41.445    
                         clock uncertainty           -0.236    41.209    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405    40.804    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         40.804    
                         arrival time                         -35.936    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.799ns  (logic 0.580ns (8.530%)  route 6.219ns (91.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns = ( 29.035 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.547    29.035    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456    29.491 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          3.318    32.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.124    32.933 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        2.901    35.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X37Y52         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.436    41.436    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X37Y52         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.199    
    SLICE_X37Y52         FDCE (Recov_fdce_C_CLR)     -0.405    40.794    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         40.794    
                         arrival time                         -35.834    
  -------------------------------------------------------------------
                         slack                                  4.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.186ns (7.347%)  route 2.346ns (92.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.864     1.907    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y28         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.820     0.820    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y28         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[1]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.236     1.056    
    SLICE_X33Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.964    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.186ns (7.347%)  route 2.346ns (92.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.864     1.907    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y28         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.820     0.820    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y28         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[2]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.236     1.056    
    SLICE_X33Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.964    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.186ns (7.347%)  route 2.346ns (92.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.864     1.907    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y28         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.820     0.820    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y28         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[3]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.236     1.056    
    SLICE_X33Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.964    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.186ns (7.347%)  route 2.346ns (92.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.864     1.907    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y28         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.820     0.820    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y28         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[4]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.236     1.056    
    SLICE_X33Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.964    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.186ns (7.093%)  route 2.436ns (92.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.954     1.998    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y29         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.821     0.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y29         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[10]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X33Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.965    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.186ns (7.093%)  route 2.436ns (92.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.954     1.998    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y29         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.821     0.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y29         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[11]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X33Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.965    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.186ns (7.093%)  route 2.436ns (92.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.954     1.998    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y29         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.821     0.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y29         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[12]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X33Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.965    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.186ns (7.093%)  route 2.436ns (92.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.954     1.998    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y29         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.821     0.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y29         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[5]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X33Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.965    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.186ns (7.093%)  route 2.436ns (92.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.954     1.998    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y29         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.821     0.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y29         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[6]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X33Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.965    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.186ns (7.093%)  route 2.436ns (92.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_out1_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.557    -0.624    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y84         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=63, routed)          1.482     0.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X8Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.044 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1377, routed)        0.954     1.998    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X33Y29         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3276, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.821     0.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X33Y29         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[7]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X33Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.965    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  1.033    





