#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Apr 18 21:10:32 2018
# Process ID: 956
# Current directory: X:/lab4-exp/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8060 X:\lab4-exp\lab4\lab4.xpr
# Log file: X:/lab4-exp/lab4/vivado.log
# Journal file: X:/lab4-exp/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/lab4-exp/lab4/lab4.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse X:/lab4-exp/clk_div.v
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
remove_files  -fileset sim_1 X:/lab4-exp/clk_div.v
close [ open X:/lab4-exp/lab4/lab4.srcs/sources_1/new/clk_div.v w ]
add_files X:/lab4-exp/lab4/lab4.srcs/sources_1/new/clk_div.v
update_compile_order -fileset sources_1
remove_files  X:/lab4-exp/lab4/lab4.srcs/sources_1/new/key_test2.v
file delete -force X:/lab4-exp/lab4/lab4.srcs/sources_1/new/key_test2.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
file mkdir X:/lab4-exp/lab4/lab4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open X:/lab4-exp/lab4/lab4.srcs/sim_1/new/lab4_sim.v w ]
add_files -fileset sim_1 X:/lab4-exp/lab4/lab4.srcs/sim_1/new/lab4_sim.v
update_compile_order -fileset sim_1
open_run impl_1
launch_simulation
source lab4.tcl
run 1 us
run 1 us
close_sim
launch_simulation
source lab4.tcl
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run all
run 1 us
run 1 us
run 1 us
run 10 us
run 10 us
run 10 us
run all
run all
update_compile_order -fileset sim_1
launch_simulation
source lab4_sim.tcl
run all
run all
close_sim
launch_simulation
source lab4_sim.tcl
run 10 us
run all
file mkdir X:/lab4-exp/lab4/lab4.srcs/constrs_2
file mkdir X:/lab4-exp/lab4/lab4.srcs/constrs_2/new
close [ open X:/lab4-exp/lab4/lab4.srcs/constrs_2/new/lab4_constr.xdc w ]
add_files -fileset constrs_2 X:/lab4-exp/lab4/lab4.srcs/constrs_2/new/lab4_constr.xdc
set_property target_constrs_file X:/lab4-exp/lab4/lab4.srcs/constrs_2/new/lab4_constr.xdc [current_fileset -constrset]
place_ports {led[7]} U16
place_ports {led[6]} V17
place_ports {led[6]} U17
place_ports {led[5]} V17
place_ports {led[4]} R18
set_property package_pin "" [get_ports [list  {led[3]}]]
save_constraints_as constrs_3
set_property constrset constrs_3 [get_runs synth_1]
set_property constrset constrs_3 [get_runs impl_1]
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2017} -strategy {Vivado Implementation Defaults}
current_run [get_runs impl_2]
set_property board_part xilinx.com:ac701:part0:1.3 [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_2 -jobs 4
wait_on_run impl_2
open_run impl_2
place_ports {led[3]} N14
set_property package_pin "" [get_ports [list  {led[2]}]]
place_ports {led[1]} K15
place_ports {led[0]} H17
set_property package_pin "" [get_ports [list  {sw[7]}]]
set_property package_pin "" [get_ports [list  {sw[7]}]]
create_run synth_2 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults}
current_run [get_runs synth_2]
set_property part xc7a100tcsg324-1 [current_project]
save_constraints
launch_runs synth_2 -jobs 4
wait_on_run synth_2
launch_runs impl_3 -jobs 4
wait_on_run impl_3
open_run impl_3
place_ports {led[2]} J13
place_ports {led[7]} R13
place_ports {led[6]} U18
place_ports {led[5]} T18
place_ports {led[4]} R17
place_ports {led[7]} U16
place_ports {led[6]} U17
place_ports {led[5]} V17
place_ports {led[4]} R18
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[7]} {sw[6]} {sw[5]} {sw[4]} {sw[3]} {sw[2]} {sw[1]} {sw[0]}]]
place_ports {sw[7]} R13
place_ports {sw[6]} U18
place_ports {sw[5]} T18
place_ports {sw[4]} R17
place_ports {sw[3]} R15
place_ports {sw[2]} M13
place_ports {sw[1]} L16
place_ports {sw[0]} J15
place_ports clk E3
place_ports left P17
place_ports right M17
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list left]]
set_property IOSTANDARD LVCMOS33 [get_ports [list right]]
save_constraints
reset_run impl_3
launch_runs impl_3 -to_step write_bitstream -jobs 4
wait_on_run impl_3
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
close_sim
close_sim
