Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 29 00:45:34 2024
| Host         : DESKTOP-L54QMU3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: display_comp/clock_divider/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.456        0.000                      0                    9        0.213        0.000                      0                    9        4.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.456        0.000                      0                    9        0.213        0.000                      0                    9        4.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.580ns (27.888%)  route 1.500ns (72.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.709     5.311    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=4, routed)           0.878     6.645    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X1Y103         LUT4 (Prop_lut4_I3_O)        0.124     6.769 r  display_comp/clock_divider/counter1/O
                         net (fo=4, routed)           0.622     7.391    display_comp/clock_divider/counter1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.589    15.011    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[0]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429    14.847    display_comp/clock_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.580ns (27.888%)  route 1.500ns (72.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.709     5.311    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=4, routed)           0.878     6.645    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X1Y103         LUT4 (Prop_lut4_I3_O)        0.124     6.769 r  display_comp/clock_divider/counter1/O
                         net (fo=4, routed)           0.622     7.391    display_comp/clock_divider/counter1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.589    15.011    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[1]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429    14.847    display_comp/clock_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.580ns (27.888%)  route 1.500ns (72.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.709     5.311    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=4, routed)           0.878     6.645    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X1Y103         LUT4 (Prop_lut4_I3_O)        0.124     6.769 r  display_comp/clock_divider/counter1/O
                         net (fo=4, routed)           0.622     7.391    display_comp/clock_divider/counter1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.589    15.011    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[2]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429    14.847    display_comp/clock_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.580ns (27.888%)  route 1.500ns (72.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.709     5.311    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=4, routed)           0.878     6.645    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X1Y103         LUT4 (Prop_lut4_I3_O)        0.124     6.769 r  display_comp/clock_divider/counter1/O
                         net (fo=4, routed)           0.622     7.391    display_comp/clock_divider/counter1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.589    15.011    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[3]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.429    14.847    display_comp/clock_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             8.206ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.718ns (40.127%)  route 1.071ns (59.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.709     5.311    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  display_comp/clock_divider/counter_reg[1]/Q
                         net (fo=5, routed)           1.071     6.802    display_comp/clock_divider/counter_reg_n_0_[1]
    SLICE_X1Y103         LUT3 (Prop_lut3_I1_O)        0.299     7.101 r  display_comp/clock_divider/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     7.101    display_comp/clock_divider/counter[2]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.589    15.011    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[2]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDRE (Setup_fdre_C_D)        0.031    15.307    display_comp/clock_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  8.206    

Slack (MET) :             8.221ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.746ns (41.027%)  route 1.072ns (58.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.709     5.311    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  display_comp/clock_divider/counter_reg[1]/Q
                         net (fo=5, routed)           1.072     6.803    display_comp/clock_divider/counter_reg_n_0_[1]
    SLICE_X1Y103         LUT2 (Prop_lut2_I1_O)        0.327     7.130 r  display_comp/clock_divider/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.130    display_comp/clock_divider/counter[1]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.589    15.011    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[1]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDRE (Setup_fdre_C_D)        0.075    15.351    display_comp/clock_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                  8.221    

Slack (MET) :             8.222ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.746ns (41.049%)  route 1.071ns (58.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.709     5.311    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  display_comp/clock_divider/counter_reg[1]/Q
                         net (fo=5, routed)           1.071     6.802    display_comp/clock_divider/counter_reg_n_0_[1]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.327     7.129 r  display_comp/clock_divider/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     7.129    display_comp/clock_divider/counter[3]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.589    15.011    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[3]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDRE (Setup_fdre_C_D)        0.075    15.351    display_comp/clock_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                  8.222    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.718ns (44.663%)  route 0.890ns (55.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.709     5.311    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  display_comp/clock_divider/counter_reg[1]/Q
                         net (fo=5, routed)           0.890     6.620    display_comp/clock_divider/counter_reg_n_0_[1]
    SLICE_X0Y103         LUT5 (Prop_lut5_I1_O)        0.299     6.919 r  display_comp/clock_divider/clk_out_i_1/O
                         net (fo=1, routed)           0.000     6.919    display_comp/clock_divider/clk_out_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  display_comp/clock_divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.589    15.011    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  display_comp/clock_divider/clk_out_reg/C
                         clock pessimism              0.278    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.029    15.283    display_comp/clock_divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.886ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.580ns (52.373%)  route 0.527ns (47.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.709     5.311    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  display_comp/clock_divider/counter_reg[0]/Q
                         net (fo=6, routed)           0.527     6.295    display_comp/clock_divider/counter_reg_n_0_[0]
    SLICE_X1Y103         LUT1 (Prop_lut1_I0_O)        0.124     6.419 r  display_comp/clock_divider/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.419    display_comp/clock_divider/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.589    15.011    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[0]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDRE (Setup_fdre_C_D)        0.029    15.305    display_comp/clock_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  8.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 display_comp/clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.517    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_comp/clock_divider/counter_reg[0]/Q
                         net (fo=6, routed)           0.131     1.790    display_comp/clock_divider/counter_reg_n_0_[0]
    SLICE_X0Y103         LUT5 (Prop_lut5_I2_O)        0.045     1.835 r  display_comp/clock_divider/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.835    display_comp/clock_divider/clk_out_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  display_comp/clock_divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.871     2.036    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  display_comp/clock_divider/clk_out_reg/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.091     1.621    display_comp/clock_divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.376%)  route 0.166ns (46.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.517    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=4, routed)           0.166     1.824    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X1Y103         LUT4 (Prop_lut4_I2_O)        0.049     1.873 r  display_comp/clock_divider/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.873    display_comp/clock_divider/counter[3]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.871     2.036    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.107     1.624    display_comp/clock_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.846%)  route 0.166ns (47.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.517    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=4, routed)           0.166     1.824    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  display_comp/clock_divider/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    display_comp/clock_divider/counter[2]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.871     2.036    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.092     1.609    display_comp/clock_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 display_comp/clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.517    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display_comp/clock_divider/counter_reg[0]/Q
                         net (fo=6, routed)           0.190     1.849    display_comp/clock_divider/counter_reg_n_0_[0]
    SLICE_X1Y103         LUT2 (Prop_lut2_I0_O)        0.042     1.891 r  display_comp/clock_divider/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.891    display_comp/clock_divider/counter[1]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.871     2.036    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.107     1.624    display_comp/clock_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 display_comp/clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.517    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  display_comp/clock_divider/counter_reg[0]/Q
                         net (fo=6, routed)           0.190     1.849    display_comp/clock_divider/counter_reg_n_0_[0]
    SLICE_X1Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.894 r  display_comp/clock_divider/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    display_comp/clock_divider/counter[0]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.871     2.036    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[0]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.091     1.608    display_comp/clock_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 display_comp/clock_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.226ns (39.460%)  route 0.347ns (60.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.517    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  display_comp/clock_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.116     1.761    display_comp/clock_divider/counter_reg_n_0_[3]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.098     1.859 r  display_comp/clock_divider/counter1/O
                         net (fo=4, routed)           0.231     2.090    display_comp/clock_divider/counter1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.871     2.036    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[0]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDRE (Hold_fdre_C_R)        -0.018     1.499    display_comp/clock_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 display_comp/clock_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.226ns (39.460%)  route 0.347ns (60.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.517    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  display_comp/clock_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.116     1.761    display_comp/clock_divider/counter_reg_n_0_[3]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.098     1.859 r  display_comp/clock_divider/counter1/O
                         net (fo=4, routed)           0.231     2.090    display_comp/clock_divider/counter1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.871     2.036    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDRE (Hold_fdre_C_R)        -0.018     1.499    display_comp/clock_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 display_comp/clock_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.226ns (39.460%)  route 0.347ns (60.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.517    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  display_comp/clock_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.116     1.761    display_comp/clock_divider/counter_reg_n_0_[3]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.098     1.859 r  display_comp/clock_divider/counter1/O
                         net (fo=4, routed)           0.231     2.090    display_comp/clock_divider/counter1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.871     2.036    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDRE (Hold_fdre_C_R)        -0.018     1.499    display_comp/clock_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 display_comp/clock_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.226ns (39.460%)  route 0.347ns (60.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.517    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  display_comp/clock_divider/counter_reg[3]/Q
                         net (fo=3, routed)           0.116     1.761    display_comp/clock_divider/counter_reg_n_0_[3]
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.098     1.859 r  display_comp/clock_divider/counter1/O
                         net (fo=4, routed)           0.231     2.090    display_comp/clock_divider/counter1_n_0
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.871     2.036    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  display_comp/clock_divider/counter_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDRE (Hold_fdre_C_R)        -0.018     1.499    display_comp/clock_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.591    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    display_comp/clock_divider/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y103    display_comp/clock_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y103    display_comp/clock_divider/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y103    display_comp/clock_divider/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y103    display_comp/clock_divider/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    display_comp/clock_divider/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    display_comp/clock_divider/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    display_comp/clock_divider/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    display_comp/clock_divider/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    display_comp/clock_divider/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_comp/led7_an_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_an_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.511ns  (logic 4.030ns (53.661%)  route 3.480ns (46.339%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/led7_an_o_reg[2]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_comp/led7_an_o_reg[2]/Q
                         net (fo=1, routed)           3.480     3.936    led7_an_o_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.511 r  led7_an_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.511    led7_an_o[2]
    T9                                                                r  led7_an_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/led7_an_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_an_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.054ns  (logic 4.144ns (68.450%)  route 1.910ns (31.550%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/led7_an_o_reg[3]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_comp/led7_an_o_reg[3]/Q
                         net (fo=1, routed)           1.910     2.329    led7_an_o_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.725     6.054 r  led7_an_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.054    led7_an_o[3]
    J14                                                               r  led7_an_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/led7_an_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_an_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.798ns  (logic 4.127ns (71.177%)  route 1.671ns (28.823%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/led7_an_o_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_comp/led7_an_o_reg[1]/Q
                         net (fo=1, routed)           1.671     2.090    led7_an_o_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.708     5.798 r  led7_an_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.798    led7_an_o[1]
    J18                                                               r  led7_an_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/led7_an_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_an_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.665ns  (logic 3.992ns (70.459%)  route 1.673ns (29.541%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/led7_an_o_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_comp/led7_an_o_reg[0]/Q
                         net (fo=1, routed)           1.673     2.129    led7_an_o_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     5.665 r  led7_an_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.665    led7_an_o[0]
    J17                                                               r  led7_an_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/channel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/led7_an_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.623ns  (logic 0.746ns (45.958%)  route 0.877ns (54.042%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/channel_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_comp/channel_reg[1]/Q
                         net (fo=5, routed)           0.877     1.296    display_comp/channel[1]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.327     1.623 r  display_comp/led7_an_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.623    display_comp/led7_an_o[1]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  display_comp/led7_an_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/channel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/channel_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.621ns  (logic 0.746ns (46.035%)  route 0.875ns (53.965%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/channel_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_comp/channel_reg[1]/Q
                         net (fo=5, routed)           0.875     1.294    display_comp/channel[1]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.327     1.621 r  display_comp/channel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.621    display_comp/p_0_in[1]
    SLICE_X0Y102         FDRE                                         r  display_comp/channel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/channel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/led7_an_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.595ns  (logic 0.718ns (45.010%)  route 0.877ns (54.990%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/channel_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  display_comp/channel_reg[1]/Q
                         net (fo=5, routed)           0.877     1.296    display_comp/channel[1]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.299     1.595 r  display_comp/led7_an_o[0]_i_1/O
                         net (fo=1, routed)           0.000     1.595    display_comp/led7_an_o[0]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  display_comp/led7_an_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/channel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/led7_an_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.440ns  (logic 0.610ns (42.351%)  route 0.830ns (57.649%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/channel_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_comp/channel_reg[0]/Q
                         net (fo=6, routed)           0.830     1.286    display_comp/channel[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.154     1.440 r  display_comp/led7_an_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.440    display_comp/led7_an_o[3]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  display_comp/led7_an_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/channel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/led7_an_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.410ns  (logic 0.580ns (41.125%)  route 0.830ns (58.875%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/channel_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_comp/channel_reg[0]/Q
                         net (fo=6, routed)           0.830     1.286    display_comp/channel[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.124     1.410 r  display_comp/led7_an_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.410    display_comp/led7_an_o[2]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  display_comp/led7_an_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/channel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/channel_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.113ns  (logic 0.580ns (52.119%)  route 0.533ns (47.881%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/channel_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_comp/channel_reg[0]/Q
                         net (fo=6, routed)           0.533     0.989    display_comp/channel[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.124     1.113 r  display_comp/channel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.113    display_comp/p_0_in[0]
    SLICE_X0Y102         FDRE                                         r  display_comp/channel_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_comp/channel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/led7_an_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/channel_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_comp/channel_reg[0]/Q
                         net (fo=6, routed)           0.185     0.326    display_comp/channel[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.043     0.369 r  display_comp/led7_an_o[1]_i_1/O
                         net (fo=1, routed)           0.000     0.369    display_comp/led7_an_o[1]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  display_comp/led7_an_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/channel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/led7_an_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/channel_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_comp/channel_reg[0]/Q
                         net (fo=6, routed)           0.185     0.326    display_comp/channel[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  display_comp/led7_an_o[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    display_comp/led7_an_o[0]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  display_comp/led7_an_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/channel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/channel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/channel_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_comp/channel_reg[0]/Q
                         net (fo=6, routed)           0.196     0.337    display_comp/channel[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.042     0.379 r  display_comp/channel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    display_comp/p_0_in[1]
    SLICE_X0Y102         FDRE                                         r  display_comp/channel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/channel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/channel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/channel_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_comp/channel_reg[0]/Q
                         net (fo=6, routed)           0.196     0.337    display_comp/channel[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  display_comp/channel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    display_comp/p_0_in[0]
    SLICE_X0Y102         FDRE                                         r  display_comp/channel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/channel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/led7_an_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.227ns (58.515%)  route 0.161ns (41.485%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/channel_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display_comp/channel_reg[1]/Q
                         net (fo=5, routed)           0.161     0.289    display_comp/channel[1]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.099     0.388 r  display_comp/led7_an_o[2]_i_1/O
                         net (fo=1, routed)           0.000     0.388    display_comp/led7_an_o[2]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  display_comp/led7_an_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/channel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/led7_an_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.227ns (58.515%)  route 0.161ns (41.485%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/channel_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  display_comp/channel_reg[1]/Q
                         net (fo=5, routed)           0.161     0.289    display_comp/channel[1]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.099     0.388 r  display_comp/led7_an_o[3]_i_1/O
                         net (fo=1, routed)           0.000     0.388    display_comp/led7_an_o[3]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  display_comp/led7_an_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/led7_an_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_an_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.377ns (79.993%)  route 0.344ns (20.007%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/led7_an_o_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_comp/led7_an_o_reg[0]/Q
                         net (fo=1, routed)           0.344     0.485    led7_an_o_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.722 r  led7_an_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.722    led7_an_o[0]
    J17                                                               r  led7_an_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/led7_an_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_an_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.417ns (80.789%)  route 0.337ns (19.211%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/led7_an_o_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display_comp/led7_an_o_reg[1]/Q
                         net (fo=1, routed)           0.337     0.465    led7_an_o_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.289     1.754 r  led7_an_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.754    led7_an_o[1]
    J18                                                               r  led7_an_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/led7_an_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_an_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.434ns (76.554%)  route 0.439ns (23.446%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/led7_an_o_reg[3]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display_comp/led7_an_o_reg[3]/Q
                         net (fo=1, routed)           0.439     0.567    led7_an_o_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.306     1.873 r  led7_an_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.873    led7_an_o[3]
    J14                                                               r  led7_an_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/led7_an_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led7_an_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.416ns (55.847%)  route 1.119ns (44.153%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  display_comp/led7_an_o_reg[2]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_comp/led7_an_o_reg[2]/Q
                         net (fo=1, routed)           1.119     1.260    led7_an_o_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.535 r  led7_an_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.535    led7_an_o[2]
    T9                                                                r  led7_an_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





