// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module Backend(	// home/emerald/zaqal/src/main/scala/zaqal/backend/Backend.scala:7:7
  input        clock,	// home/emerald/zaqal/src/main/scala/zaqal/backend/Backend.scala:7:7
               reset,	// home/emerald/zaqal/src/main/scala/zaqal/backend/Backend.scala:7:7
               io_dispatch_valid,	// home/emerald/zaqal/src/main/scala/zaqal/backend/Backend.scala:8:14
  input [63:0] io_dispatch_bits_pc,	// home/emerald/zaqal/src/main/scala/zaqal/backend/Backend.scala:8:14
  input [31:0] io_dispatch_bits_inst_raw	// home/emerald/zaqal/src/main/scala/zaqal/backend/Backend.scala:8:14
);

  Execute exec (	// home/emerald/zaqal/src/main/scala/zaqal/backend/Backend.scala:13:20
    .clock               (clock),
    .reset               (reset),
    .io_in_valid         (io_dispatch_valid),
    .io_in_bits_pc       (io_dispatch_bits_pc),
    .io_in_bits_inst_raw (io_dispatch_bits_inst_raw)
  );
endmodule

