<stg><name>FFT_Stage2_vectorstreamIn_arrayOut_parametize</name>


<trans_list>

<trans id="339" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %m93 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m93"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %data_s1_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:34 %specperformance_ln478 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specperformance_ln478"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:35 %store_ln0 = store i9 0, i9 %m93

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
entry:36 %br_ln478 = br void %fpga_resource_hint.VITIS_LOOP_482_1.31

]]></Node>
<StgValue><ssdm name="br_ln478"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:0 %m93_load = load i9 %m93

]]></Node>
<StgValue><ssdm name="m93_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:1 %m = add i9 %m93_load, i9 8

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:6 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %m93_load, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="512">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:8 %muxLogicFIFOCE_to_data_s1_stream_vector_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_data_s1_stream_vector_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:9 %data_s1_stream_vector_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %data_s1_stream_vector

]]></Node>
<StgValue><ssdm name="data_s1_stream_vector_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="512">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:10 %trunc_ln481 = trunc i512 %data_s1_stream_vector_read

]]></Node>
<StgValue><ssdm name="trunc_ln481"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:11 %trunc_ln481_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln481_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:12 %trunc_ln481_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln481_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:13 %trunc_ln481_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln481_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:14 %trunc_ln481_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln481_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:15 %trunc_ln481_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln481_5"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:16 %trunc_ln481_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln481_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:17 %trunc_ln481_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln481_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:18 %trunc_ln481_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="trunc_ln481_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:19 %trunc_ln481_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln481_9"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:20 %trunc_ln481_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="trunc_ln481_s"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:21 %trunc_ln481_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln481_10"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:22 %trunc_ln481_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="trunc_ln481_11"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:23 %trunc_ln481_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln481_12"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:24 %trunc_ln481_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="trunc_ln481_13"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:25 %trunc_ln481_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %data_s1_stream_vector_read, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln481_14"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:26 %d0 = bitcast i32 %trunc_ln481

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:27 %d0_13 = bitcast i32 %trunc_ln481_1

]]></Node>
<StgValue><ssdm name="d0_13"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:28 %d0_14 = bitcast i32 %trunc_ln481_2

]]></Node>
<StgValue><ssdm name="d0_14"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:29 %d0_15 = bitcast i32 %trunc_ln481_3

]]></Node>
<StgValue><ssdm name="d0_15"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:30 %d1_34 = bitcast i32 %trunc_ln481_4

]]></Node>
<StgValue><ssdm name="d1_34"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:31 %d1_35 = bitcast i32 %trunc_ln481_5

]]></Node>
<StgValue><ssdm name="d1_35"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:32 %d1 = bitcast i32 %trunc_ln481_6

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:33 %d1_36 = bitcast i32 %trunc_ln481_7

]]></Node>
<StgValue><ssdm name="d1_36"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:34 %d0_16 = bitcast i32 %trunc_ln481_8

]]></Node>
<StgValue><ssdm name="d0_16"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:35 %d0_17 = bitcast i32 %trunc_ln481_9

]]></Node>
<StgValue><ssdm name="d0_17"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:36 %d0_18 = bitcast i32 %trunc_ln481_s

]]></Node>
<StgValue><ssdm name="d0_18"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:37 %d0_19 = bitcast i32 %trunc_ln481_10

]]></Node>
<StgValue><ssdm name="d0_19"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:38 %d1_37 = bitcast i32 %trunc_ln481_11

]]></Node>
<StgValue><ssdm name="d1_37"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:39 %d1_38 = bitcast i32 %trunc_ln481_12

]]></Node>
<StgValue><ssdm name="d1_38"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:40 %d1_32 = bitcast i32 %trunc_ln481_13

]]></Node>
<StgValue><ssdm name="d1_32"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:41 %d1_39 = bitcast i32 %trunc_ln481_14

]]></Node>
<StgValue><ssdm name="d1_39"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:43 %muxLogicI0_to_d2_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:44 %muxLogicI1_to_d2_real = muxlogic i32 %d1_34

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:49 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:50 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_35

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:55 %muxLogicI0_to_d3_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:56 %muxLogicI1_to_d3_real = muxlogic i32 %d1_34

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:61 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:62 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_35

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:67 %muxLogicI0_to_d2_real_7 = muxlogic i32 %d0_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_7"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:68 %muxLogicI1_to_d2_real_7 = muxlogic i32 %d1_36

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_7"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:73 %muxLogicI0_to_d2_imag_7 = muxlogic i32 %d0_15

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_7"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:74 %muxLogicI1_to_d2_imag_7 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_7"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:79 %muxLogicI0_to_d3_real_7 = muxlogic i32 %d0_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_7"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:80 %muxLogicI1_to_d3_real_7 = muxlogic i32 %d1_36

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_7"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:85 %muxLogicI0_to_d3_imag_7 = muxlogic i32 %d0_15

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_7"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:86 %muxLogicI1_to_d3_imag_7 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_7"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:99 %muxLogicI0_to_d2_real_8 = muxlogic i32 %d0_16

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_8"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:100 %muxLogicI1_to_d2_real_8 = muxlogic i32 %d1_37

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_8"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:105 %muxLogicI0_to_d2_imag_8 = muxlogic i32 %d0_17

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_8"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:106 %muxLogicI1_to_d2_imag_8 = muxlogic i32 %d1_38

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_8"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:111 %muxLogicI0_to_d3_real_8 = muxlogic i32 %d0_16

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_8"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:112 %muxLogicI1_to_d3_real_8 = muxlogic i32 %d1_37

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_8"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:117 %muxLogicI0_to_d3_imag_8 = muxlogic i32 %d0_17

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_8"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:118 %muxLogicI1_to_d3_imag_8 = muxlogic i32 %d1_38

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_8"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:123 %muxLogicI0_to_d2_real_9 = muxlogic i32 %d0_18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_9"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:124 %muxLogicI1_to_d2_real_9 = muxlogic i32 %d1_39

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_9"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:129 %muxLogicI0_to_d2_imag_9 = muxlogic i32 %d0_19

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_9"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:130 %muxLogicI1_to_d2_imag_9 = muxlogic i32 %d1_32

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_9"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:135 %muxLogicI0_to_d3_real_9 = muxlogic i32 %d0_18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_9"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:136 %muxLogicI1_to_d3_real_9 = muxlogic i32 %d1_39

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_9"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:141 %muxLogicI0_to_d3_imag_9 = muxlogic i32 %d0_19

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_9"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:142 %muxLogicI1_to_d3_imag_9 = muxlogic i32 %d1_32

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_9"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:202 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %m, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:203 %store_ln478 = store i9 %m, i9 %m93

]]></Node>
<StgValue><ssdm name="store_ln478"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:204 %br_ln478 = br i1 %tmp, void %fpga_resource_hint.VITIS_LOOP_482_1.31, void %FFT_Stage2_vectorstreamIn_arrayOut_parametize.exit

]]></Node>
<StgValue><ssdm name="br_ln478"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="117" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:43 %muxLogicI0_to_d2_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:44 %muxLogicI1_to_d2_real = muxlogic i32 %d1_34

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:45 %d2_real = fadd i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:49 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:50 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_35

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:51 %d2_imag = fadd i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:55 %muxLogicI0_to_d3_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:56 %muxLogicI1_to_d3_real = muxlogic i32 %d1_34

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:57 %d3_real = fsub i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:61 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:62 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_35

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:63 %d3_imag = fsub i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:67 %muxLogicI0_to_d2_real_7 = muxlogic i32 %d0_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_7"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:68 %muxLogicI1_to_d2_real_7 = muxlogic i32 %d1_36

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_7"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:69 %d2_real_7 = fadd i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:73 %muxLogicI0_to_d2_imag_7 = muxlogic i32 %d0_15

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_7"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:74 %muxLogicI1_to_d2_imag_7 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_7"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:75 %d2_imag_7 = fsub i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:79 %muxLogicI0_to_d3_real_7 = muxlogic i32 %d0_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_7"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:80 %muxLogicI1_to_d3_real_7 = muxlogic i32 %d1_36

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_7"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:81 %d3_real_7 = fsub i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:85 %muxLogicI0_to_d3_imag_7 = muxlogic i32 %d0_15

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_7"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:86 %muxLogicI1_to_d3_imag_7 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_7"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:87 %d3_imag_7 = fadd i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:99 %muxLogicI0_to_d2_real_8 = muxlogic i32 %d0_16

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_8"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:100 %muxLogicI1_to_d2_real_8 = muxlogic i32 %d1_37

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_8"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:101 %d2_real_8 = fadd i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d2_real_8"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:105 %muxLogicI0_to_d2_imag_8 = muxlogic i32 %d0_17

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_8"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:106 %muxLogicI1_to_d2_imag_8 = muxlogic i32 %d1_38

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_8"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:107 %d2_imag_8 = fadd i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d2_imag_8"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:111 %muxLogicI0_to_d3_real_8 = muxlogic i32 %d0_16

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_8"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:112 %muxLogicI1_to_d3_real_8 = muxlogic i32 %d1_37

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_8"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:113 %d3_real_8 = fsub i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d3_real_8"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:117 %muxLogicI0_to_d3_imag_8 = muxlogic i32 %d0_17

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_8"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:118 %muxLogicI1_to_d3_imag_8 = muxlogic i32 %d1_38

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_8"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:119 %d3_imag_8 = fsub i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d3_imag_8"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:123 %muxLogicI0_to_d2_real_9 = muxlogic i32 %d0_18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_9"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:124 %muxLogicI1_to_d2_real_9 = muxlogic i32 %d1_39

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_9"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:125 %d2_real_9 = fadd i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d2_real_9"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:129 %muxLogicI0_to_d2_imag_9 = muxlogic i32 %d0_19

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_9"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:130 %muxLogicI1_to_d2_imag_9 = muxlogic i32 %d1_32

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_9"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:131 %d2_imag_9 = fsub i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_9"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:135 %muxLogicI0_to_d3_real_9 = muxlogic i32 %d0_18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_9"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:136 %muxLogicI1_to_d3_real_9 = muxlogic i32 %d1_39

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_9"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:137 %d3_real_9 = fsub i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d3_real_9"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:141 %muxLogicI0_to_d3_imag_9 = muxlogic i32 %d0_19

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_9"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:142 %muxLogicI1_to_d3_imag_9 = muxlogic i32 %d1_32

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_9"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:143 %d3_imag_9 = fadd i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_9"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="165" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:45 %d2_real = fadd i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:51 %d2_imag = fadd i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:57 %d3_real = fsub i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:63 %d3_imag = fsub i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:69 %d2_real_7 = fadd i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:75 %d2_imag_7 = fsub i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:81 %d3_real_7 = fsub i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:87 %d3_imag_7 = fadd i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:101 %d2_real_8 = fadd i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d2_real_8"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:107 %d2_imag_8 = fadd i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d2_imag_8"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:113 %d3_real_8 = fsub i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d3_real_8"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:119 %d3_imag_8 = fsub i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d3_imag_8"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:125 %d2_real_9 = fadd i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d2_real_9"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:131 %d2_imag_9 = fsub i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_9"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:137 %d3_real_9 = fsub i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d3_real_9"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:143 %d3_imag_9 = fadd i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="181" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:45 %d2_real = fadd i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:51 %d2_imag = fadd i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:57 %d3_real = fsub i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:63 %d3_imag = fsub i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:69 %d2_real_7 = fadd i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:75 %d2_imag_7 = fsub i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:81 %d3_real_7 = fsub i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:87 %d3_imag_7 = fadd i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:101 %d2_real_8 = fadd i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d2_real_8"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:107 %d2_imag_8 = fadd i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d2_imag_8"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:113 %d3_real_8 = fsub i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d3_real_8"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:119 %d3_imag_8 = fsub i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d3_imag_8"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:125 %d2_real_9 = fadd i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d2_real_9"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:131 %d2_imag_9 = fsub i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_9"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:137 %d3_real_9 = fsub i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d3_real_9"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:143 %d3_imag_9 = fadd i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:3 %speclooptripcount_ln478 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln478"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:4 %specloopname_ln478 = specloopname void @_ssdm_op_SpecLoopName, void @empty_88

]]></Node>
<StgValue><ssdm name="specloopname_ln478"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:5 %specperformance_ln479 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specperformance_ln479"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:7 %zext_ln478 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln478"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:42 %rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin24_i"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:45 %d2_real = fadd i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:46 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:47 %rend30_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin24_i

]]></Node>
<StgValue><ssdm name="rend30_i"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:48 %rbegin26_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin26_i"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:51 %d2_imag = fadd i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:52 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:53 %rend28_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin26_i

]]></Node>
<StgValue><ssdm name="rend28_i"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:54 %rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin25_i"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:57 %d3_real = fsub i32 %d0, i32 %d1_34

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:58 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:59 %rend26_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin25_i

]]></Node>
<StgValue><ssdm name="rend26_i"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:60 %rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76

]]></Node>
<StgValue><ssdm name="rbegin23_i"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:63 %d3_imag = fsub i32 %d0_13, i32 %d1_35

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:64 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:65 %rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin23_i

]]></Node>
<StgValue><ssdm name="rend24_i"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:66 %rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin21_i"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:69 %d2_real_7 = fadd i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:70 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_7, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:71 %rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin21_i

]]></Node>
<StgValue><ssdm name="rend22_i"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:72 %rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103

]]></Node>
<StgValue><ssdm name="rbegin19_i"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:75 %d2_imag_7 = fsub i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:76 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_7, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:77 %rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin19_i

]]></Node>
<StgValue><ssdm name="rend20_i"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:78 %rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92

]]></Node>
<StgValue><ssdm name="rbegin17_i"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:81 %d3_real_7 = fsub i32 %d0_14, i32 %d1_36

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:82 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_7, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:83 %rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin17_i

]]></Node>
<StgValue><ssdm name="rend18_i"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:84 %rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93

]]></Node>
<StgValue><ssdm name="rbegin15_i"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:87 %d3_imag_7 = fadd i32 %d0_15, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:88 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_7, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:89 %rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin15_i

]]></Node>
<StgValue><ssdm name="rend16_i"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:90 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:91 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:92 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:93 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:94 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:95 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:96 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:97 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:98 %rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin13_i"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:101 %d2_real_8 = fadd i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d2_real_8"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:102 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_8, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:103 %rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin13_i

]]></Node>
<StgValue><ssdm name="rend14_i"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:104 %rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin11_i"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:107 %d2_imag_8 = fadd i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d2_imag_8"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:108 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_8, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:109 %rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin11_i

]]></Node>
<StgValue><ssdm name="rend12_i"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:110 %rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin9_i"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:113 %d3_real_8 = fsub i32 %d0_16, i32 %d1_37

]]></Node>
<StgValue><ssdm name="d3_real_8"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:114 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_8, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:115 %rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin9_i

]]></Node>
<StgValue><ssdm name="rend10_i"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:116 %rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin7_i"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:119 %d3_imag_8 = fsub i32 %d0_17, i32 %d1_38

]]></Node>
<StgValue><ssdm name="d3_imag_8"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:120 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_8, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:121 %rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin7_i

]]></Node>
<StgValue><ssdm name="rend8_i"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:122 %rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin5_i"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:125 %d2_real_9 = fadd i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d2_real_9"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:126 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_9, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:127 %rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin5_i

]]></Node>
<StgValue><ssdm name="rend6_i"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:128 %rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin3_i"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:131 %d2_imag_9 = fsub i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_9"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:132 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_9, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:133 %rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin3_i

]]></Node>
<StgValue><ssdm name="rend4_i"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:134 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:137 %d3_real_9 = fsub i32 %d0_18, i32 %d1_39

]]></Node>
<StgValue><ssdm name="d3_real_9"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:138 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_9, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:139 %rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend2_i"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:140 %rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:143 %d3_imag_9 = fadd i32 %d0_19, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_9"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:144 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_9, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:145 %rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin_i

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:146 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:147 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:148 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:149 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:150 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:151 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:152 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:153 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:154 %muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_real

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln494"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:155 %muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln494"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:156 %store_ln494 = store i32 %d2_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:157 %muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_real

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln495"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:158 %muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln495"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:159 %store_ln495 = store i32 %d3_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:160 %muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_real_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln496"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:161 %muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln496"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:162 %store_ln496 = store i32 %d2_real_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:163 %muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_real_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln497"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:164 %muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln497"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:165 %store_ln497 = store i32 %d3_real_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:166 %muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_real_8

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln494"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:167 %muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln494"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:168 %store_ln494 = store i32 %d2_real_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:169 %muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_real_8

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln495"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:170 %muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln495"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:171 %store_ln495 = store i32 %d3_real_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:172 %muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_real_9

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln496"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:173 %muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln496"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:174 %store_ln496 = store i32 %d2_real_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:175 %muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_real_9

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln497"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:176 %muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln497"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:177 %store_ln497 = store i32 %d3_real_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:178 %muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_imag

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln494"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:179 %muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln494"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:180 %store_ln494 = store i32 %d2_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:181 %muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_imag

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln495"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:182 %muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln495"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:183 %store_ln495 = store i32 %d3_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:184 %muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_imag_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln496"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:185 %muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln496"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:186 %store_ln496 = store i32 %d2_imag_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:187 %muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_imag_7

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln497"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:188 %muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln497"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:189 %store_ln497 = store i32 %d3_imag_7, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:190 %muxLogicRAMData_to_store_ln494 = muxlogic i32 %d2_imag_8

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln494"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:191 %muxLogicRAMAddr_to_store_ln494 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln494"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:192 %store_ln494 = store i32 %d2_imag_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:193 %muxLogicRAMData_to_store_ln495 = muxlogic i32 %d3_imag_8

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln495"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:194 %muxLogicRAMAddr_to_store_ln495 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln495"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:195 %store_ln495 = store i32 %d3_imag_8, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln495"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:196 %muxLogicRAMData_to_store_ln496 = muxlogic i32 %d2_imag_9

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln496"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:197 %muxLogicRAMAddr_to_store_ln496 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln496"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:198 %store_ln496 = store i32 %d2_imag_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:199 %muxLogicRAMData_to_store_ln497 = muxlogic i32 %d3_imag_9

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln497"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:200 %muxLogicRAMAddr_to_store_ln497 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln497"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_482_1.31:201 %store_ln497 = store i32 %d3_imag_9, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0">
<![CDATA[
FFT_Stage2_vectorstreamIn_arrayOut_parametize.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="345" name="data_s1_stream_vector" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="data_s1_stream_vector"/></StgValue>
</port>
<port id="346" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="347" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="348" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="349" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="350" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="351" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="352" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="353" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="354" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="355" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="356" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="357" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="358" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="359" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="360" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="361" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="363" from="StgValue_362" to="m93" fromId="362" toId="8">
</dataflow>
<dataflow id="365" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="9">
</dataflow>
<dataflow id="366" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0" to="specmemcore_ln0" fromId="354" toId="9">
</dataflow>
<dataflow id="368" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="9">
</dataflow>
<dataflow id="370" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="9">
</dataflow>
<dataflow id="372" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="9">
</dataflow>
<dataflow id="373" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="10">
</dataflow>
<dataflow id="374" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1" to="specmemcore_ln0" fromId="355" toId="10">
</dataflow>
<dataflow id="375" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="10">
</dataflow>
<dataflow id="376" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="10">
</dataflow>
<dataflow id="377" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="10">
</dataflow>
<dataflow id="378" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="11">
</dataflow>
<dataflow id="379" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2" to="specmemcore_ln0" fromId="356" toId="11">
</dataflow>
<dataflow id="380" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="11">
</dataflow>
<dataflow id="381" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="11">
</dataflow>
<dataflow id="382" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="11">
</dataflow>
<dataflow id="383" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="12">
</dataflow>
<dataflow id="384" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3" to="specmemcore_ln0" fromId="357" toId="12">
</dataflow>
<dataflow id="385" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="12">
</dataflow>
<dataflow id="386" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="12">
</dataflow>
<dataflow id="387" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="12">
</dataflow>
<dataflow id="388" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="13">
</dataflow>
<dataflow id="389" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4" to="specmemcore_ln0" fromId="358" toId="13">
</dataflow>
<dataflow id="390" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="13">
</dataflow>
<dataflow id="391" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="13">
</dataflow>
<dataflow id="392" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="13">
</dataflow>
<dataflow id="393" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="14">
</dataflow>
<dataflow id="394" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5" to="specmemcore_ln0" fromId="359" toId="14">
</dataflow>
<dataflow id="395" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="14">
</dataflow>
<dataflow id="396" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="14">
</dataflow>
<dataflow id="397" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="14">
</dataflow>
<dataflow id="398" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="15">
</dataflow>
<dataflow id="399" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6" to="specmemcore_ln0" fromId="360" toId="15">
</dataflow>
<dataflow id="400" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="15">
</dataflow>
<dataflow id="401" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="15">
</dataflow>
<dataflow id="402" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="15">
</dataflow>
<dataflow id="403" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="16">
</dataflow>
<dataflow id="404" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7" to="specmemcore_ln0" fromId="361" toId="16">
</dataflow>
<dataflow id="405" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="16">
</dataflow>
<dataflow id="406" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="16">
</dataflow>
<dataflow id="407" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="16">
</dataflow>
<dataflow id="408" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="17">
</dataflow>
<dataflow id="409" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0" to="specmemcore_ln0" fromId="346" toId="17">
</dataflow>
<dataflow id="410" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="17">
</dataflow>
<dataflow id="411" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="17">
</dataflow>
<dataflow id="412" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="17">
</dataflow>
<dataflow id="413" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="18">
</dataflow>
<dataflow id="414" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1" to="specmemcore_ln0" fromId="347" toId="18">
</dataflow>
<dataflow id="415" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="18">
</dataflow>
<dataflow id="416" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="18">
</dataflow>
<dataflow id="417" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="18">
</dataflow>
<dataflow id="418" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="19">
</dataflow>
<dataflow id="419" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2" to="specmemcore_ln0" fromId="348" toId="19">
</dataflow>
<dataflow id="420" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="19">
</dataflow>
<dataflow id="421" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="19">
</dataflow>
<dataflow id="422" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="19">
</dataflow>
<dataflow id="423" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="20">
</dataflow>
<dataflow id="424" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3" to="specmemcore_ln0" fromId="349" toId="20">
</dataflow>
<dataflow id="425" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="20">
</dataflow>
<dataflow id="426" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="20">
</dataflow>
<dataflow id="427" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="20">
</dataflow>
<dataflow id="428" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="21">
</dataflow>
<dataflow id="429" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4" to="specmemcore_ln0" fromId="350" toId="21">
</dataflow>
<dataflow id="430" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="21">
</dataflow>
<dataflow id="431" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="21">
</dataflow>
<dataflow id="432" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="21">
</dataflow>
<dataflow id="433" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="22">
</dataflow>
<dataflow id="434" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5" to="specmemcore_ln0" fromId="351" toId="22">
</dataflow>
<dataflow id="435" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="22">
</dataflow>
<dataflow id="436" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="22">
</dataflow>
<dataflow id="437" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="22">
</dataflow>
<dataflow id="438" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="23">
</dataflow>
<dataflow id="439" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6" to="specmemcore_ln0" fromId="352" toId="23">
</dataflow>
<dataflow id="440" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="23">
</dataflow>
<dataflow id="441" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="23">
</dataflow>
<dataflow id="442" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="23">
</dataflow>
<dataflow id="443" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="24">
</dataflow>
<dataflow id="444" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7" to="specmemcore_ln0" fromId="353" toId="24">
</dataflow>
<dataflow id="445" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="24">
</dataflow>
<dataflow id="446" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="24">
</dataflow>
<dataflow id="447" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="24">
</dataflow>
<dataflow id="448" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="25">
</dataflow>
<dataflow id="450" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0" to="specmemcore_ln0" fromId="449" toId="25">
</dataflow>
<dataflow id="451" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="25">
</dataflow>
<dataflow id="452" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="25">
</dataflow>
<dataflow id="453" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="25">
</dataflow>
<dataflow id="454" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="26">
</dataflow>
<dataflow id="456" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1" to="specmemcore_ln0" fromId="455" toId="26">
</dataflow>
<dataflow id="457" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="26">
</dataflow>
<dataflow id="458" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="26">
</dataflow>
<dataflow id="459" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="26">
</dataflow>
<dataflow id="460" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="27">
</dataflow>
<dataflow id="462" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2" to="specmemcore_ln0" fromId="461" toId="27">
</dataflow>
<dataflow id="463" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="27">
</dataflow>
<dataflow id="464" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="27">
</dataflow>
<dataflow id="465" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="27">
</dataflow>
<dataflow id="466" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="28">
</dataflow>
<dataflow id="468" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3" to="specmemcore_ln0" fromId="467" toId="28">
</dataflow>
<dataflow id="469" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="28">
</dataflow>
<dataflow id="470" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="28">
</dataflow>
<dataflow id="471" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="28">
</dataflow>
<dataflow id="472" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="29">
</dataflow>
<dataflow id="474" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4" to="specmemcore_ln0" fromId="473" toId="29">
</dataflow>
<dataflow id="475" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="29">
</dataflow>
<dataflow id="476" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="29">
</dataflow>
<dataflow id="477" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="29">
</dataflow>
<dataflow id="478" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="30">
</dataflow>
<dataflow id="480" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5" to="specmemcore_ln0" fromId="479" toId="30">
</dataflow>
<dataflow id="481" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="30">
</dataflow>
<dataflow id="482" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="30">
</dataflow>
<dataflow id="483" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="30">
</dataflow>
<dataflow id="484" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="31">
</dataflow>
<dataflow id="486" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6" to="specmemcore_ln0" fromId="485" toId="31">
</dataflow>
<dataflow id="487" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="31">
</dataflow>
<dataflow id="488" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="31">
</dataflow>
<dataflow id="489" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="31">
</dataflow>
<dataflow id="490" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="32">
</dataflow>
<dataflow id="492" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7" to="specmemcore_ln0" fromId="491" toId="32">
</dataflow>
<dataflow id="493" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="32">
</dataflow>
<dataflow id="494" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="32">
</dataflow>
<dataflow id="495" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="32">
</dataflow>
<dataflow id="496" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="33">
</dataflow>
<dataflow id="498" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0" to="specmemcore_ln0" fromId="497" toId="33">
</dataflow>
<dataflow id="499" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="33">
</dataflow>
<dataflow id="500" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="33">
</dataflow>
<dataflow id="501" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="33">
</dataflow>
<dataflow id="502" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="34">
</dataflow>
<dataflow id="504" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1" to="specmemcore_ln0" fromId="503" toId="34">
</dataflow>
<dataflow id="505" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="34">
</dataflow>
<dataflow id="506" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="34">
</dataflow>
<dataflow id="507" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="34">
</dataflow>
<dataflow id="508" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="35">
</dataflow>
<dataflow id="510" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2" to="specmemcore_ln0" fromId="509" toId="35">
</dataflow>
<dataflow id="511" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="35">
</dataflow>
<dataflow id="512" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="35">
</dataflow>
<dataflow id="513" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="35">
</dataflow>
<dataflow id="514" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="36">
</dataflow>
<dataflow id="516" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3" to="specmemcore_ln0" fromId="515" toId="36">
</dataflow>
<dataflow id="517" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="36">
</dataflow>
<dataflow id="518" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="36">
</dataflow>
<dataflow id="519" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="36">
</dataflow>
<dataflow id="520" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="37">
</dataflow>
<dataflow id="522" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4" to="specmemcore_ln0" fromId="521" toId="37">
</dataflow>
<dataflow id="523" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="37">
</dataflow>
<dataflow id="524" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="37">
</dataflow>
<dataflow id="525" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="37">
</dataflow>
<dataflow id="526" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="38">
</dataflow>
<dataflow id="528" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5" to="specmemcore_ln0" fromId="527" toId="38">
</dataflow>
<dataflow id="529" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="38">
</dataflow>
<dataflow id="530" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="38">
</dataflow>
<dataflow id="531" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="38">
</dataflow>
<dataflow id="532" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="39">
</dataflow>
<dataflow id="534" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6" to="specmemcore_ln0" fromId="533" toId="39">
</dataflow>
<dataflow id="535" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="39">
</dataflow>
<dataflow id="536" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="39">
</dataflow>
<dataflow id="537" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="39">
</dataflow>
<dataflow id="538" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="364" toId="40">
</dataflow>
<dataflow id="540" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7" to="specmemcore_ln0" fromId="539" toId="40">
</dataflow>
<dataflow id="541" from="StgValue_367" to="specmemcore_ln0" fromId="367" toId="40">
</dataflow>
<dataflow id="542" from="StgValue_369" to="specmemcore_ln0" fromId="369" toId="40">
</dataflow>
<dataflow id="543" from="StgValue_371" to="specmemcore_ln0" fromId="371" toId="40">
</dataflow>
<dataflow id="545" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="544" toId="41">
</dataflow>
<dataflow id="546" from="data_s1_stream_vector" to="specinterface_ln0" fromId="345" toId="41">
</dataflow>
<dataflow id="548" from="empty_74" to="specinterface_ln0" fromId="547" toId="41">
</dataflow>
<dataflow id="550" from="StgValue_549" to="specinterface_ln0" fromId="549" toId="41">
</dataflow>
<dataflow id="551" from="StgValue_549" to="specinterface_ln0" fromId="549" toId="41">
</dataflow>
<dataflow id="553" from="empty_73" to="specinterface_ln0" fromId="552" toId="41">
</dataflow>
<dataflow id="554" from="StgValue_549" to="specinterface_ln0" fromId="549" toId="41">
</dataflow>
<dataflow id="555" from="StgValue_549" to="specinterface_ln0" fromId="549" toId="41">
</dataflow>
<dataflow id="556" from="empty_73" to="specinterface_ln0" fromId="552" toId="41">
</dataflow>
<dataflow id="557" from="empty_73" to="specinterface_ln0" fromId="552" toId="41">
</dataflow>
<dataflow id="558" from="empty_73" to="specinterface_ln0" fromId="552" toId="41">
</dataflow>
<dataflow id="559" from="StgValue_549" to="specinterface_ln0" fromId="549" toId="41">
</dataflow>
<dataflow id="560" from="StgValue_549" to="specinterface_ln0" fromId="549" toId="41">
</dataflow>
<dataflow id="561" from="StgValue_549" to="specinterface_ln0" fromId="549" toId="41">
</dataflow>
<dataflow id="562" from="StgValue_549" to="specinterface_ln0" fromId="549" toId="41">
</dataflow>
<dataflow id="563" from="empty_73" to="specinterface_ln0" fromId="552" toId="41">
</dataflow>
<dataflow id="564" from="empty_73" to="specinterface_ln0" fromId="552" toId="41">
</dataflow>
<dataflow id="566" from="StgValue_565" to="specinterface_ln0" fromId="565" toId="41">
</dataflow>
<dataflow id="567" from="StgValue_549" to="specinterface_ln0" fromId="549" toId="41">
</dataflow>
<dataflow id="568" from="StgValue_549" to="specinterface_ln0" fromId="549" toId="41">
</dataflow>
<dataflow id="570" from="_ssdm_op_SpecPerformance" to="specperformance_ln478" fromId="569" toId="42">
</dataflow>
<dataflow id="571" from="StgValue_549" to="specperformance_ln478" fromId="549" toId="42">
</dataflow>
<dataflow id="573" from="StgValue_572" to="specperformance_ln478" fromId="572" toId="42">
</dataflow>
<dataflow id="575" from="StgValue_574" to="specperformance_ln478" fromId="574" toId="42">
</dataflow>
<dataflow id="576" from="StgValue_574" to="specperformance_ln478" fromId="574" toId="42">
</dataflow>
<dataflow id="577" from="StgValue_574" to="specperformance_ln478" fromId="574" toId="42">
</dataflow>
<dataflow id="578" from="StgValue_574" to="specperformance_ln478" fromId="574" toId="42">
</dataflow>
<dataflow id="579" from="StgValue_574" to="specperformance_ln478" fromId="574" toId="42">
</dataflow>
<dataflow id="580" from="StgValue_549" to="specperformance_ln478" fromId="549" toId="42">
</dataflow>
<dataflow id="581" from="empty_73" to="specperformance_ln478" fromId="552" toId="42">
</dataflow>
<dataflow id="583" from="StgValue_582" to="store_ln0" fromId="582" toId="43">
</dataflow>
<dataflow id="584" from="m93" to="store_ln0" fromId="8" toId="43">
</dataflow>
<dataflow id="585" from="m93" to="m93_load" fromId="8" toId="45">
</dataflow>
<dataflow id="586" from="m93_load" to="m" fromId="45" toId="46">
</dataflow>
<dataflow id="588" from="StgValue_587" to="m" fromId="587" toId="46">
</dataflow>
<dataflow id="590" from="_ssdm_op_PartSelect.i5.i9.i32.i32" to="lshr_ln" fromId="589" toId="47">
</dataflow>
<dataflow id="591" from="m93_load" to="lshr_ln" fromId="45" toId="47">
</dataflow>
<dataflow id="593" from="StgValue_592" to="lshr_ln" fromId="592" toId="47">
</dataflow>
<dataflow id="595" from="StgValue_594" to="lshr_ln" fromId="594" toId="47">
</dataflow>
<dataflow id="597" from="_ssdm_op_Read.ap_fifo.volatile.i512P0A" to="data_s1_stream_vector_read" fromId="596" toId="49">
</dataflow>
<dataflow id="598" from="data_s1_stream_vector" to="data_s1_stream_vector_read" fromId="345" toId="49">
</dataflow>
<dataflow id="599" from="data_s1_stream_vector_read" to="trunc_ln481" fromId="49" toId="50">
</dataflow>
<dataflow id="601" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_1" fromId="600" toId="51">
</dataflow>
<dataflow id="602" from="data_s1_stream_vector_read" to="trunc_ln481_1" fromId="49" toId="51">
</dataflow>
<dataflow id="604" from="StgValue_603" to="trunc_ln481_1" fromId="603" toId="51">
</dataflow>
<dataflow id="606" from="StgValue_605" to="trunc_ln481_1" fromId="605" toId="51">
</dataflow>
<dataflow id="607" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_2" fromId="600" toId="52">
</dataflow>
<dataflow id="608" from="data_s1_stream_vector_read" to="trunc_ln481_2" fromId="49" toId="52">
</dataflow>
<dataflow id="610" from="StgValue_609" to="trunc_ln481_2" fromId="609" toId="52">
</dataflow>
<dataflow id="612" from="StgValue_611" to="trunc_ln481_2" fromId="611" toId="52">
</dataflow>
<dataflow id="613" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_3" fromId="600" toId="53">
</dataflow>
<dataflow id="614" from="data_s1_stream_vector_read" to="trunc_ln481_3" fromId="49" toId="53">
</dataflow>
<dataflow id="616" from="StgValue_615" to="trunc_ln481_3" fromId="615" toId="53">
</dataflow>
<dataflow id="618" from="StgValue_617" to="trunc_ln481_3" fromId="617" toId="53">
</dataflow>
<dataflow id="619" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_4" fromId="600" toId="54">
</dataflow>
<dataflow id="620" from="data_s1_stream_vector_read" to="trunc_ln481_4" fromId="49" toId="54">
</dataflow>
<dataflow id="622" from="StgValue_621" to="trunc_ln481_4" fromId="621" toId="54">
</dataflow>
<dataflow id="624" from="StgValue_623" to="trunc_ln481_4" fromId="623" toId="54">
</dataflow>
<dataflow id="625" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_5" fromId="600" toId="55">
</dataflow>
<dataflow id="626" from="data_s1_stream_vector_read" to="trunc_ln481_5" fromId="49" toId="55">
</dataflow>
<dataflow id="628" from="StgValue_627" to="trunc_ln481_5" fromId="627" toId="55">
</dataflow>
<dataflow id="630" from="StgValue_629" to="trunc_ln481_5" fromId="629" toId="55">
</dataflow>
<dataflow id="631" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_6" fromId="600" toId="56">
</dataflow>
<dataflow id="632" from="data_s1_stream_vector_read" to="trunc_ln481_6" fromId="49" toId="56">
</dataflow>
<dataflow id="634" from="StgValue_633" to="trunc_ln481_6" fromId="633" toId="56">
</dataflow>
<dataflow id="636" from="StgValue_635" to="trunc_ln481_6" fromId="635" toId="56">
</dataflow>
<dataflow id="637" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_7" fromId="600" toId="57">
</dataflow>
<dataflow id="638" from="data_s1_stream_vector_read" to="trunc_ln481_7" fromId="49" toId="57">
</dataflow>
<dataflow id="640" from="StgValue_639" to="trunc_ln481_7" fromId="639" toId="57">
</dataflow>
<dataflow id="642" from="StgValue_641" to="trunc_ln481_7" fromId="641" toId="57">
</dataflow>
<dataflow id="643" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_8" fromId="600" toId="58">
</dataflow>
<dataflow id="644" from="data_s1_stream_vector_read" to="trunc_ln481_8" fromId="49" toId="58">
</dataflow>
<dataflow id="646" from="StgValue_645" to="trunc_ln481_8" fromId="645" toId="58">
</dataflow>
<dataflow id="648" from="StgValue_647" to="trunc_ln481_8" fromId="647" toId="58">
</dataflow>
<dataflow id="649" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_9" fromId="600" toId="59">
</dataflow>
<dataflow id="650" from="data_s1_stream_vector_read" to="trunc_ln481_9" fromId="49" toId="59">
</dataflow>
<dataflow id="652" from="StgValue_651" to="trunc_ln481_9" fromId="651" toId="59">
</dataflow>
<dataflow id="654" from="StgValue_653" to="trunc_ln481_9" fromId="653" toId="59">
</dataflow>
<dataflow id="655" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_s" fromId="600" toId="60">
</dataflow>
<dataflow id="656" from="data_s1_stream_vector_read" to="trunc_ln481_s" fromId="49" toId="60">
</dataflow>
<dataflow id="658" from="StgValue_657" to="trunc_ln481_s" fromId="657" toId="60">
</dataflow>
<dataflow id="660" from="StgValue_659" to="trunc_ln481_s" fromId="659" toId="60">
</dataflow>
<dataflow id="661" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_10" fromId="600" toId="61">
</dataflow>
<dataflow id="662" from="data_s1_stream_vector_read" to="trunc_ln481_10" fromId="49" toId="61">
</dataflow>
<dataflow id="664" from="StgValue_663" to="trunc_ln481_10" fromId="663" toId="61">
</dataflow>
<dataflow id="666" from="StgValue_665" to="trunc_ln481_10" fromId="665" toId="61">
</dataflow>
<dataflow id="667" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_11" fromId="600" toId="62">
</dataflow>
<dataflow id="668" from="data_s1_stream_vector_read" to="trunc_ln481_11" fromId="49" toId="62">
</dataflow>
<dataflow id="670" from="StgValue_669" to="trunc_ln481_11" fromId="669" toId="62">
</dataflow>
<dataflow id="672" from="StgValue_671" to="trunc_ln481_11" fromId="671" toId="62">
</dataflow>
<dataflow id="673" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_12" fromId="600" toId="63">
</dataflow>
<dataflow id="674" from="data_s1_stream_vector_read" to="trunc_ln481_12" fromId="49" toId="63">
</dataflow>
<dataflow id="676" from="StgValue_675" to="trunc_ln481_12" fromId="675" toId="63">
</dataflow>
<dataflow id="678" from="StgValue_677" to="trunc_ln481_12" fromId="677" toId="63">
</dataflow>
<dataflow id="679" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_13" fromId="600" toId="64">
</dataflow>
<dataflow id="680" from="data_s1_stream_vector_read" to="trunc_ln481_13" fromId="49" toId="64">
</dataflow>
<dataflow id="682" from="StgValue_681" to="trunc_ln481_13" fromId="681" toId="64">
</dataflow>
<dataflow id="684" from="StgValue_683" to="trunc_ln481_13" fromId="683" toId="64">
</dataflow>
<dataflow id="685" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln481_14" fromId="600" toId="65">
</dataflow>
<dataflow id="686" from="data_s1_stream_vector_read" to="trunc_ln481_14" fromId="49" toId="65">
</dataflow>
<dataflow id="688" from="StgValue_687" to="trunc_ln481_14" fromId="687" toId="65">
</dataflow>
<dataflow id="690" from="StgValue_689" to="trunc_ln481_14" fromId="689" toId="65">
</dataflow>
<dataflow id="691" from="trunc_ln481" to="d0" fromId="50" toId="66">
</dataflow>
<dataflow id="692" from="trunc_ln481_1" to="d0_13" fromId="51" toId="67">
</dataflow>
<dataflow id="693" from="trunc_ln481_2" to="d0_14" fromId="52" toId="68">
</dataflow>
<dataflow id="694" from="trunc_ln481_3" to="d0_15" fromId="53" toId="69">
</dataflow>
<dataflow id="695" from="trunc_ln481_4" to="d1_34" fromId="54" toId="70">
</dataflow>
<dataflow id="696" from="trunc_ln481_5" to="d1_35" fromId="55" toId="71">
</dataflow>
<dataflow id="697" from="trunc_ln481_6" to="d1" fromId="56" toId="72">
</dataflow>
<dataflow id="698" from="trunc_ln481_7" to="d1_36" fromId="57" toId="73">
</dataflow>
<dataflow id="699" from="trunc_ln481_8" to="d0_16" fromId="58" toId="74">
</dataflow>
<dataflow id="700" from="trunc_ln481_9" to="d0_17" fromId="59" toId="75">
</dataflow>
<dataflow id="701" from="trunc_ln481_s" to="d0_18" fromId="60" toId="76">
</dataflow>
<dataflow id="702" from="trunc_ln481_10" to="d0_19" fromId="61" toId="77">
</dataflow>
<dataflow id="703" from="trunc_ln481_11" to="d1_37" fromId="62" toId="78">
</dataflow>
<dataflow id="704" from="trunc_ln481_12" to="d1_38" fromId="63" toId="79">
</dataflow>
<dataflow id="705" from="trunc_ln481_13" to="d1_32" fromId="64" toId="80">
</dataflow>
<dataflow id="706" from="trunc_ln481_14" to="d1_39" fromId="65" toId="81">
</dataflow>
<dataflow id="707" from="d0" to="muxLogicI0_to_d2_real" fromId="66" toId="82">
</dataflow>
<dataflow id="708" from="d1_34" to="muxLogicI1_to_d2_real" fromId="70" toId="83">
</dataflow>
<dataflow id="709" from="d0_13" to="muxLogicI0_to_d2_imag" fromId="67" toId="84">
</dataflow>
<dataflow id="710" from="d1_35" to="muxLogicI1_to_d2_imag" fromId="71" toId="85">
</dataflow>
<dataflow id="711" from="d0" to="muxLogicI0_to_d3_real" fromId="66" toId="86">
</dataflow>
<dataflow id="712" from="d1_34" to="muxLogicI1_to_d3_real" fromId="70" toId="87">
</dataflow>
<dataflow id="713" from="d0_13" to="muxLogicI0_to_d3_imag" fromId="67" toId="88">
</dataflow>
<dataflow id="714" from="d1_35" to="muxLogicI1_to_d3_imag" fromId="71" toId="89">
</dataflow>
<dataflow id="715" from="d0_14" to="muxLogicI0_to_d2_real_7" fromId="68" toId="90">
</dataflow>
<dataflow id="716" from="d1_36" to="muxLogicI1_to_d2_real_7" fromId="73" toId="91">
</dataflow>
<dataflow id="717" from="d0_15" to="muxLogicI0_to_d2_imag_7" fromId="69" toId="92">
</dataflow>
<dataflow id="718" from="d1" to="muxLogicI1_to_d2_imag_7" fromId="72" toId="93">
</dataflow>
<dataflow id="719" from="d0_14" to="muxLogicI0_to_d3_real_7" fromId="68" toId="94">
</dataflow>
<dataflow id="720" from="d1_36" to="muxLogicI1_to_d3_real_7" fromId="73" toId="95">
</dataflow>
<dataflow id="721" from="d0_15" to="muxLogicI0_to_d3_imag_7" fromId="69" toId="96">
</dataflow>
<dataflow id="722" from="d1" to="muxLogicI1_to_d3_imag_7" fromId="72" toId="97">
</dataflow>
<dataflow id="723" from="d0_16" to="muxLogicI0_to_d2_real_8" fromId="74" toId="98">
</dataflow>
<dataflow id="724" from="d1_37" to="muxLogicI1_to_d2_real_8" fromId="78" toId="99">
</dataflow>
<dataflow id="725" from="d0_17" to="muxLogicI0_to_d2_imag_8" fromId="75" toId="100">
</dataflow>
<dataflow id="726" from="d1_38" to="muxLogicI1_to_d2_imag_8" fromId="79" toId="101">
</dataflow>
<dataflow id="727" from="d0_16" to="muxLogicI0_to_d3_real_8" fromId="74" toId="102">
</dataflow>
<dataflow id="728" from="d1_37" to="muxLogicI1_to_d3_real_8" fromId="78" toId="103">
</dataflow>
<dataflow id="729" from="d0_17" to="muxLogicI0_to_d3_imag_8" fromId="75" toId="104">
</dataflow>
<dataflow id="730" from="d1_38" to="muxLogicI1_to_d3_imag_8" fromId="79" toId="105">
</dataflow>
<dataflow id="731" from="d0_18" to="muxLogicI0_to_d2_real_9" fromId="76" toId="106">
</dataflow>
<dataflow id="732" from="d1_39" to="muxLogicI1_to_d2_real_9" fromId="81" toId="107">
</dataflow>
<dataflow id="733" from="d0_19" to="muxLogicI0_to_d2_imag_9" fromId="77" toId="108">
</dataflow>
<dataflow id="734" from="d1_32" to="muxLogicI1_to_d2_imag_9" fromId="80" toId="109">
</dataflow>
<dataflow id="735" from="d0_18" to="muxLogicI0_to_d3_real_9" fromId="76" toId="110">
</dataflow>
<dataflow id="736" from="d1_39" to="muxLogicI1_to_d3_real_9" fromId="81" toId="111">
</dataflow>
<dataflow id="737" from="d0_19" to="muxLogicI0_to_d3_imag_9" fromId="77" toId="112">
</dataflow>
<dataflow id="738" from="d1_32" to="muxLogicI1_to_d3_imag_9" fromId="80" toId="113">
</dataflow>
<dataflow id="740" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp" fromId="739" toId="114">
</dataflow>
<dataflow id="741" from="m" to="tmp" fromId="46" toId="114">
</dataflow>
<dataflow id="743" from="StgValue_742" to="tmp" fromId="742" toId="114">
</dataflow>
<dataflow id="744" from="m" to="store_ln478" fromId="46" toId="115">
</dataflow>
<dataflow id="745" from="m93" to="store_ln478" fromId="8" toId="115">
</dataflow>
<dataflow id="746" from="tmp" to="br_ln478" fromId="114" toId="116">
</dataflow>
<dataflow id="747" from="d0" to="muxLogicI0_to_d2_real" fromId="66" toId="117">
</dataflow>
<dataflow id="748" from="d1_34" to="muxLogicI1_to_d2_real" fromId="70" toId="118">
</dataflow>
<dataflow id="749" from="d0" to="d2_real" fromId="66" toId="119">
</dataflow>
<dataflow id="750" from="d1_34" to="d2_real" fromId="70" toId="119">
</dataflow>
<dataflow id="751" from="d0_13" to="muxLogicI0_to_d2_imag" fromId="67" toId="120">
</dataflow>
<dataflow id="752" from="d1_35" to="muxLogicI1_to_d2_imag" fromId="71" toId="121">
</dataflow>
<dataflow id="753" from="d0_13" to="d2_imag" fromId="67" toId="122">
</dataflow>
<dataflow id="754" from="d1_35" to="d2_imag" fromId="71" toId="122">
</dataflow>
<dataflow id="755" from="d0" to="muxLogicI0_to_d3_real" fromId="66" toId="123">
</dataflow>
<dataflow id="756" from="d1_34" to="muxLogicI1_to_d3_real" fromId="70" toId="124">
</dataflow>
<dataflow id="757" from="d0" to="d3_real" fromId="66" toId="125">
</dataflow>
<dataflow id="758" from="d1_34" to="d3_real" fromId="70" toId="125">
</dataflow>
<dataflow id="759" from="d0_13" to="muxLogicI0_to_d3_imag" fromId="67" toId="126">
</dataflow>
<dataflow id="760" from="d1_35" to="muxLogicI1_to_d3_imag" fromId="71" toId="127">
</dataflow>
<dataflow id="761" from="d0_13" to="d3_imag" fromId="67" toId="128">
</dataflow>
<dataflow id="762" from="d1_35" to="d3_imag" fromId="71" toId="128">
</dataflow>
<dataflow id="763" from="d0_14" to="muxLogicI0_to_d2_real_7" fromId="68" toId="129">
</dataflow>
<dataflow id="764" from="d1_36" to="muxLogicI1_to_d2_real_7" fromId="73" toId="130">
</dataflow>
<dataflow id="765" from="d0_14" to="d2_real_7" fromId="68" toId="131">
</dataflow>
<dataflow id="766" from="d1_36" to="d2_real_7" fromId="73" toId="131">
</dataflow>
<dataflow id="767" from="d0_15" to="muxLogicI0_to_d2_imag_7" fromId="69" toId="132">
</dataflow>
<dataflow id="768" from="d1" to="muxLogicI1_to_d2_imag_7" fromId="72" toId="133">
</dataflow>
<dataflow id="769" from="d0_15" to="d2_imag_7" fromId="69" toId="134">
</dataflow>
<dataflow id="770" from="d1" to="d2_imag_7" fromId="72" toId="134">
</dataflow>
<dataflow id="771" from="d0_14" to="muxLogicI0_to_d3_real_7" fromId="68" toId="135">
</dataflow>
<dataflow id="772" from="d1_36" to="muxLogicI1_to_d3_real_7" fromId="73" toId="136">
</dataflow>
<dataflow id="773" from="d0_14" to="d3_real_7" fromId="68" toId="137">
</dataflow>
<dataflow id="774" from="d1_36" to="d3_real_7" fromId="73" toId="137">
</dataflow>
<dataflow id="775" from="d0_15" to="muxLogicI0_to_d3_imag_7" fromId="69" toId="138">
</dataflow>
<dataflow id="776" from="d1" to="muxLogicI1_to_d3_imag_7" fromId="72" toId="139">
</dataflow>
<dataflow id="777" from="d0_15" to="d3_imag_7" fromId="69" toId="140">
</dataflow>
<dataflow id="778" from="d1" to="d3_imag_7" fromId="72" toId="140">
</dataflow>
<dataflow id="779" from="d0_16" to="muxLogicI0_to_d2_real_8" fromId="74" toId="141">
</dataflow>
<dataflow id="780" from="d1_37" to="muxLogicI1_to_d2_real_8" fromId="78" toId="142">
</dataflow>
<dataflow id="781" from="d0_16" to="d2_real_8" fromId="74" toId="143">
</dataflow>
<dataflow id="782" from="d1_37" to="d2_real_8" fromId="78" toId="143">
</dataflow>
<dataflow id="783" from="d0_17" to="muxLogicI0_to_d2_imag_8" fromId="75" toId="144">
</dataflow>
<dataflow id="784" from="d1_38" to="muxLogicI1_to_d2_imag_8" fromId="79" toId="145">
</dataflow>
<dataflow id="785" from="d0_17" to="d2_imag_8" fromId="75" toId="146">
</dataflow>
<dataflow id="786" from="d1_38" to="d2_imag_8" fromId="79" toId="146">
</dataflow>
<dataflow id="787" from="d0_16" to="muxLogicI0_to_d3_real_8" fromId="74" toId="147">
</dataflow>
<dataflow id="788" from="d1_37" to="muxLogicI1_to_d3_real_8" fromId="78" toId="148">
</dataflow>
<dataflow id="789" from="d0_16" to="d3_real_8" fromId="74" toId="149">
</dataflow>
<dataflow id="790" from="d1_37" to="d3_real_8" fromId="78" toId="149">
</dataflow>
<dataflow id="791" from="d0_17" to="muxLogicI0_to_d3_imag_8" fromId="75" toId="150">
</dataflow>
<dataflow id="792" from="d1_38" to="muxLogicI1_to_d3_imag_8" fromId="79" toId="151">
</dataflow>
<dataflow id="793" from="d0_17" to="d3_imag_8" fromId="75" toId="152">
</dataflow>
<dataflow id="794" from="d1_38" to="d3_imag_8" fromId="79" toId="152">
</dataflow>
<dataflow id="795" from="d0_18" to="muxLogicI0_to_d2_real_9" fromId="76" toId="153">
</dataflow>
<dataflow id="796" from="d1_39" to="muxLogicI1_to_d2_real_9" fromId="81" toId="154">
</dataflow>
<dataflow id="797" from="d0_18" to="d2_real_9" fromId="76" toId="155">
</dataflow>
<dataflow id="798" from="d1_39" to="d2_real_9" fromId="81" toId="155">
</dataflow>
<dataflow id="799" from="d0_19" to="muxLogicI0_to_d2_imag_9" fromId="77" toId="156">
</dataflow>
<dataflow id="800" from="d1_32" to="muxLogicI1_to_d2_imag_9" fromId="80" toId="157">
</dataflow>
<dataflow id="801" from="d0_19" to="d2_imag_9" fromId="77" toId="158">
</dataflow>
<dataflow id="802" from="d1_32" to="d2_imag_9" fromId="80" toId="158">
</dataflow>
<dataflow id="803" from="d0_18" to="muxLogicI0_to_d3_real_9" fromId="76" toId="159">
</dataflow>
<dataflow id="804" from="d1_39" to="muxLogicI1_to_d3_real_9" fromId="81" toId="160">
</dataflow>
<dataflow id="805" from="d0_18" to="d3_real_9" fromId="76" toId="161">
</dataflow>
<dataflow id="806" from="d1_39" to="d3_real_9" fromId="81" toId="161">
</dataflow>
<dataflow id="807" from="d0_19" to="muxLogicI0_to_d3_imag_9" fromId="77" toId="162">
</dataflow>
<dataflow id="808" from="d1_32" to="muxLogicI1_to_d3_imag_9" fromId="80" toId="163">
</dataflow>
<dataflow id="809" from="d0_19" to="d3_imag_9" fromId="77" toId="164">
</dataflow>
<dataflow id="810" from="d1_32" to="d3_imag_9" fromId="80" toId="164">
</dataflow>
<dataflow id="811" from="d0" to="d2_real" fromId="66" toId="165">
</dataflow>
<dataflow id="812" from="d1_34" to="d2_real" fromId="70" toId="165">
</dataflow>
<dataflow id="813" from="d0_13" to="d2_imag" fromId="67" toId="166">
</dataflow>
<dataflow id="814" from="d1_35" to="d2_imag" fromId="71" toId="166">
</dataflow>
<dataflow id="815" from="d0" to="d3_real" fromId="66" toId="167">
</dataflow>
<dataflow id="816" from="d1_34" to="d3_real" fromId="70" toId="167">
</dataflow>
<dataflow id="817" from="d0_13" to="d3_imag" fromId="67" toId="168">
</dataflow>
<dataflow id="818" from="d1_35" to="d3_imag" fromId="71" toId="168">
</dataflow>
<dataflow id="819" from="d0_14" to="d2_real_7" fromId="68" toId="169">
</dataflow>
<dataflow id="820" from="d1_36" to="d2_real_7" fromId="73" toId="169">
</dataflow>
<dataflow id="821" from="d0_15" to="d2_imag_7" fromId="69" toId="170">
</dataflow>
<dataflow id="822" from="d1" to="d2_imag_7" fromId="72" toId="170">
</dataflow>
<dataflow id="823" from="d0_14" to="d3_real_7" fromId="68" toId="171">
</dataflow>
<dataflow id="824" from="d1_36" to="d3_real_7" fromId="73" toId="171">
</dataflow>
<dataflow id="825" from="d0_15" to="d3_imag_7" fromId="69" toId="172">
</dataflow>
<dataflow id="826" from="d1" to="d3_imag_7" fromId="72" toId="172">
</dataflow>
<dataflow id="827" from="d0_16" to="d2_real_8" fromId="74" toId="173">
</dataflow>
<dataflow id="828" from="d1_37" to="d2_real_8" fromId="78" toId="173">
</dataflow>
<dataflow id="829" from="d0_17" to="d2_imag_8" fromId="75" toId="174">
</dataflow>
<dataflow id="830" from="d1_38" to="d2_imag_8" fromId="79" toId="174">
</dataflow>
<dataflow id="831" from="d0_16" to="d3_real_8" fromId="74" toId="175">
</dataflow>
<dataflow id="832" from="d1_37" to="d3_real_8" fromId="78" toId="175">
</dataflow>
<dataflow id="833" from="d0_17" to="d3_imag_8" fromId="75" toId="176">
</dataflow>
<dataflow id="834" from="d1_38" to="d3_imag_8" fromId="79" toId="176">
</dataflow>
<dataflow id="835" from="d0_18" to="d2_real_9" fromId="76" toId="177">
</dataflow>
<dataflow id="836" from="d1_39" to="d2_real_9" fromId="81" toId="177">
</dataflow>
<dataflow id="837" from="d0_19" to="d2_imag_9" fromId="77" toId="178">
</dataflow>
<dataflow id="838" from="d1_32" to="d2_imag_9" fromId="80" toId="178">
</dataflow>
<dataflow id="839" from="d0_18" to="d3_real_9" fromId="76" toId="179">
</dataflow>
<dataflow id="840" from="d1_39" to="d3_real_9" fromId="81" toId="179">
</dataflow>
<dataflow id="841" from="d0_19" to="d3_imag_9" fromId="77" toId="180">
</dataflow>
<dataflow id="842" from="d1_32" to="d3_imag_9" fromId="80" toId="180">
</dataflow>
<dataflow id="843" from="d0" to="d2_real" fromId="66" toId="181">
</dataflow>
<dataflow id="844" from="d1_34" to="d2_real" fromId="70" toId="181">
</dataflow>
<dataflow id="845" from="d0_13" to="d2_imag" fromId="67" toId="182">
</dataflow>
<dataflow id="846" from="d1_35" to="d2_imag" fromId="71" toId="182">
</dataflow>
<dataflow id="847" from="d0" to="d3_real" fromId="66" toId="183">
</dataflow>
<dataflow id="848" from="d1_34" to="d3_real" fromId="70" toId="183">
</dataflow>
<dataflow id="849" from="d0_13" to="d3_imag" fromId="67" toId="184">
</dataflow>
<dataflow id="850" from="d1_35" to="d3_imag" fromId="71" toId="184">
</dataflow>
<dataflow id="851" from="d0_14" to="d2_real_7" fromId="68" toId="185">
</dataflow>
<dataflow id="852" from="d1_36" to="d2_real_7" fromId="73" toId="185">
</dataflow>
<dataflow id="853" from="d0_15" to="d2_imag_7" fromId="69" toId="186">
</dataflow>
<dataflow id="854" from="d1" to="d2_imag_7" fromId="72" toId="186">
</dataflow>
<dataflow id="855" from="d0_14" to="d3_real_7" fromId="68" toId="187">
</dataflow>
<dataflow id="856" from="d1_36" to="d3_real_7" fromId="73" toId="187">
</dataflow>
<dataflow id="857" from="d0_15" to="d3_imag_7" fromId="69" toId="188">
</dataflow>
<dataflow id="858" from="d1" to="d3_imag_7" fromId="72" toId="188">
</dataflow>
<dataflow id="859" from="d0_16" to="d2_real_8" fromId="74" toId="189">
</dataflow>
<dataflow id="860" from="d1_37" to="d2_real_8" fromId="78" toId="189">
</dataflow>
<dataflow id="861" from="d0_17" to="d2_imag_8" fromId="75" toId="190">
</dataflow>
<dataflow id="862" from="d1_38" to="d2_imag_8" fromId="79" toId="190">
</dataflow>
<dataflow id="863" from="d0_16" to="d3_real_8" fromId="74" toId="191">
</dataflow>
<dataflow id="864" from="d1_37" to="d3_real_8" fromId="78" toId="191">
</dataflow>
<dataflow id="865" from="d0_17" to="d3_imag_8" fromId="75" toId="192">
</dataflow>
<dataflow id="866" from="d1_38" to="d3_imag_8" fromId="79" toId="192">
</dataflow>
<dataflow id="867" from="d0_18" to="d2_real_9" fromId="76" toId="193">
</dataflow>
<dataflow id="868" from="d1_39" to="d2_real_9" fromId="81" toId="193">
</dataflow>
<dataflow id="869" from="d0_19" to="d2_imag_9" fromId="77" toId="194">
</dataflow>
<dataflow id="870" from="d1_32" to="d2_imag_9" fromId="80" toId="194">
</dataflow>
<dataflow id="871" from="d0_18" to="d3_real_9" fromId="76" toId="195">
</dataflow>
<dataflow id="872" from="d1_39" to="d3_real_9" fromId="81" toId="195">
</dataflow>
<dataflow id="873" from="d0_19" to="d3_imag_9" fromId="77" toId="196">
</dataflow>
<dataflow id="874" from="d1_32" to="d3_imag_9" fromId="80" toId="196">
</dataflow>
<dataflow id="876" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="875" toId="197">
</dataflow>
<dataflow id="877" from="StgValue_362" to="specpipeline_ln0" fromId="362" toId="197">
</dataflow>
<dataflow id="878" from="StgValue_549" to="specpipeline_ln0" fromId="549" toId="197">
</dataflow>
<dataflow id="879" from="StgValue_549" to="specpipeline_ln0" fromId="549" toId="197">
</dataflow>
<dataflow id="880" from="StgValue_549" to="specpipeline_ln0" fromId="549" toId="197">
</dataflow>
<dataflow id="881" from="empty_73" to="specpipeline_ln0" fromId="552" toId="197">
</dataflow>
<dataflow id="883" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln478" fromId="882" toId="198">
</dataflow>
<dataflow id="884" from="StgValue_572" to="speclooptripcount_ln478" fromId="572" toId="198">
</dataflow>
<dataflow id="885" from="StgValue_572" to="speclooptripcount_ln478" fromId="572" toId="198">
</dataflow>
<dataflow id="886" from="StgValue_572" to="speclooptripcount_ln478" fromId="572" toId="198">
</dataflow>
<dataflow id="888" from="_ssdm_op_SpecLoopName" to="specloopname_ln478" fromId="887" toId="199">
</dataflow>
<dataflow id="890" from="empty_88" to="specloopname_ln478" fromId="889" toId="199">
</dataflow>
<dataflow id="891" from="_ssdm_op_SpecPerformance" to="specperformance_ln479" fromId="569" toId="200">
</dataflow>
<dataflow id="892" from="StgValue_362" to="specperformance_ln479" fromId="362" toId="200">
</dataflow>
<dataflow id="893" from="StgValue_572" to="specperformance_ln479" fromId="572" toId="200">
</dataflow>
<dataflow id="894" from="StgValue_574" to="specperformance_ln479" fromId="574" toId="200">
</dataflow>
<dataflow id="895" from="StgValue_574" to="specperformance_ln479" fromId="574" toId="200">
</dataflow>
<dataflow id="896" from="StgValue_574" to="specperformance_ln479" fromId="574" toId="200">
</dataflow>
<dataflow id="897" from="StgValue_574" to="specperformance_ln479" fromId="574" toId="200">
</dataflow>
<dataflow id="898" from="StgValue_574" to="specperformance_ln479" fromId="574" toId="200">
</dataflow>
<dataflow id="899" from="StgValue_549" to="specperformance_ln479" fromId="549" toId="200">
</dataflow>
<dataflow id="900" from="empty_73" to="specperformance_ln479" fromId="552" toId="200">
</dataflow>
<dataflow id="901" from="lshr_ln" to="zext_ln478" fromId="47" toId="201">
</dataflow>
<dataflow id="903" from="_ssdm_op_SpecRegionBegin" to="rbegin24_i" fromId="902" toId="202">
</dataflow>
<dataflow id="905" from="empty_38" to="rbegin24_i" fromId="904" toId="202">
</dataflow>
<dataflow id="906" from="d0" to="d2_real" fromId="66" toId="203">
</dataflow>
<dataflow id="907" from="d1_34" to="d2_real" fromId="70" toId="203">
</dataflow>
<dataflow id="909" from="_ssdm_op_SpecFUCore" to="specfucore_ln425" fromId="908" toId="204">
</dataflow>
<dataflow id="910" from="d2_real" to="specfucore_ln425" fromId="203" toId="204">
</dataflow>
<dataflow id="912" from="StgValue_911" to="specfucore_ln425" fromId="911" toId="204">
</dataflow>
<dataflow id="914" from="StgValue_913" to="specfucore_ln425" fromId="913" toId="204">
</dataflow>
<dataflow id="915" from="StgValue_371" to="specfucore_ln425" fromId="371" toId="204">
</dataflow>
<dataflow id="917" from="_ssdm_op_SpecRegionEnd" to="rend30_i" fromId="916" toId="205">
</dataflow>
<dataflow id="918" from="empty_38" to="rend30_i" fromId="904" toId="205">
</dataflow>
<dataflow id="919" from="rbegin24_i" to="rend30_i" fromId="202" toId="205">
</dataflow>
<dataflow id="920" from="_ssdm_op_SpecRegionBegin" to="rbegin26_i" fromId="902" toId="206">
</dataflow>
<dataflow id="922" from="empty_24" to="rbegin26_i" fromId="921" toId="206">
</dataflow>
<dataflow id="923" from="d0_13" to="d2_imag" fromId="67" toId="207">
</dataflow>
<dataflow id="924" from="d1_35" to="d2_imag" fromId="71" toId="207">
</dataflow>
<dataflow id="925" from="_ssdm_op_SpecFUCore" to="specfucore_ln426" fromId="908" toId="208">
</dataflow>
<dataflow id="926" from="d2_imag" to="specfucore_ln426" fromId="207" toId="208">
</dataflow>
<dataflow id="927" from="StgValue_911" to="specfucore_ln426" fromId="911" toId="208">
</dataflow>
<dataflow id="928" from="StgValue_913" to="specfucore_ln426" fromId="913" toId="208">
</dataflow>
<dataflow id="929" from="StgValue_371" to="specfucore_ln426" fromId="371" toId="208">
</dataflow>
<dataflow id="930" from="_ssdm_op_SpecRegionEnd" to="rend28_i" fromId="916" toId="209">
</dataflow>
<dataflow id="931" from="empty_24" to="rend28_i" fromId="921" toId="209">
</dataflow>
<dataflow id="932" from="rbegin26_i" to="rend28_i" fromId="206" toId="209">
</dataflow>
<dataflow id="933" from="_ssdm_op_SpecRegionBegin" to="rbegin25_i" fromId="902" toId="210">
</dataflow>
<dataflow id="935" from="empty_40" to="rbegin25_i" fromId="934" toId="210">
</dataflow>
<dataflow id="936" from="d0" to="d3_real" fromId="66" toId="211">
</dataflow>
<dataflow id="937" from="d1_34" to="d3_real" fromId="70" toId="211">
</dataflow>
<dataflow id="938" from="_ssdm_op_SpecFUCore" to="specfucore_ln427" fromId="908" toId="212">
</dataflow>
<dataflow id="939" from="d3_real" to="specfucore_ln427" fromId="211" toId="212">
</dataflow>
<dataflow id="941" from="StgValue_940" to="specfucore_ln427" fromId="940" toId="212">
</dataflow>
<dataflow id="942" from="StgValue_913" to="specfucore_ln427" fromId="913" toId="212">
</dataflow>
<dataflow id="943" from="StgValue_371" to="specfucore_ln427" fromId="371" toId="212">
</dataflow>
<dataflow id="944" from="_ssdm_op_SpecRegionEnd" to="rend26_i" fromId="916" toId="213">
</dataflow>
<dataflow id="945" from="empty_40" to="rend26_i" fromId="934" toId="213">
</dataflow>
<dataflow id="946" from="rbegin25_i" to="rend26_i" fromId="210" toId="213">
</dataflow>
<dataflow id="947" from="_ssdm_op_SpecRegionBegin" to="rbegin23_i" fromId="902" toId="214">
</dataflow>
<dataflow id="949" from="empty_76" to="rbegin23_i" fromId="948" toId="214">
</dataflow>
<dataflow id="950" from="d0_13" to="d3_imag" fromId="67" toId="215">
</dataflow>
<dataflow id="951" from="d1_35" to="d3_imag" fromId="71" toId="215">
</dataflow>
<dataflow id="952" from="_ssdm_op_SpecFUCore" to="specfucore_ln428" fromId="908" toId="216">
</dataflow>
<dataflow id="953" from="d3_imag" to="specfucore_ln428" fromId="215" toId="216">
</dataflow>
<dataflow id="954" from="StgValue_940" to="specfucore_ln428" fromId="940" toId="216">
</dataflow>
<dataflow id="955" from="StgValue_913" to="specfucore_ln428" fromId="913" toId="216">
</dataflow>
<dataflow id="956" from="StgValue_371" to="specfucore_ln428" fromId="371" toId="216">
</dataflow>
<dataflow id="957" from="_ssdm_op_SpecRegionEnd" to="rend24_i" fromId="916" toId="217">
</dataflow>
<dataflow id="958" from="empty_76" to="rend24_i" fromId="948" toId="217">
</dataflow>
<dataflow id="959" from="rbegin23_i" to="rend24_i" fromId="214" toId="217">
</dataflow>
<dataflow id="960" from="_ssdm_op_SpecRegionBegin" to="rbegin21_i" fromId="902" toId="218">
</dataflow>
<dataflow id="962" from="empty_78" to="rbegin21_i" fromId="961" toId="218">
</dataflow>
<dataflow id="963" from="d0_14" to="d2_real_7" fromId="68" toId="219">
</dataflow>
<dataflow id="964" from="d1_36" to="d2_real_7" fromId="73" toId="219">
</dataflow>
<dataflow id="965" from="_ssdm_op_SpecFUCore" to="specfucore_ln425" fromId="908" toId="220">
</dataflow>
<dataflow id="966" from="d2_real_7" to="specfucore_ln425" fromId="219" toId="220">
</dataflow>
<dataflow id="967" from="StgValue_911" to="specfucore_ln425" fromId="911" toId="220">
</dataflow>
<dataflow id="968" from="StgValue_913" to="specfucore_ln425" fromId="913" toId="220">
</dataflow>
<dataflow id="969" from="StgValue_371" to="specfucore_ln425" fromId="371" toId="220">
</dataflow>
<dataflow id="970" from="_ssdm_op_SpecRegionEnd" to="rend22_i" fromId="916" toId="221">
</dataflow>
<dataflow id="971" from="empty_78" to="rend22_i" fromId="961" toId="221">
</dataflow>
<dataflow id="972" from="rbegin21_i" to="rend22_i" fromId="218" toId="221">
</dataflow>
<dataflow id="973" from="_ssdm_op_SpecRegionBegin" to="rbegin19_i" fromId="902" toId="222">
</dataflow>
<dataflow id="975" from="empty_103" to="rbegin19_i" fromId="974" toId="222">
</dataflow>
<dataflow id="976" from="d0_15" to="d2_imag_7" fromId="69" toId="223">
</dataflow>
<dataflow id="977" from="d1" to="d2_imag_7" fromId="72" toId="223">
</dataflow>
<dataflow id="978" from="_ssdm_op_SpecFUCore" to="specfucore_ln426" fromId="908" toId="224">
</dataflow>
<dataflow id="979" from="d2_imag_7" to="specfucore_ln426" fromId="223" toId="224">
</dataflow>
<dataflow id="980" from="StgValue_911" to="specfucore_ln426" fromId="911" toId="224">
</dataflow>
<dataflow id="981" from="StgValue_913" to="specfucore_ln426" fromId="913" toId="224">
</dataflow>
<dataflow id="982" from="StgValue_371" to="specfucore_ln426" fromId="371" toId="224">
</dataflow>
<dataflow id="983" from="_ssdm_op_SpecRegionEnd" to="rend20_i" fromId="916" toId="225">
</dataflow>
<dataflow id="984" from="empty_103" to="rend20_i" fromId="974" toId="225">
</dataflow>
<dataflow id="985" from="rbegin19_i" to="rend20_i" fromId="222" toId="225">
</dataflow>
<dataflow id="986" from="_ssdm_op_SpecRegionBegin" to="rbegin17_i" fromId="902" toId="226">
</dataflow>
<dataflow id="988" from="empty_92" to="rbegin17_i" fromId="987" toId="226">
</dataflow>
<dataflow id="989" from="d0_14" to="d3_real_7" fromId="68" toId="227">
</dataflow>
<dataflow id="990" from="d1_36" to="d3_real_7" fromId="73" toId="227">
</dataflow>
<dataflow id="991" from="_ssdm_op_SpecFUCore" to="specfucore_ln427" fromId="908" toId="228">
</dataflow>
<dataflow id="992" from="d3_real_7" to="specfucore_ln427" fromId="227" toId="228">
</dataflow>
<dataflow id="993" from="StgValue_940" to="specfucore_ln427" fromId="940" toId="228">
</dataflow>
<dataflow id="994" from="StgValue_913" to="specfucore_ln427" fromId="913" toId="228">
</dataflow>
<dataflow id="995" from="StgValue_371" to="specfucore_ln427" fromId="371" toId="228">
</dataflow>
<dataflow id="996" from="_ssdm_op_SpecRegionEnd" to="rend18_i" fromId="916" toId="229">
</dataflow>
<dataflow id="997" from="empty_92" to="rend18_i" fromId="987" toId="229">
</dataflow>
<dataflow id="998" from="rbegin17_i" to="rend18_i" fromId="226" toId="229">
</dataflow>
<dataflow id="999" from="_ssdm_op_SpecRegionBegin" to="rbegin15_i" fromId="902" toId="230">
</dataflow>
<dataflow id="1001" from="empty_93" to="rbegin15_i" fromId="1000" toId="230">
</dataflow>
<dataflow id="1002" from="d0_15" to="d3_imag_7" fromId="69" toId="231">
</dataflow>
<dataflow id="1003" from="d1" to="d3_imag_7" fromId="72" toId="231">
</dataflow>
<dataflow id="1004" from="_ssdm_op_SpecFUCore" to="specfucore_ln428" fromId="908" toId="232">
</dataflow>
<dataflow id="1005" from="d3_imag_7" to="specfucore_ln428" fromId="231" toId="232">
</dataflow>
<dataflow id="1006" from="StgValue_940" to="specfucore_ln428" fromId="940" toId="232">
</dataflow>
<dataflow id="1007" from="StgValue_913" to="specfucore_ln428" fromId="913" toId="232">
</dataflow>
<dataflow id="1008" from="StgValue_371" to="specfucore_ln428" fromId="371" toId="232">
</dataflow>
<dataflow id="1009" from="_ssdm_op_SpecRegionEnd" to="rend16_i" fromId="916" toId="233">
</dataflow>
<dataflow id="1010" from="empty_93" to="rend16_i" fromId="1000" toId="233">
</dataflow>
<dataflow id="1011" from="rbegin15_i" to="rend16_i" fromId="230" toId="233">
</dataflow>
<dataflow id="1012" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_0" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" fromId="346" toId="234">
</dataflow>
<dataflow id="1013" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" fromId="574" toId="234">
</dataflow>
<dataflow id="1014" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" fromId="201" toId="234">
</dataflow>
<dataflow id="1015" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_0" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" fromId="354" toId="235">
</dataflow>
<dataflow id="1016" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" fromId="574" toId="235">
</dataflow>
<dataflow id="1017" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" fromId="201" toId="235">
</dataflow>
<dataflow id="1018" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_2" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" fromId="348" toId="236">
</dataflow>
<dataflow id="1019" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" fromId="574" toId="236">
</dataflow>
<dataflow id="1020" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" fromId="201" toId="236">
</dataflow>
<dataflow id="1021" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_2" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" fromId="356" toId="237">
</dataflow>
<dataflow id="1022" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" fromId="574" toId="237">
</dataflow>
<dataflow id="1023" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" fromId="201" toId="237">
</dataflow>
<dataflow id="1024" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" fromId="347" toId="238">
</dataflow>
<dataflow id="1025" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" fromId="574" toId="238">
</dataflow>
<dataflow id="1026" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" fromId="201" toId="238">
</dataflow>
<dataflow id="1027" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" fromId="355" toId="239">
</dataflow>
<dataflow id="1028" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" fromId="574" toId="239">
</dataflow>
<dataflow id="1029" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" fromId="201" toId="239">
</dataflow>
<dataflow id="1030" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_3" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" fromId="349" toId="240">
</dataflow>
<dataflow id="1031" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" fromId="574" toId="240">
</dataflow>
<dataflow id="1032" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" fromId="201" toId="240">
</dataflow>
<dataflow id="1033" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_3" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" fromId="357" toId="241">
</dataflow>
<dataflow id="1034" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" fromId="574" toId="241">
</dataflow>
<dataflow id="1035" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" fromId="201" toId="241">
</dataflow>
<dataflow id="1036" from="_ssdm_op_SpecRegionBegin" to="rbegin13_i" fromId="902" toId="242">
</dataflow>
<dataflow id="1038" from="empty_2" to="rbegin13_i" fromId="1037" toId="242">
</dataflow>
<dataflow id="1039" from="d0_16" to="d2_real_8" fromId="74" toId="243">
</dataflow>
<dataflow id="1040" from="d1_37" to="d2_real_8" fromId="78" toId="243">
</dataflow>
<dataflow id="1041" from="_ssdm_op_SpecFUCore" to="specfucore_ln425" fromId="908" toId="244">
</dataflow>
<dataflow id="1042" from="d2_real_8" to="specfucore_ln425" fromId="243" toId="244">
</dataflow>
<dataflow id="1043" from="StgValue_911" to="specfucore_ln425" fromId="911" toId="244">
</dataflow>
<dataflow id="1044" from="StgValue_913" to="specfucore_ln425" fromId="913" toId="244">
</dataflow>
<dataflow id="1045" from="StgValue_371" to="specfucore_ln425" fromId="371" toId="244">
</dataflow>
<dataflow id="1046" from="_ssdm_op_SpecRegionEnd" to="rend14_i" fromId="916" toId="245">
</dataflow>
<dataflow id="1047" from="empty_2" to="rend14_i" fromId="1037" toId="245">
</dataflow>
<dataflow id="1048" from="rbegin13_i" to="rend14_i" fromId="242" toId="245">
</dataflow>
<dataflow id="1049" from="_ssdm_op_SpecRegionBegin" to="rbegin11_i" fromId="902" toId="246">
</dataflow>
<dataflow id="1051" from="empty_16" to="rbegin11_i" fromId="1050" toId="246">
</dataflow>
<dataflow id="1052" from="d0_17" to="d2_imag_8" fromId="75" toId="247">
</dataflow>
<dataflow id="1053" from="d1_38" to="d2_imag_8" fromId="79" toId="247">
</dataflow>
<dataflow id="1054" from="_ssdm_op_SpecFUCore" to="specfucore_ln426" fromId="908" toId="248">
</dataflow>
<dataflow id="1055" from="d2_imag_8" to="specfucore_ln426" fromId="247" toId="248">
</dataflow>
<dataflow id="1056" from="StgValue_911" to="specfucore_ln426" fromId="911" toId="248">
</dataflow>
<dataflow id="1057" from="StgValue_913" to="specfucore_ln426" fromId="913" toId="248">
</dataflow>
<dataflow id="1058" from="StgValue_371" to="specfucore_ln426" fromId="371" toId="248">
</dataflow>
<dataflow id="1059" from="_ssdm_op_SpecRegionEnd" to="rend12_i" fromId="916" toId="249">
</dataflow>
<dataflow id="1060" from="empty_16" to="rend12_i" fromId="1050" toId="249">
</dataflow>
<dataflow id="1061" from="rbegin11_i" to="rend12_i" fromId="246" toId="249">
</dataflow>
<dataflow id="1062" from="_ssdm_op_SpecRegionBegin" to="rbegin9_i" fromId="902" toId="250">
</dataflow>
<dataflow id="1064" from="empty_46" to="rbegin9_i" fromId="1063" toId="250">
</dataflow>
<dataflow id="1065" from="d0_16" to="d3_real_8" fromId="74" toId="251">
</dataflow>
<dataflow id="1066" from="d1_37" to="d3_real_8" fromId="78" toId="251">
</dataflow>
<dataflow id="1067" from="_ssdm_op_SpecFUCore" to="specfucore_ln427" fromId="908" toId="252">
</dataflow>
<dataflow id="1068" from="d3_real_8" to="specfucore_ln427" fromId="251" toId="252">
</dataflow>
<dataflow id="1069" from="StgValue_940" to="specfucore_ln427" fromId="940" toId="252">
</dataflow>
<dataflow id="1070" from="StgValue_913" to="specfucore_ln427" fromId="913" toId="252">
</dataflow>
<dataflow id="1071" from="StgValue_371" to="specfucore_ln427" fromId="371" toId="252">
</dataflow>
<dataflow id="1072" from="_ssdm_op_SpecRegionEnd" to="rend10_i" fromId="916" toId="253">
</dataflow>
<dataflow id="1073" from="empty_46" to="rend10_i" fromId="1063" toId="253">
</dataflow>
<dataflow id="1074" from="rbegin9_i" to="rend10_i" fromId="250" toId="253">
</dataflow>
<dataflow id="1075" from="_ssdm_op_SpecRegionBegin" to="rbegin7_i" fromId="902" toId="254">
</dataflow>
<dataflow id="1077" from="empty_45" to="rbegin7_i" fromId="1076" toId="254">
</dataflow>
<dataflow id="1078" from="d0_17" to="d3_imag_8" fromId="75" toId="255">
</dataflow>
<dataflow id="1079" from="d1_38" to="d3_imag_8" fromId="79" toId="255">
</dataflow>
<dataflow id="1080" from="_ssdm_op_SpecFUCore" to="specfucore_ln428" fromId="908" toId="256">
</dataflow>
<dataflow id="1081" from="d3_imag_8" to="specfucore_ln428" fromId="255" toId="256">
</dataflow>
<dataflow id="1082" from="StgValue_940" to="specfucore_ln428" fromId="940" toId="256">
</dataflow>
<dataflow id="1083" from="StgValue_913" to="specfucore_ln428" fromId="913" toId="256">
</dataflow>
<dataflow id="1084" from="StgValue_371" to="specfucore_ln428" fromId="371" toId="256">
</dataflow>
<dataflow id="1085" from="_ssdm_op_SpecRegionEnd" to="rend8_i" fromId="916" toId="257">
</dataflow>
<dataflow id="1086" from="empty_45" to="rend8_i" fromId="1076" toId="257">
</dataflow>
<dataflow id="1087" from="rbegin7_i" to="rend8_i" fromId="254" toId="257">
</dataflow>
<dataflow id="1088" from="_ssdm_op_SpecRegionBegin" to="rbegin5_i" fromId="902" toId="258">
</dataflow>
<dataflow id="1090" from="empty_44" to="rbegin5_i" fromId="1089" toId="258">
</dataflow>
<dataflow id="1091" from="d0_18" to="d2_real_9" fromId="76" toId="259">
</dataflow>
<dataflow id="1092" from="d1_39" to="d2_real_9" fromId="81" toId="259">
</dataflow>
<dataflow id="1093" from="_ssdm_op_SpecFUCore" to="specfucore_ln425" fromId="908" toId="260">
</dataflow>
<dataflow id="1094" from="d2_real_9" to="specfucore_ln425" fromId="259" toId="260">
</dataflow>
<dataflow id="1095" from="StgValue_911" to="specfucore_ln425" fromId="911" toId="260">
</dataflow>
<dataflow id="1096" from="StgValue_913" to="specfucore_ln425" fromId="913" toId="260">
</dataflow>
<dataflow id="1097" from="StgValue_371" to="specfucore_ln425" fromId="371" toId="260">
</dataflow>
<dataflow id="1098" from="_ssdm_op_SpecRegionEnd" to="rend6_i" fromId="916" toId="261">
</dataflow>
<dataflow id="1099" from="empty_44" to="rend6_i" fromId="1089" toId="261">
</dataflow>
<dataflow id="1100" from="rbegin5_i" to="rend6_i" fromId="258" toId="261">
</dataflow>
<dataflow id="1101" from="_ssdm_op_SpecRegionBegin" to="rbegin3_i" fromId="902" toId="262">
</dataflow>
<dataflow id="1103" from="empty_55" to="rbegin3_i" fromId="1102" toId="262">
</dataflow>
<dataflow id="1104" from="d0_19" to="d2_imag_9" fromId="77" toId="263">
</dataflow>
<dataflow id="1105" from="d1_32" to="d2_imag_9" fromId="80" toId="263">
</dataflow>
<dataflow id="1106" from="_ssdm_op_SpecFUCore" to="specfucore_ln426" fromId="908" toId="264">
</dataflow>
<dataflow id="1107" from="d2_imag_9" to="specfucore_ln426" fromId="263" toId="264">
</dataflow>
<dataflow id="1108" from="StgValue_911" to="specfucore_ln426" fromId="911" toId="264">
</dataflow>
<dataflow id="1109" from="StgValue_913" to="specfucore_ln426" fromId="913" toId="264">
</dataflow>
<dataflow id="1110" from="StgValue_371" to="specfucore_ln426" fromId="371" toId="264">
</dataflow>
<dataflow id="1111" from="_ssdm_op_SpecRegionEnd" to="rend4_i" fromId="916" toId="265">
</dataflow>
<dataflow id="1112" from="empty_55" to="rend4_i" fromId="1102" toId="265">
</dataflow>
<dataflow id="1113" from="rbegin3_i" to="rend4_i" fromId="262" toId="265">
</dataflow>
<dataflow id="1114" from="_ssdm_op_SpecRegionBegin" to="rbegin1_i" fromId="902" toId="266">
</dataflow>
<dataflow id="1116" from="empty_57" to="rbegin1_i" fromId="1115" toId="266">
</dataflow>
<dataflow id="1117" from="d0_18" to="d3_real_9" fromId="76" toId="267">
</dataflow>
<dataflow id="1118" from="d1_39" to="d3_real_9" fromId="81" toId="267">
</dataflow>
<dataflow id="1119" from="_ssdm_op_SpecFUCore" to="specfucore_ln427" fromId="908" toId="268">
</dataflow>
<dataflow id="1120" from="d3_real_9" to="specfucore_ln427" fromId="267" toId="268">
</dataflow>
<dataflow id="1121" from="StgValue_940" to="specfucore_ln427" fromId="940" toId="268">
</dataflow>
<dataflow id="1122" from="StgValue_913" to="specfucore_ln427" fromId="913" toId="268">
</dataflow>
<dataflow id="1123" from="StgValue_371" to="specfucore_ln427" fromId="371" toId="268">
</dataflow>
<dataflow id="1124" from="_ssdm_op_SpecRegionEnd" to="rend2_i" fromId="916" toId="269">
</dataflow>
<dataflow id="1125" from="empty_57" to="rend2_i" fromId="1115" toId="269">
</dataflow>
<dataflow id="1126" from="rbegin1_i" to="rend2_i" fromId="266" toId="269">
</dataflow>
<dataflow id="1127" from="_ssdm_op_SpecRegionBegin" to="rbegin_i" fromId="902" toId="270">
</dataflow>
<dataflow id="1129" from="empty_100" to="rbegin_i" fromId="1128" toId="270">
</dataflow>
<dataflow id="1130" from="d0_19" to="d3_imag_9" fromId="77" toId="271">
</dataflow>
<dataflow id="1131" from="d1_32" to="d3_imag_9" fromId="80" toId="271">
</dataflow>
<dataflow id="1132" from="_ssdm_op_SpecFUCore" to="specfucore_ln428" fromId="908" toId="272">
</dataflow>
<dataflow id="1133" from="d3_imag_9" to="specfucore_ln428" fromId="271" toId="272">
</dataflow>
<dataflow id="1134" from="StgValue_940" to="specfucore_ln428" fromId="940" toId="272">
</dataflow>
<dataflow id="1135" from="StgValue_913" to="specfucore_ln428" fromId="913" toId="272">
</dataflow>
<dataflow id="1136" from="StgValue_371" to="specfucore_ln428" fromId="371" toId="272">
</dataflow>
<dataflow id="1137" from="_ssdm_op_SpecRegionEnd" to="rend_i" fromId="916" toId="273">
</dataflow>
<dataflow id="1138" from="empty_100" to="rend_i" fromId="1128" toId="273">
</dataflow>
<dataflow id="1139" from="rbegin_i" to="rend_i" fromId="270" toId="273">
</dataflow>
<dataflow id="1140" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_4" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr" fromId="350" toId="274">
</dataflow>
<dataflow id="1141" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr" fromId="574" toId="274">
</dataflow>
<dataflow id="1142" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr" fromId="201" toId="274">
</dataflow>
<dataflow id="1143" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_4" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr" fromId="358" toId="275">
</dataflow>
<dataflow id="1144" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr" fromId="574" toId="275">
</dataflow>
<dataflow id="1145" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr" fromId="201" toId="275">
</dataflow>
<dataflow id="1146" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_6" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr" fromId="352" toId="276">
</dataflow>
<dataflow id="1147" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr" fromId="574" toId="276">
</dataflow>
<dataflow id="1148" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr" fromId="201" toId="276">
</dataflow>
<dataflow id="1149" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_6" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr" fromId="360" toId="277">
</dataflow>
<dataflow id="1150" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr" fromId="574" toId="277">
</dataflow>
<dataflow id="1151" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr" fromId="201" toId="277">
</dataflow>
<dataflow id="1152" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_5" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr" fromId="351" toId="278">
</dataflow>
<dataflow id="1153" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr" fromId="574" toId="278">
</dataflow>
<dataflow id="1154" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr" fromId="201" toId="278">
</dataflow>
<dataflow id="1155" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_5" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr" fromId="359" toId="279">
</dataflow>
<dataflow id="1156" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr" fromId="574" toId="279">
</dataflow>
<dataflow id="1157" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr" fromId="201" toId="279">
</dataflow>
<dataflow id="1158" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_0_7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr" fromId="353" toId="280">
</dataflow>
<dataflow id="1159" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr" fromId="574" toId="280">
</dataflow>
<dataflow id="1160" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr" fromId="201" toId="280">
</dataflow>
<dataflow id="1161" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_0_1_7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr" fromId="361" toId="281">
</dataflow>
<dataflow id="1162" from="StgValue_574" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr" fromId="574" toId="281">
</dataflow>
<dataflow id="1163" from="zext_ln478" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr" fromId="201" toId="281">
</dataflow>
<dataflow id="1164" from="d2_real" to="muxLogicRAMData_to_store_ln494" fromId="203" toId="282">
</dataflow>
<dataflow id="1165" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" to="muxLogicRAMAddr_to_store_ln494" fromId="234" toId="283">
</dataflow>
<dataflow id="1166" from="d2_real" to="store_ln494" fromId="203" toId="284">
</dataflow>
<dataflow id="1167" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" to="store_ln494" fromId="234" toId="284">
</dataflow>
<dataflow id="1168" from="d3_real" to="muxLogicRAMData_to_store_ln495" fromId="211" toId="285">
</dataflow>
<dataflow id="1169" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" to="muxLogicRAMAddr_to_store_ln495" fromId="236" toId="286">
</dataflow>
<dataflow id="1170" from="d3_real" to="store_ln495" fromId="211" toId="287">
</dataflow>
<dataflow id="1171" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" to="store_ln495" fromId="236" toId="287">
</dataflow>
<dataflow id="1172" from="d2_real_7" to="muxLogicRAMData_to_store_ln496" fromId="219" toId="288">
</dataflow>
<dataflow id="1173" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" to="muxLogicRAMAddr_to_store_ln496" fromId="238" toId="289">
</dataflow>
<dataflow id="1174" from="d2_real_7" to="store_ln496" fromId="219" toId="290">
</dataflow>
<dataflow id="1175" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" to="store_ln496" fromId="238" toId="290">
</dataflow>
<dataflow id="1176" from="d3_real_7" to="muxLogicRAMData_to_store_ln497" fromId="227" toId="291">
</dataflow>
<dataflow id="1177" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" to="muxLogicRAMAddr_to_store_ln497" fromId="240" toId="292">
</dataflow>
<dataflow id="1178" from="d3_real_7" to="store_ln497" fromId="227" toId="293">
</dataflow>
<dataflow id="1179" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" to="store_ln497" fromId="240" toId="293">
</dataflow>
<dataflow id="1180" from="d2_real_8" to="muxLogicRAMData_to_store_ln494" fromId="243" toId="294">
</dataflow>
<dataflow id="1181" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr" to="muxLogicRAMAddr_to_store_ln494" fromId="274" toId="295">
</dataflow>
<dataflow id="1182" from="d2_real_8" to="store_ln494" fromId="243" toId="296">
</dataflow>
<dataflow id="1183" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr" to="store_ln494" fromId="274" toId="296">
</dataflow>
<dataflow id="1184" from="d3_real_8" to="muxLogicRAMData_to_store_ln495" fromId="251" toId="297">
</dataflow>
<dataflow id="1185" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr" to="muxLogicRAMAddr_to_store_ln495" fromId="276" toId="298">
</dataflow>
<dataflow id="1186" from="d3_real_8" to="store_ln495" fromId="251" toId="299">
</dataflow>
<dataflow id="1187" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr" to="store_ln495" fromId="276" toId="299">
</dataflow>
<dataflow id="1188" from="d2_real_9" to="muxLogicRAMData_to_store_ln496" fromId="259" toId="300">
</dataflow>
<dataflow id="1189" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr" to="muxLogicRAMAddr_to_store_ln496" fromId="278" toId="301">
</dataflow>
<dataflow id="1190" from="d2_real_9" to="store_ln496" fromId="259" toId="302">
</dataflow>
<dataflow id="1191" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr" to="store_ln496" fromId="278" toId="302">
</dataflow>
<dataflow id="1192" from="d3_real_9" to="muxLogicRAMData_to_store_ln497" fromId="267" toId="303">
</dataflow>
<dataflow id="1193" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr" to="muxLogicRAMAddr_to_store_ln497" fromId="280" toId="304">
</dataflow>
<dataflow id="1194" from="d3_real_9" to="store_ln497" fromId="267" toId="305">
</dataflow>
<dataflow id="1195" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr" to="store_ln497" fromId="280" toId="305">
</dataflow>
<dataflow id="1196" from="d2_imag" to="muxLogicRAMData_to_store_ln494" fromId="207" toId="306">
</dataflow>
<dataflow id="1197" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" to="muxLogicRAMAddr_to_store_ln494" fromId="235" toId="307">
</dataflow>
<dataflow id="1198" from="d2_imag" to="store_ln494" fromId="207" toId="308">
</dataflow>
<dataflow id="1199" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" to="store_ln494" fromId="235" toId="308">
</dataflow>
<dataflow id="1200" from="d3_imag" to="muxLogicRAMData_to_store_ln495" fromId="215" toId="309">
</dataflow>
<dataflow id="1201" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" to="muxLogicRAMAddr_to_store_ln495" fromId="237" toId="310">
</dataflow>
<dataflow id="1202" from="d3_imag" to="store_ln495" fromId="215" toId="311">
</dataflow>
<dataflow id="1203" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" to="store_ln495" fromId="237" toId="311">
</dataflow>
<dataflow id="1204" from="d2_imag_7" to="muxLogicRAMData_to_store_ln496" fromId="223" toId="312">
</dataflow>
<dataflow id="1205" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" to="muxLogicRAMAddr_to_store_ln496" fromId="239" toId="313">
</dataflow>
<dataflow id="1206" from="d2_imag_7" to="store_ln496" fromId="223" toId="314">
</dataflow>
<dataflow id="1207" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" to="store_ln496" fromId="239" toId="314">
</dataflow>
<dataflow id="1208" from="d3_imag_7" to="muxLogicRAMData_to_store_ln497" fromId="231" toId="315">
</dataflow>
<dataflow id="1209" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" to="muxLogicRAMAddr_to_store_ln497" fromId="241" toId="316">
</dataflow>
<dataflow id="1210" from="d3_imag_7" to="store_ln497" fromId="231" toId="317">
</dataflow>
<dataflow id="1211" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" to="store_ln497" fromId="241" toId="317">
</dataflow>
<dataflow id="1212" from="d2_imag_8" to="muxLogicRAMData_to_store_ln494" fromId="247" toId="318">
</dataflow>
<dataflow id="1213" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr" to="muxLogicRAMAddr_to_store_ln494" fromId="275" toId="319">
</dataflow>
<dataflow id="1214" from="d2_imag_8" to="store_ln494" fromId="247" toId="320">
</dataflow>
<dataflow id="1215" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr" to="store_ln494" fromId="275" toId="320">
</dataflow>
<dataflow id="1216" from="d3_imag_8" to="muxLogicRAMData_to_store_ln495" fromId="255" toId="321">
</dataflow>
<dataflow id="1217" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr" to="muxLogicRAMAddr_to_store_ln495" fromId="277" toId="322">
</dataflow>
<dataflow id="1218" from="d3_imag_8" to="store_ln495" fromId="255" toId="323">
</dataflow>
<dataflow id="1219" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr" to="store_ln495" fromId="277" toId="323">
</dataflow>
<dataflow id="1220" from="d2_imag_9" to="muxLogicRAMData_to_store_ln496" fromId="263" toId="324">
</dataflow>
<dataflow id="1221" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr" to="muxLogicRAMAddr_to_store_ln496" fromId="279" toId="325">
</dataflow>
<dataflow id="1222" from="d2_imag_9" to="store_ln496" fromId="263" toId="326">
</dataflow>
<dataflow id="1223" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr" to="store_ln496" fromId="279" toId="326">
</dataflow>
<dataflow id="1224" from="d3_imag_9" to="muxLogicRAMData_to_store_ln497" fromId="271" toId="327">
</dataflow>
<dataflow id="1225" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr" to="muxLogicRAMAddr_to_store_ln497" fromId="281" toId="328">
</dataflow>
<dataflow id="1226" from="d3_imag_9" to="store_ln497" fromId="271" toId="329">
</dataflow>
<dataflow id="1227" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr" to="store_ln497" fromId="281" toId="329">
</dataflow>
<dataflow id="1228" from="tmp" to="StgValue_6" fromId="114" toId="6">
</dataflow>
</dataflows>


</stg>
