/*
 * Generated by Bluespec Compiler (build 6a8cedf)
 * 
 * On Sat May 23 20:44:42 CST 2020
 * 
 */

/* Generation options: keep-fires */
#ifndef __mkTestbench_pipe_h__
#define __mkTestbench_pipe_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkTestbench_pipe module */
class MOD_mkTestbench_pipe : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_regfile_flag;
  MOD_RegFile<tUInt8,tUInt32> INST_regfile_regfile;
  MOD_RegFile<tUInt32,tUInt8> INST_s1_imem;
  MOD_Reg<tUWide> INST_s1_reg_if_id;
  MOD_Reg<tUInt32> INST_s1_reg_pc;
  MOD_Reg<tUInt64> INST_s2_reg_branch;
  MOD_Reg<tUWide> INST_s2_reg_id_ex;
  MOD_Reg<tUWide> INST_s3_reg_ex_mem;
  MOD_RegFile<tUInt32,tUInt8> INST_s4_dmem0;
  MOD_RegFile<tUInt32,tUInt8> INST_s4_dmem1;
  MOD_RegFile<tUInt32,tUInt8> INST_s4_dmem2;
  MOD_RegFile<tUInt32,tUInt8> INST_s4_dmem3;
  MOD_Reg<tUInt64> INST_s4_reg_mem_wb;
  MOD_Reg<tUInt32> INST_step;
 
 /* Constructor */
 public:
  MOD_mkTestbench_pipe(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_done;
  tUInt8 DEF_CAN_FIRE_RL_done;
  tUInt8 DEF_WILL_FIRE_RL_pipe;
  tUInt8 DEF_CAN_FIRE_RL_pipe;
  tUInt32 DEF_b__h5247;
 
 /* Local definitions */
 private:
  tUWide DEF_s2_reg_id_ex___d83;
  tUWide DEF_s3_reg_ex_mem___d189;
  tUWide DEF_s1_reg_if_id___d18;
  tUWide DEF_s1_reg_if_id_8_BITS_64_TO_33_3_CONCAT_s1_reg_i_ETC___d82;
  tUWide DEF_s1_reg_if_id_8_BITS_7_TO_1_1_CONCAT_s1_reg_if__ETC___d80;
  tUWide DEF_IF_s1_reg_if_id_8_BITS_20_TO_16_4_EQ_0_5_THEN__ETC___d81;
  tUWide DEF_s1_reg_if_id_8_BITS_25_TO_21_8_CONCAT_s1_reg_i_ETC___d79;
  tUWide DEF_s1_reg_if_id_8_BITS_32_TO_26_5_CONCAT_s1_reg_i_ETC___d78;
  tUWide DEF_IF_s2_reg_id_ex_3_BITS_204_TO_198_7_EQ_0b11001_ETC___d188;
  tUWide DEF_IF_s2_reg_id_ex_3_BITS_204_TO_198_7_EQ_0b11001_ETC___d187;
  tUWide DEF_s1_reg_if_id_8_BITS_32_TO_26_5_CONCAT_s1_reg_i_ETC___d77;
  tUWide DEF_IF_s2_reg_branch_BIT_32_THEN_s2_reg_branch_BIT_ETC___d17;
 
 /* Rules */
 public:
  void RL_pipe();
  void RL_done();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTestbench_pipe &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkTestbench_pipe &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkTestbench_pipe &backing);
};

#endif /* ifndef __mkTestbench_pipe_h__ */
