module tb_alu_eq;

    logic [3:0] A, B;
    logic [3:0] R;

    alu_eq dut (
        .A(A),
        .B(B),
        .R(R)
    );

    initial begin
        A = 4'b0101; B = 4'b0101; #10;  // equal -> 1
        A = 4'b0110; B = 4'b0011; #10;  // not equal -> 0
        A = 4'b0000; B = 4'b0000; #10;  // equal -> 1

        $stop;
    end
endmodule
