#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13e717280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13e717ff0 .scope module, "lsu" "lsu" 3 23;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x13e71b850 .param/l "DATA_ADDR_WIDTH" 0 3 24, +C4<00000000000000000000000000001000>;
P_0x13e71b890 .param/l "DATA_WIDTH" 0 3 25, +C4<00000000000000000000000000010000>;
P_0x13e71b8d0 .param/l "DECODE" 1 3 66, C4<0010>;
P_0x13e71b910 .param/l "DONE" 1 3 71, C4<0111>;
P_0x13e71b950 .param/l "EXECUTE" 1 3 69, C4<0101>;
P_0x13e71b990 .param/l "FETCH" 1 3 65, C4<0001>;
P_0x13e71b9d0 .param/l "IDLE" 1 3 64, C4<0000>;
P_0x13e71ba10 .param/l "LSU_DONE" 1 3 77, C4<11>;
P_0x13e71ba50 .param/l "LSU_IDLE" 1 3 74, C4<00>;
P_0x13e71ba90 .param/l "LSU_REQ" 1 3 75, C4<01>;
P_0x13e71bad0 .param/l "LSU_WAIT" 1 3 76, C4<10>;
P_0x13e71bb10 .param/l "REQ" 1 3 67, C4<0011>;
P_0x13e71bb50 .param/l "WAIT" 1 3 68, C4<0100>;
P_0x13e71bb90 .param/l "WRITEBACK" 1 3 70, C4<0110>;
L_0x13e72ac60 .functor BUFZ 2, v0x13e72aa80_0, C4<00>, C4<00>, C4<00>;
L_0x13e717cb0 .functor BUFZ 16, v0x13e72a840_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13e72bce0 .functor BUFZ 1, v0x13e72aed0_0, C4<0>, C4<0>, C4<0>;
L_0x13e72bdb0 .functor BUFZ 1, v0x13e72b2f0_0, C4<0>, C4<0>, C4<0>;
L_0x13e72be60 .functor BUFZ 1, v0x13e72b960_0, C4<0>, C4<0>, C4<0>;
L_0x13e72bf40 .functor BUFZ 8, v0x13e72ad80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13e72bfd0 .functor BUFZ 8, v0x13e72b610_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13e72c0c0 .functor BUFZ 16, v0x13e72b770_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x140030010 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e717d40_0 .net "clk", 0 0, o0x140030010;  0 drivers
o0x140030040 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13e72a6f0_0 .net "cu_state", 3 0, o0x140030040;  0 drivers
v0x13e72a790_0 .net "lsu_data_out", 15 0, L_0x13e717cb0;  1 drivers
v0x13e72a840_0 .var "lsu_data_out_reg", 15 0;
o0x1400300d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e72a8f0_0 .net "lsu_en", 0 0, o0x1400300d0;  0 drivers
v0x13e72a9d0_0 .net "lsu_state", 1 0, L_0x13e72ac60;  1 drivers
v0x13e72aa80_0 .var "lsu_state_reg", 1 0;
o0x140030160 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e72ab30_0 .net "mem_ren", 0 0, o0x140030160;  0 drivers
o0x140030190 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e72abd0_0 .net "mem_wen", 0 0, o0x140030190;  0 drivers
v0x13e72ace0_0 .net "read_req_addr", 7 0, L_0x13e72bf40;  1 drivers
v0x13e72ad80_0 .var "read_req_addr_reg", 7 0;
v0x13e72ae30_0 .net "read_req_addr_val", 0 0, L_0x13e72bce0;  1 drivers
v0x13e72aed0_0 .var "read_req_addr_val_reg", 0 0;
o0x140030280 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e72af70_0 .net "read_req_rdy", 0 0, o0x140030280;  0 drivers
o0x1400302b0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13e72b010_0 .net "read_resp_data", 15 0, o0x1400302b0;  0 drivers
o0x1400302e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e72b0c0_0 .net "read_resp_data_val", 0 0, o0x1400302e0;  0 drivers
v0x13e72b160_0 .net "read_resp_rdy", 0 0, L_0x13e72bdb0;  1 drivers
v0x13e72b2f0_0 .var "read_resp_rdy_reg", 0 0;
o0x140030370 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e72b380_0 .net "reset", 0 0, o0x140030370;  0 drivers
o0x1400303a0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13e72b410_0 .net "rs1", 15 0, o0x1400303a0;  0 drivers
o0x1400303d0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13e72b4b0_0 .net "rs2", 15 0, o0x1400303d0;  0 drivers
v0x13e72b560_0 .net "write_req_addr", 7 0, L_0x13e72bfd0;  1 drivers
v0x13e72b610_0 .var "write_req_addr_reg", 7 0;
v0x13e72b6c0_0 .net "write_req_data", 15 0, L_0x13e72c0c0;  1 drivers
v0x13e72b770_0 .var "write_req_data_reg", 15 0;
o0x1400304c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e72b820_0 .net "write_req_rdy", 0 0, o0x1400304c0;  0 drivers
v0x13e72b8c0_0 .net "write_req_val", 0 0, L_0x13e72be60;  1 drivers
v0x13e72b960_0 .var "write_req_val_reg", 0 0;
o0x140030550 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e72ba00_0 .net "write_resp_val", 0 0, o0x140030550;  0 drivers
E_0x13e70ae40 .event posedge, v0x13e717d40_0;
    .scope S_0x13e717ff0;
T_0 ;
    %wait E_0x13e70ae40;
    %load/vec4 v0x13e72b380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e72a840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13e72aa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e72aed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e72b2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e72b960_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13e72a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x13e72ab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x13e72aa80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13e72aa80_0, 0;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x13e72a6f0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13e72aa80_0, 0;
T_0.12 ;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x13e72af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x13e72b4b0_0;
    %pad/u 8;
    %assign/vec4 v0x13e72ad80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e72aed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e72b2f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13e72aa80_0, 0;
T_0.14 ;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x13e72b0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e72aed0_0, 0;
    %load/vec4 v0x13e72b010_0;
    %assign/vec4 v0x13e72a840_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x13e72aa80_0, 0;
T_0.16 ;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x13e72a6f0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13e72aa80_0, 0;
T_0.18 ;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x13e72abd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %load/vec4 v0x13e72aa80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13e72aa80_0, 0;
    %jmp T_0.27;
T_0.22 ;
    %load/vec4 v0x13e72a6f0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13e72aa80_0, 0;
T_0.28 ;
    %jmp T_0.27;
T_0.23 ;
    %load/vec4 v0x13e72b820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %load/vec4 v0x13e72b4b0_0;
    %pad/u 8;
    %assign/vec4 v0x13e72b610_0, 0;
    %load/vec4 v0x13e72b410_0;
    %assign/vec4 v0x13e72b770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e72b960_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13e72aa80_0, 0;
T_0.30 ;
    %jmp T_0.27;
T_0.24 ;
    %load/vec4 v0x13e72ba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e72b960_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x13e72aa80_0, 0;
T_0.32 ;
    %jmp T_0.27;
T_0.25 ;
    %load/vec4 v0x13e72a6f0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_0.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13e72aa80_0, 0;
T_0.34 ;
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
T_0.20 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "lsu.v";
