Analysis & Synthesis report for ALC
Thu Jun 30 22:12:38 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Parameter Settings for Inferred Entity Instance: uALU:mainALU|lpm_add_sub:Add0
 10. Port Connectivity Checks: "D_flip_flop:ABFlagFlop"
 11. Port Connectivity Checks: "D_flip_flop:CarryFlagFlop"
 12. Port Connectivity Checks: "D_flip_flop:CLKFLOP"
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Jun 30 22:12:38 2022           ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name               ; ALC                                             ;
; Top-level Entity Name       ; ALC                                             ;
; Family                      ; MAX7000S                                        ;
; Total macrocells            ; 94                                              ;
; Total pins                  ; 63                                              ;
+-----------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                                      ; ALC             ; ALC           ;
; Family name                                                                ; MAX7000S        ; Cyclone IV GX ;
; VHDL Show LMF Mapping Messages                                             ; Off             ;               ;
; Type of Retiming Performed During Resynthesis                              ; Full            ;               ;
; Resynthesis Optimization Effort                                            ; Normal          ;               ;
; Physical Synthesis Level for Resynthesis                                   ; Normal          ;               ;
; Use Generated Physical Constraints File                                    ; On              ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Infer RAMs from Raw Logic                                                  ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Report Parameter Settings                                                  ; On              ; On            ;
; Report Source Assignments                                                  ; On              ; On            ;
; Report Connectivity Checks                                                 ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000            ; 5000          ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000            ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Pre-Mapping Resynthesis Optimization                                       ; Off             ; Off           ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
; Synthesis Seed                                                             ; 1               ; 1             ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+
; HDL-Files/uALU.vhdl              ; yes             ; User VHDL File  ; E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/uALU.vhdl                   ;         ;
; HDL-Files/logic.vhdl             ; yes             ; User VHDL File  ; E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/logic.vhdl                  ;         ;
; HDL-Files/ALC.vhdl               ; yes             ; User VHDL File  ; E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl                    ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction    ; c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction    ; c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction    ; c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction    ; c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction    ; c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction    ; c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction    ; c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; addcore.tdf                      ; yes             ; Megafunction    ; c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf             ;         ;
; a_csnbuffer.inc                  ; yes             ; Megafunction    ; c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/a_csnbuffer.inc         ;         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction    ; c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;         ;
; look_add.tdf                     ; yes             ; Megafunction    ; c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/look_add.tdf            ;         ;
; altshift.tdf                     ; yes             ; Megafunction    ; c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 94                   ;
; Total registers      ; 5                    ;
; I/O pins             ; 63                   ;
; Shareable expanders  ; 35                   ;
; Parallel expanders   ; 22                   ;
; Maximum fan-out node ; Ins[0]               ;
; Maximum fan-out      ; 39                   ;
; Total fan-out        ; 991                  ;
; Average fan-out      ; 5.16                 ;
+----------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                    ;
+---------------------------------------+------------+------+-----------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; Macrocells ; Pins ; Full Hierarchy Name                                                         ; Library Name ;
+---------------------------------------+------------+------+-----------------------------------------------------------------------------+--------------+
; |ALC                                  ; 94         ; 63   ; |ALC                                                                        ; work         ;
;    |D_flip_flop:ABFlagFlop|           ; 1          ; 0    ; |ALC|D_flip_flop:ABFlagFlop                                                 ; work         ;
;    |D_flip_flop:CLKFLOP|              ; 2          ; 0    ; |ALC|D_flip_flop:CLKFLOP                                                    ; work         ;
;    |D_flip_flop:CarryFlagFlop|        ; 2          ; 0    ; |ALC|D_flip_flop:CarryFlagFlop                                              ; work         ;
;    |uALU:mainALU|                     ; 88         ; 0    ; |ALC|uALU:mainALU                                                           ; work         ;
;       |lpm_add_sub:Add0|              ; 35         ; 0    ; |ALC|uALU:mainALU|lpm_add_sub:Add0                                          ; work         ;
;          |addcore:adder[0]|           ; 9          ; 0    ; |ALC|uALU:mainALU|lpm_add_sub:Add0|addcore:adder[0]                         ; work         ;
;             |a_csnbuffer:result_node| ; 5          ; 0    ; |ALC|uALU:mainALU|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node ; work         ;
;          |addcore:adder[1]|           ; 24         ; 0    ; |ALC|uALU:mainALU|lpm_add_sub:Add0|addcore:adder[1]                         ; work         ;
;             |a_csnbuffer:result_node| ; 3          ; 0    ; |ALC|uALU:mainALU|lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node ; work         ;
;          |addcore:adder[2]|           ; 2          ; 0    ; |ALC|uALU:mainALU|lpm_add_sub:Add0|addcore:adder[2]                         ; work         ;
;             |a_csnbuffer:result_node| ; 2          ; 0    ; |ALC|uALU:mainALU|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node ; work         ;
+---------------------------------------+------------+------+-----------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+---------------------------------------+--------------------------------------------+
; Register name                         ; Reason for Removal                         ;
+---------------------------------------+--------------------------------------------+
; D_flip_flop:ABFlagFlop|Q~en           ; Merged with D_flip_flop:CarryFlagFlop|Q~en ;
; D_flip_flop:CLKFLOP|Qnot~en           ; Merged with D_flip_flop:CLKFLOP|Q~en       ;
; D_flip_flop:CLKFLOP|Qnot~reg0         ; Merged with D_flip_flop:CLKFLOP|Q~reg0     ;
; Total Number of Removed Registers = 3 ;                                            ;
+---------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uALU:mainALU|lpm_add_sub:Add0 ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; LPM_WIDTH              ; 17          ; Untyped                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                 ;
; USE_WYS                ; OFF         ; Untyped                                 ;
; STYLE                  ; FAST        ; Untyped                                 ;
; CBXI_PARAMETER         ; add_sub_nlh ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D_flip_flop:ABFlagFlop"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rst  ; Input  ; Info     ; Stuck at GND                                                                        ;
; en   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; qnot ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D_flip_flop:CarryFlagFlop"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rst  ; Input  ; Info     ; Stuck at GND                                                                        ;
; en   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; qnot ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "D_flip_flop:CLKFLOP" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; rst  ; Input ; Info     ; Stuck at GND          ;
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 30 22:12:36 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAX7000CPU-GEN2-5-ALC -c ALC
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file hdl-files/ualu.vhdl
    Info (12022): Found design unit 1: uALU-uALU_arch
    Info (12023): Found entity 1: uALU
Info (12021): Found 6 design units, including 6 entities, in source file hdl-files/alu.verilog
    Info (12023): Found entity 1: Circuit74181b
    Info (12023): Found entity 2: TopLevel74181b
    Info (12023): Found entity 3: Emodule
    Info (12023): Found entity 4: Dmodule
    Info (12023): Found entity 5: CLAmodule
    Info (12023): Found entity 6: Summodule
Info (12021): Found 4 design units, including 2 entities, in source file hdl-files/logic.vhdl
    Info (12022): Found design unit 1: HexHex_Bus_Driver-HexHex_Bus_Driver_beh
    Info (12022): Found design unit 2: D_flip_flop-DFF_arch
    Info (12023): Found entity 1: HexHex_Bus_Driver
    Info (12023): Found entity 2: D_flip_flop
Info (12021): Found 2 design units, including 1 entities, in source file hdl-files/alc.vhdl
    Info (12022): Found design unit 1: ALC-Hardware
    Info (12023): Found entity 1: ALC
Info (12127): Elaborating entity "ALC" for the top level hierarchy
Info (12128): Elaborating entity "D_flip_flop" for hierarchy "D_flip_flop:CLKFLOP"
Info (12128): Elaborating entity "HexHex_Bus_Driver" for hierarchy "HexHex_Bus_Driver:ALU_Buffer"
Info (12128): Elaborating entity "uALU" for hierarchy "uALU:mainALU"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "uALU:mainALU|Add0"
Info (12130): Elaborated megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0"
Info (12133): Instantiated megafunction "uALU:mainALU|lpm_add_sub:Add0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "17"
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12131): Elaborated megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0|addcore:adder[2]", which is child of megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node", which is child of megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0|addcore:adder[1]", which is child of megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0|look_add:look_ahead_unit", which is child of megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0"
Info (12131): Elaborated megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "uALU:mainALU|lpm_add_sub:Add0"
Info (13014): Ignored 16 buffer(s)
    Info (13019): Ignored 16 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "D_flip_flop:CLKFLOP|Q" to the node "interntalCLK" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "D_flip_flop:CLKFLOP|Qnot" to the node "D_flip_flop:CLKFLOP|Q" into an OR gate
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "I2CData"
    Warning (15610): No output dependent on input pin "I2CCLK"
Info (21057): Implemented 192 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 19 output pins
    Info (21063): Implemented 94 macrocells
    Info (21073): Implemented 35 shareable expanders
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4618 megabytes
    Info: Processing ended: Thu Jun 30 22:12:38 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


