Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/jtrieloff/cern/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 96b429e321b944438665a386e8f5fc64 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot sim_top_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "sim_top_time_synth.sdf", for root module "sim_top/ctrl".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "sim_top_time_synth.sdf", for root module "sim_top/ctrl".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3(INIT=8'b01111000)
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.pwm_gen
Compiling module xil_defaultlib.shift_register
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.sig_gen
Compiling architecture behavioral of entity xil_defaultlib.sim_top
Built simulation snapshot sim_top_time_synth
