<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>README</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    div.columns{display: flex; gap: min(4vw, 1.5em);}
    div.column{flex: auto; overflow-x: auto;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    ul.task-list{list-style: none;}
    ul.task-list li input[type="checkbox"] {
      width: 0.8em;
      margin: 0 0.8em 0.2em -1.6em;
      vertical-align: middle;
    }
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
  </style>
  <link rel="stylesheet" href="/proj/xcoswmktg/robg/git/markdown_to_html/style.css" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<table class="sphinxhide" width="100%">
 <tr width="100%">
    <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>AI Engine Development</h1>
    <a href="https://www.xilinx.com/products/design-tools/vitis.html">See Vitis™ Development Environment on xilinx.com</br></a>
    <a href="https://www.xilinx.com/products/design-tools/vitis/vitis-ai.html">See Vitis™ AI Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>

<section id="vitis-model-composer-for-aie-pl-system-development"
class="level1">
<h1>Vitis Model Composer for AIE-PL System Development</h1>
<p>Vitis Model Composer can be used to create complex systems targeting
the PL (HDL and HLS block libraries) and the AI Engine array (AI Engine
block library) at the same time. The complete system can be simulated in
Simulink, and the design exported to generated code (RTL for the PL and
C++ graph for the AI Engine array) or to Vitis. The Hardware Validation
flow can be used to reproduce the Simulink testbench running on the
hardware.</p>
<p>Vitis Model Composer simulates HDL designs in a cycle-accurate
manner, while AIE and HLS simulation is functional only and does not
provide cycle-accurate timing information. Because of this, Vitis Model
Composer has interface blocks (<strong>AIE to HDL</strong>, <strong>HDL
to AIE</strong>, <strong>AIE to HLS</strong>, <strong>HLS to
AIE</strong>) that bridge between the simulation domains.</p>
<p>These tutorials will give a greater understanding of how the
different processing domains are modeled in Simulink. They will also
explain how to configure the interface blocks to accurately model how
the AIE and PL will interact in hardware.</p>
<p><span class="emoji" data-emoji="warning">⚠️</span> AI Engine
development must be performed in a Linux environment.</p>
<section id="connecting-ai-engine-and-hdl-subsystems" class="level3">
<h3><a href="matlab:XmcExampleApi.getExample('AIE_HDL_tutorial')">Connecting AI Engine and HDL
Subsystems</a></h3>
</section>
<section id="connecting-ai-engine-and-hls-subsystems" class="level3">
<h3><a href="matlab:XmcExampleApi.getExample('AIE_HLS_tutorial')">Connecting AI Engine and HLS
Subsystems</a></h3>
<hr />
<p>© Copyright 2023 Advanced Micro Devices, Inc.</p>
<p>Licensed under the Apache License, Version 2.0 (the "License"); you
may not use this file except in compliance with the License. You may
obtain a copy of the License at</p>
<pre><code>    http://www.apache.org/licenses/LICENSE-2.0</code></pre>
<p>Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.</p>
<p align="center"><sup>XD058 | &copy; Copyright 2023 Advanced Micro Devices, Inc.</sup></p>

</section>
</section>
</body>
</html>
