-- VHDL Entity ece411.execStage.interface
--
-- Created:
--          by - wheele11.ews (gelib-057-07.ews.illinois.edu)
--          at - 18:57:18 03/08/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY execStage IS
   PORT( 
      ALUOP         : IN     LC3B_ALUOP;
      CLK           : IN     std_logic;
      exec_instr    : IN     LC3b_word;
      exec_opcode   : IN     LC3b_opcode;
      exec_pc       : IN     LC3b_word;
      exec_regwrite : IN     STD_LOGIC;
      exec_src_a    : IN     LC3b_word;
      exec_src_b    : IN     LC3b_word;
      ALUout        : OUT    LC3B_WORD
   );

-- Declarations

END execStage ;

--
-- VHDL Architecture ece411.execStage.struct
--
-- Created:
--          by - wheele11.ews (gelib-057-07.ews.illinois.edu)
--          at - 18:57:18 03/08/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

LIBRARY mp3lib;

ARCHITECTURE struct OF execStage IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL A : LC3B_WORD;
   SIGNAL B : LC3B_WORD;


   -- Component Declarations
   COMPONENT ALU
   PORT (
      A     : IN     LC3B_WORD ;
      ALUOP : IN     LC3B_ALUOP ;
      B     : IN     LC3B_WORD ;
      F     : OUT    LC3B_WORD 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : ALU USE ENTITY mp3lib.ALU;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   aALU : ALU
      PORT MAP (
         A     => A,
         ALUOP => ALUOP,
         B     => B,
         F     => ALUout
      );

END struct;
