{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498564360101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498564360111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 08:52:39 2017 " "Processing started: Tue Jun 27 08:52:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498564360111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564360111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAIN -c MAIN " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAIN -c MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564360111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498564360681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498564360681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/sens_alt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/sens_alt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sens_alt-HARDWARE " "Found design unit 1: sens_alt-HARDWARE" {  } { { "subENTIDADES/sens_alt.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sens_alt.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379501 ""} { "Info" "ISGN_ENTITY_NAME" "1 sens_alt " "Found entity 1: sens_alt" {  } { { "subENTIDADES/sens_alt.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sens_alt.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564379501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/sen_alt_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/sen_alt_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sen_alt_7seg-HARDWARE " "Found design unit 1: sen_alt_7seg-HARDWARE" {  } { { "subENTIDADES/sen_alt_7seg.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sen_alt_7seg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379501 ""} { "Info" "ISGN_ENTITY_NAME" "1 sen_alt_7seg " "Found entity 1: sen_alt_7seg" {  } { { "subENTIDADES/sen_alt_7seg.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sen_alt_7seg.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564379501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/seletor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/seletor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELETOR-HARDWARE " "Found design unit 1: SELETOR-HARDWARE" {  } { { "subENTIDADES/SELETOR.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/SELETOR.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379501 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELETOR " "Found entity 1: SELETOR" {  } { { "subENTIDADES/SELETOR.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/SELETOR.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564379501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/decode7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/decode7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode7seg-HARDWARE " "Found design unit 1: decode7seg-HARDWARE" {  } { { "subENTIDADES/decode7seg.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/decode7seg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379501 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode7seg " "Found entity 1: decode7seg" {  } { { "subENTIDADES/decode7seg.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/decode7seg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564379501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MENU-HARDWARE " "Found design unit 1: MENU-HARDWARE" {  } { { "subENTIDADES/menu.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/menu.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379501 ""} { "Info" "ISGN_ENTITY_NAME" "1 MENU " "Found entity 1: MENU" {  } { { "subENTIDADES/menu.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/menu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564379501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/debouncer_pi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/debouncer_pi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_pi-behavior " "Found design unit 1: debouncer_pi-behavior" {  } { { "subENTIDADES/debouncer_pi.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/debouncer_pi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379501 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_pi " "Found entity 1: debouncer_pi" {  } { { "subENTIDADES/debouncer_pi.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/debouncer_pi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564379501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/classificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/classificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 classificador-HARDWARE " "Found design unit 1: classificador-HARDWARE" {  } { { "subENTIDADES/classificador.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/classificador.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379511 ""} { "Info" "ISGN_ENTITY_NAME" "1 classificador " "Found entity 1: classificador" {  } { { "subENTIDADES/classificador.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/classificador.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564379511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAIN-HARDWARE " "Found design unit 1: MAIN-HARDWARE" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379511 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAIN " "Found entity 1: MAIN" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564379511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/sensor_cor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/sensor_cor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensor_cor-HARDWARE " "Found design unit 1: sensor_cor-HARDWARE" {  } { { "subENTIDADES/sensor_cor.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sensor_cor.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379511 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensor_cor " "Found entity 1: sensor_cor" {  } { { "subENTIDADES/sensor_cor.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sensor_cor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564379511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subentidades/motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subentidades/motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor-HARDWARE " "Found design unit 1: Motor-HARDWARE" {  } { { "subENTIDADES/Motor.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/Motor.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379511 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor " "Found entity 1: Motor" {  } { { "subENTIDADES/Motor.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/Motor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564379511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564379511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAIN " "Elaborating entity \"MAIN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498564379591 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEL MAIN.vhd(115) " "VHDL Process Statement warning at MAIN.vhd(115): signal \"SEL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1498564379601 "|MAIN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOTOR2 MAIN.vhd(116) " "VHDL Process Statement warning at MAIN.vhd(116): signal \"MOTOR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1498564379601 "|MAIN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEL MAIN.vhd(119) " "VHDL Process Statement warning at MAIN.vhd(119): signal \"SEL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1498564379601 "|MAIN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOTOR MAIN.vhd(120) " "VHDL Process Statement warning at MAIN.vhd(120): signal \"MOTOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1498564379601 "|MAIN"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MOT MAIN.vhd(112) " "VHDL Process Statement warning at MAIN.vhd(112): inferring latch(es) for signal or variable \"MOT\", which holds its previous value in one or more paths through the process" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 112 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1498564379601 "|MAIN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOT MAIN.vhd(112) " "Inferred latch for \"MOT\" at MAIN.vhd(112)" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564379601 "|MAIN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_pi debouncer_pi:BLOCO_00 " "Elaborating entity \"debouncer_pi\" for hierarchy \"debouncer_pi:BLOCO_00\"" {  } { { "MAIN.vhd" "BLOCO_00" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498564379621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELETOR SELETOR:BLOCO_01 " "Elaborating entity \"SELETOR\" for hierarchy \"SELETOR:BLOCO_01\"" {  } { { "MAIN.vhd" "BLOCO_01" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498564379631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MENU MENU:BLOCO_02 " "Elaborating entity \"MENU\" for hierarchy \"MENU:BLOCO_02\"" {  } { { "MAIN.vhd" "BLOCO_02" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498564379631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sen_alt_7seg sen_alt_7seg:BLOCO_03 " "Elaborating entity \"sen_alt_7seg\" for hierarchy \"sen_alt_7seg:BLOCO_03\"" {  } { { "MAIN.vhd" "BLOCO_03" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498564379631 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_SIG sen_alt_7seg.vhd(60) " "VHDL Process Statement warning at sen_alt_7seg.vhd(60): signal \"BCD_SIG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subENTIDADES/sen_alt_7seg.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sen_alt_7seg.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1498564379641 "|MAIN|sen_alt_7seg:BLOCO_03"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sens_alt sen_alt_7seg:BLOCO_03\|sens_alt:BLOCO_01 " "Elaborating entity \"sens_alt\" for hierarchy \"sen_alt_7seg:BLOCO_03\|sens_alt:BLOCO_01\"" {  } { { "subENTIDADES/sen_alt_7seg.vhd" "BLOCO_01" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sen_alt_7seg.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498564379651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "classificador sen_alt_7seg:BLOCO_03\|classificador:BLOCO_02 " "Elaborating entity \"classificador\" for hierarchy \"sen_alt_7seg:BLOCO_03\|classificador:BLOCO_02\"" {  } { { "subENTIDADES/sen_alt_7seg.vhd" "BLOCO_02" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sen_alt_7seg.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498564379651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7seg sen_alt_7seg:BLOCO_03\|decode7seg:BLOCO_03 " "Elaborating entity \"decode7seg\" for hierarchy \"sen_alt_7seg:BLOCO_03\|decode7seg:BLOCO_03\"" {  } { { "subENTIDADES/sen_alt_7seg.vhd" "BLOCO_03" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sen_alt_7seg.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498564379651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_cor sensor_cor:BLOCO_COR " "Elaborating entity \"sensor_cor\" for hierarchy \"sensor_cor:BLOCO_COR\"" {  } { { "MAIN.vhd" "BLOCO_COR" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498564379661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor Motor:BLOCO_MOTOR " "Elaborating entity \"Motor\" for hierarchy \"Motor:BLOCO_MOTOR\"" {  } { { "MAIN.vhd" "BLOCO_MOTOR" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498564379661 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor_cor:BLOCO_COR\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor_cor:BLOCO_COR\|Div0\"" {  } { { "subENTIDADES/sensor_cor.vhd" "Div0" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sensor_cor.vhd" 190 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564380461 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor_cor:BLOCO_COR\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor_cor:BLOCO_COR\|Div1\"" {  } { { "subENTIDADES/sensor_cor.vhd" "Div1" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sensor_cor.vhd" 191 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564380461 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor_cor:BLOCO_COR\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor_cor:BLOCO_COR\|Div2\"" {  } { { "subENTIDADES/sensor_cor.vhd" "Div2" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sensor_cor.vhd" 192 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564380461 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1498564380461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor_cor:BLOCO_COR\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sensor_cor:BLOCO_COR\|lpm_divide:Div0\"" {  } { { "subENTIDADES/sensor_cor.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sensor_cor.vhd" 190 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498564380551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor_cor:BLOCO_COR\|lpm_divide:Div0 " "Instantiated megafunction \"sensor_cor:BLOCO_COR\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498564380561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498564380561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498564380561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498564380561 ""}  } { { "subENTIDADES/sensor_cor.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/subENTIDADES/sensor_cor.vhd" 190 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498564380561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/db/lpm_divide_jkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564380621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564380621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564380631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564380631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/db/alt_u_div_aaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564380671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564380671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564380741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564380741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498564380801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564380801 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1498564381431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1498564381431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1498564381431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO\[9\]\" and its non-tri-state driver." {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1498564381431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1498564381431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1498564381431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO\[12\]\" and its non-tri-state driver." {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1498564381431 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1498564381431 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1498564381431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1498564381431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1498564381431 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1498564381431 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1498564381431 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[4\] VCC pin " "The pin \"GPIO\[4\]\" is fed by VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1498564381431 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[5\] GND pin " "The pin \"GPIO\[5\]\" is fed by GND" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1498564381431 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1498564381431 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564382911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564382911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564382911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564382911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564382911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564382911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564382911 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[12\]~synth " "Node \"GPIO\[12\]~synth\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564382911 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498564382911 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498564382911 "|MAIN|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498564382911 "|MAIN|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498564382911 "|MAIN|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498564382911 "|MAIN|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498564382911 "|MAIN|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498564382911 "|MAIN|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498564382911 "|MAIN|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498564382911 "|MAIN|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498564382911 "|MAIN|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498564382911 "|MAIN|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498564382911 "|MAIN|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498564382911 "|MAIN|HEX1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1498564382911 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1498564383091 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sensor_cor:BLOCO_COR\|lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_3_result_int\[2\]~4 " "Logic cell \"sensor_cor:BLOCO_COR\|lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_3_result_int\[2\]~4\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_3_result_int\[2\]~4" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/db/alt_u_div_aaf.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564384581 ""} { "Info" "ISCL_SCL_CELL_NAME" "sensor_cor:BLOCO_COR\|lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_13~6 " "Logic cell \"sensor_cor:BLOCO_COR\|lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_13~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564384581 ""} { "Info" "ISCL_SCL_CELL_NAME" "sensor_cor:BLOCO_COR\|lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_5_result_int\[2\]~8 " "Logic cell \"sensor_cor:BLOCO_COR\|lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_5_result_int\[2\]~8\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_5_result_int\[2\]~8" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/db/alt_u_div_aaf.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564384581 ""} { "Info" "ISCL_SCL_CELL_NAME" "sensor_cor:BLOCO_COR\|lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_16~12 " "Logic cell \"sensor_cor:BLOCO_COR\|lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_16~12\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564384581 ""} { "Info" "ISCL_SCL_CELL_NAME" "sensor_cor:BLOCO_COR\|lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_3~22 " "Logic cell \"sensor_cor:BLOCO_COR\|lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_3~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564384581 ""} { "Info" "ISCL_SCL_CELL_NAME" "sensor_cor:BLOCO_COR\|lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_6~28 " "Logic cell \"sensor_cor:BLOCO_COR\|lpm_divide:Div1\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_6~28\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564384581 ""} { "Info" "ISCL_SCL_CELL_NAME" "sensor_cor:BLOCO_COR\|lpm_divide:Div2\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_3_result_int\[2\]~4 " "Logic cell \"sensor_cor:BLOCO_COR\|lpm_divide:Div2\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_3_result_int\[2\]~4\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_3_result_int\[2\]~4" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/db/alt_u_div_aaf.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564384581 ""} { "Info" "ISCL_SCL_CELL_NAME" "sensor_cor:BLOCO_COR\|lpm_divide:Div2\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_13~6 " "Logic cell \"sensor_cor:BLOCO_COR\|lpm_divide:Div2\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_13~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564384581 ""} { "Info" "ISCL_SCL_CELL_NAME" "sensor_cor:BLOCO_COR\|lpm_divide:Div2\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_5_result_int\[2\]~8 " "Logic cell \"sensor_cor:BLOCO_COR\|lpm_divide:Div2\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|add_sub_5_result_int\[2\]~8\"" {  } { { "db/alt_u_div_aaf.tdf" "add_sub_5_result_int\[2\]~8" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/db/alt_u_div_aaf.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564384581 ""} { "Info" "ISCL_SCL_CELL_NAME" "sensor_cor:BLOCO_COR\|lpm_divide:Div2\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_16~12 " "Logic cell \"sensor_cor:BLOCO_COR\|lpm_divide:Div2\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_16~12\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564384581 ""} { "Info" "ISCL_SCL_CELL_NAME" "sensor_cor:BLOCO_COR\|lpm_divide:Div2\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_3~22 " "Logic cell \"sensor_cor:BLOCO_COR\|lpm_divide:Div2\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_3~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564384581 ""} { "Info" "ISCL_SCL_CELL_NAME" "sensor_cor:BLOCO_COR\|lpm_divide:Div2\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_6~28 " "Logic cell \"sensor_cor:BLOCO_COR\|lpm_divide:Div2\|lpm_divide_jkm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_aaf:divider\|op_6~28\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564384581 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1498564384581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498564384971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498564384971 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "MAIN.vhd" "" { Text "D:/Users/dinho/Dropbox/ifsc/PI2/01_projeto/00_main v3-3/MAIN.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498564385161 "|MAIN|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1498564385161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1560 " "Implemented 1560 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498564385161 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498564385161 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "13 " "Implemented 13 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1498564385161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1465 " "Implemented 1465 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498564385161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498564385161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498564385191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 08:53:05 2017 " "Processing ended: Tue Jun 27 08:53:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498564385191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498564385191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498564385191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498564385191 ""}
