# Loading project Adder3
# Compile of adder_pkg.vhd was successful.
# Compile of adder.vhd failed with 7 errors.
# Compile of adder.vhd failed with 2 errors.
# Compile of adder.vhd failed with 7 errors.
# Compile of adder.vhd failed with 7 errors.
# Compile of adder.vhd failed with 7 errors.
# Compile of adder.vhd was successful.
# Compile of Input_ROM.vhd was successful.
# Compile of Output_ROM.vhd was successful.
# Compile of adder_tb.vhd was successful.
vsim work.adder_tb
# vsim work.adder_tb 
# Start time: 22:21:35 on Apr 07,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.adder_tb(behavioral)
# Loading work.adder_pkg(body)
# Loading work.fulladd(behavioural)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "A".
#    Time: 0 ps  Iteration: 0  Instance: /adder_tb/DUT File: /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/src/adder.vhd Line: 72
# FATAL ERROR while loading design
# Error loading design
# End time: 22:21:36 on Apr 07,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of adder.vhd was successful.
vsim work.fulladd
# vsim work.fulladd 
# Start time: 22:22:20 on Apr 07,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adder_pkg(body)
# Loading work.fulladd(behavioural)
quit -sim
# End time: 22:22:35 on Apr 07,2020, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
vsim work.adder_tb
# vsim work.adder_tb 
# Start time: 22:22:36 on Apr 07,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.adder_tb(behavioral)
# Loading work.adder_pkg(body)
# Loading work.fulladd(behavioural)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.input_rom(behavioral)
# Loading work.output_rom(behavioral)
add wave -position insertpoint sim:/adder_tb/DUT/*
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_files.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_mymachines.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_myhostname.so.2 : module was loaded at an absolute address.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adder_tb/DUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adder_tb/DUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /adder_tb/DUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /adder_tb/DUT
# ** Note: 
###########################################
########## END OF SIMULATION ##############
###########################################
#    Time: 750 ps  Iteration: 0  Instance: /adder_tb
# ** Failure: 
###########################################
######## DESIGN NOT APPROVED ##############
###########################################
#    Time: 750 ps  Iteration: 0  Process: /adder_tb/enable_proc File: /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/adder_tb.vhd
# Break in Process enable_proc at /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/adder_tb.vhd line 185
quit -sim
# End time: 22:28:33 on Apr 07,2020, Elapsed time: 0:05:57
# Errors: 0, Warnings: 14
# Compile of adder.vhd failed with 2 errors.
# Compile of adder_tb.vhd failed with 2 errors.
# Compile of adder_tb.vhd was successful.
# Compile of adder.vhd failed with 2 errors.
# Compile of adder.vhd failed with 3 errors.
# Compile of adder.vhd failed with 3 errors.
# Compile of adder.vhd failed with 2 errors.
# Compile of adder.vhd was successful.
# Compile of adder.vhd was successful.
vsim work.adder_tb
# vsim work.adder_tb 
# Start time: 22:35:22 on Apr 07,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.adder_tb(behavioral)
# Loading work.adder_pkg(body)
# Loading work.fulladd(behavioural)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.input_rom(behavioral)
# Loading work.output_rom(behavioral)
add wave -position insertpoint sim:/adder_tb/DUT/*
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_files.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_mymachines.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_myhostname.so.2 : module was loaded at an absolute address.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /adder_tb/DUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /adder_tb/DUT
# ** Note: 
###########################################
########## END OF SIMULATION ##############
###########################################
#    Time: 750 ps  Iteration: 0  Instance: /adder_tb
# ** Failure: 
###########################################
######## DESIGN NOT APPROVED ##############
###########################################
#    Time: 750 ps  Iteration: 0  Process: /adder_tb/enable_proc File: /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/adder_tb.vhd
# Break in Process enable_proc at /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/Adder3/sim/adder_tb.vhd line 187
