{"vcs1":{"timestamp_begin":1741689729.371947017, "rt":5.64, "ut":5.35, "st":0.23}}
{"vcselab":{"timestamp_begin":1741689735.089319249, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1741689735.436223401, "rt":0.29, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741689729.057512864}
{"VCS_COMP_START_TIME": 1741689729.057512864}
{"VCS_COMP_END_TIME": 1741689735.794812634}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378572}}
{"vcselab": {"peak_mem": 174724}}
