// Seed: 2046518050
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  wor   id_2
);
  assign id_1 = id_0;
  wire id_4;
  tri0 id_5 = {1};
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    output tri1  id_2,
    output uwire id_3
);
  assign id_2 = id_0(id_0, id_0, -1'd0);
  id_5(
      .id_0(~-1), .id_1(~1), .id_2(-1)
  );
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0
  );
  assign modCall_1.type_6 = 0;
endmodule
