-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlator_correlator_Pipeline_Initialization_loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    acc_V_32_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_31_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_30_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_29_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_28_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_27_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_26_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_25_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_24_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_23_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_22_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_21_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_20_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_19_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_18_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_17_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_16_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_15_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_14_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_13_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_12_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_11_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_10_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_9_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_8_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_7_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_6_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_5_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_4_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_3_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_2_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_1_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_0_0 : IN STD_LOGIC_VECTOR (29 downto 0);
    acc_V_32_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_32_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_31_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_31_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_30_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_30_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_29_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_29_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_28_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_28_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_27_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_27_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_26_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_26_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_25_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_25_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_24_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_24_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_23_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_23_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_22_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_22_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_21_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_21_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_20_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_20_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_19_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_19_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_18_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_18_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_17_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_17_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_16_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_16_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_15_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_15_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_14_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_14_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_13_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_13_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_12_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_12_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_11_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_11_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_10_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_10_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_9_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_9_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_8_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_8_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_7_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_7_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_6_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_6_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_5_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_5_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_4_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_4_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_3_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_3_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_2_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_2_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_1_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_1_1_out_ap_vld : OUT STD_LOGIC;
    acc_V_0_1_out : OUT STD_LOGIC_VECTOR (29 downto 0);
    acc_V_0_1_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of correlator_correlator_Pipeline_Initialization_loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln42_fu_902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal i_fu_164 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln42_fu_908_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal acc_V_0_1_fu_168 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_0_2_fu_1013_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_1_1_fu_172 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_1_2_fu_1147_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_2_1_fu_176 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_2_2_fu_1281_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_3_1_fu_180 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_3_2_fu_1415_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_4_1_fu_184 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_4_2_fu_1549_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_5_1_fu_188 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_5_2_fu_1683_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_6_1_fu_192 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_6_2_fu_1817_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_7_1_fu_196 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_7_2_fu_1951_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_8_1_fu_200 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_8_2_fu_2085_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_9_1_fu_204 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_9_2_fu_2219_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_10_1_fu_208 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_10_2_fu_2353_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_11_1_fu_212 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_11_2_fu_2487_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_12_1_fu_216 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_12_2_fu_2621_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_13_1_fu_220 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_13_2_fu_2755_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_14_1_fu_224 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_14_2_fu_2889_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_15_1_fu_228 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_15_2_fu_3023_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_16_1_fu_232 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_16_2_fu_3157_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_17_1_fu_236 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_17_2_fu_3291_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_18_1_fu_240 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_18_2_fu_3425_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_19_1_fu_244 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_19_2_fu_3559_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_20_1_fu_248 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_20_2_fu_3693_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_21_1_fu_252 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_21_2_fu_3827_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_22_1_fu_256 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_22_2_fu_3961_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_23_1_fu_260 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_23_2_fu_4095_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_24_1_fu_264 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_24_2_fu_4229_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_25_1_fu_268 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_25_2_fu_4363_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_26_1_fu_272 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_26_2_fu_4497_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_27_1_fu_276 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_27_2_fu_4631_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_28_1_fu_280 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_28_2_fu_4765_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_29_1_fu_284 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_29_2_fu_4899_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_30_1_fu_288 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_30_2_fu_5033_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_31_1_fu_292 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_31_2_fu_5167_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_32_1_fu_296 : STD_LOGIC_VECTOR (29 downto 0);
    signal acc_V_32_2_fu_5301_p66 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component correlator_mux_646_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        din33_WIDTH : INTEGER;
        din34_WIDTH : INTEGER;
        din35_WIDTH : INTEGER;
        din36_WIDTH : INTEGER;
        din37_WIDTH : INTEGER;
        din38_WIDTH : INTEGER;
        din39_WIDTH : INTEGER;
        din40_WIDTH : INTEGER;
        din41_WIDTH : INTEGER;
        din42_WIDTH : INTEGER;
        din43_WIDTH : INTEGER;
        din44_WIDTH : INTEGER;
        din45_WIDTH : INTEGER;
        din46_WIDTH : INTEGER;
        din47_WIDTH : INTEGER;
        din48_WIDTH : INTEGER;
        din49_WIDTH : INTEGER;
        din50_WIDTH : INTEGER;
        din51_WIDTH : INTEGER;
        din52_WIDTH : INTEGER;
        din53_WIDTH : INTEGER;
        din54_WIDTH : INTEGER;
        din55_WIDTH : INTEGER;
        din56_WIDTH : INTEGER;
        din57_WIDTH : INTEGER;
        din58_WIDTH : INTEGER;
        din59_WIDTH : INTEGER;
        din60_WIDTH : INTEGER;
        din61_WIDTH : INTEGER;
        din62_WIDTH : INTEGER;
        din63_WIDTH : INTEGER;
        din64_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (29 downto 0);
        din1 : IN STD_LOGIC_VECTOR (29 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        din3 : IN STD_LOGIC_VECTOR (29 downto 0);
        din4 : IN STD_LOGIC_VECTOR (29 downto 0);
        din5 : IN STD_LOGIC_VECTOR (29 downto 0);
        din6 : IN STD_LOGIC_VECTOR (29 downto 0);
        din7 : IN STD_LOGIC_VECTOR (29 downto 0);
        din8 : IN STD_LOGIC_VECTOR (29 downto 0);
        din9 : IN STD_LOGIC_VECTOR (29 downto 0);
        din10 : IN STD_LOGIC_VECTOR (29 downto 0);
        din11 : IN STD_LOGIC_VECTOR (29 downto 0);
        din12 : IN STD_LOGIC_VECTOR (29 downto 0);
        din13 : IN STD_LOGIC_VECTOR (29 downto 0);
        din14 : IN STD_LOGIC_VECTOR (29 downto 0);
        din15 : IN STD_LOGIC_VECTOR (29 downto 0);
        din16 : IN STD_LOGIC_VECTOR (29 downto 0);
        din17 : IN STD_LOGIC_VECTOR (29 downto 0);
        din18 : IN STD_LOGIC_VECTOR (29 downto 0);
        din19 : IN STD_LOGIC_VECTOR (29 downto 0);
        din20 : IN STD_LOGIC_VECTOR (29 downto 0);
        din21 : IN STD_LOGIC_VECTOR (29 downto 0);
        din22 : IN STD_LOGIC_VECTOR (29 downto 0);
        din23 : IN STD_LOGIC_VECTOR (29 downto 0);
        din24 : IN STD_LOGIC_VECTOR (29 downto 0);
        din25 : IN STD_LOGIC_VECTOR (29 downto 0);
        din26 : IN STD_LOGIC_VECTOR (29 downto 0);
        din27 : IN STD_LOGIC_VECTOR (29 downto 0);
        din28 : IN STD_LOGIC_VECTOR (29 downto 0);
        din29 : IN STD_LOGIC_VECTOR (29 downto 0);
        din30 : IN STD_LOGIC_VECTOR (29 downto 0);
        din31 : IN STD_LOGIC_VECTOR (29 downto 0);
        din32 : IN STD_LOGIC_VECTOR (29 downto 0);
        din33 : IN STD_LOGIC_VECTOR (29 downto 0);
        din34 : IN STD_LOGIC_VECTOR (29 downto 0);
        din35 : IN STD_LOGIC_VECTOR (29 downto 0);
        din36 : IN STD_LOGIC_VECTOR (29 downto 0);
        din37 : IN STD_LOGIC_VECTOR (29 downto 0);
        din38 : IN STD_LOGIC_VECTOR (29 downto 0);
        din39 : IN STD_LOGIC_VECTOR (29 downto 0);
        din40 : IN STD_LOGIC_VECTOR (29 downto 0);
        din41 : IN STD_LOGIC_VECTOR (29 downto 0);
        din42 : IN STD_LOGIC_VECTOR (29 downto 0);
        din43 : IN STD_LOGIC_VECTOR (29 downto 0);
        din44 : IN STD_LOGIC_VECTOR (29 downto 0);
        din45 : IN STD_LOGIC_VECTOR (29 downto 0);
        din46 : IN STD_LOGIC_VECTOR (29 downto 0);
        din47 : IN STD_LOGIC_VECTOR (29 downto 0);
        din48 : IN STD_LOGIC_VECTOR (29 downto 0);
        din49 : IN STD_LOGIC_VECTOR (29 downto 0);
        din50 : IN STD_LOGIC_VECTOR (29 downto 0);
        din51 : IN STD_LOGIC_VECTOR (29 downto 0);
        din52 : IN STD_LOGIC_VECTOR (29 downto 0);
        din53 : IN STD_LOGIC_VECTOR (29 downto 0);
        din54 : IN STD_LOGIC_VECTOR (29 downto 0);
        din55 : IN STD_LOGIC_VECTOR (29 downto 0);
        din56 : IN STD_LOGIC_VECTOR (29 downto 0);
        din57 : IN STD_LOGIC_VECTOR (29 downto 0);
        din58 : IN STD_LOGIC_VECTOR (29 downto 0);
        din59 : IN STD_LOGIC_VECTOR (29 downto 0);
        din60 : IN STD_LOGIC_VECTOR (29 downto 0);
        din61 : IN STD_LOGIC_VECTOR (29 downto 0);
        din62 : IN STD_LOGIC_VECTOR (29 downto 0);
        din63 : IN STD_LOGIC_VECTOR (29 downto 0);
        din64 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component correlator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_646_30_1_1_U1 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => ap_const_lv30_0,
        din1 => acc_V_0_1_fu_168,
        din2 => acc_V_0_1_fu_168,
        din3 => acc_V_0_1_fu_168,
        din4 => acc_V_0_1_fu_168,
        din5 => acc_V_0_1_fu_168,
        din6 => acc_V_0_1_fu_168,
        din7 => acc_V_0_1_fu_168,
        din8 => acc_V_0_1_fu_168,
        din9 => acc_V_0_1_fu_168,
        din10 => acc_V_0_1_fu_168,
        din11 => acc_V_0_1_fu_168,
        din12 => acc_V_0_1_fu_168,
        din13 => acc_V_0_1_fu_168,
        din14 => acc_V_0_1_fu_168,
        din15 => acc_V_0_1_fu_168,
        din16 => acc_V_0_1_fu_168,
        din17 => acc_V_0_1_fu_168,
        din18 => acc_V_0_1_fu_168,
        din19 => acc_V_0_1_fu_168,
        din20 => acc_V_0_1_fu_168,
        din21 => acc_V_0_1_fu_168,
        din22 => acc_V_0_1_fu_168,
        din23 => acc_V_0_1_fu_168,
        din24 => acc_V_0_1_fu_168,
        din25 => acc_V_0_1_fu_168,
        din26 => acc_V_0_1_fu_168,
        din27 => acc_V_0_1_fu_168,
        din28 => acc_V_0_1_fu_168,
        din29 => acc_V_0_1_fu_168,
        din30 => acc_V_0_1_fu_168,
        din31 => acc_V_0_1_fu_168,
        din32 => acc_V_0_1_fu_168,
        din33 => acc_V_0_1_fu_168,
        din34 => acc_V_0_1_fu_168,
        din35 => acc_V_0_1_fu_168,
        din36 => acc_V_0_1_fu_168,
        din37 => acc_V_0_1_fu_168,
        din38 => acc_V_0_1_fu_168,
        din39 => acc_V_0_1_fu_168,
        din40 => acc_V_0_1_fu_168,
        din41 => acc_V_0_1_fu_168,
        din42 => acc_V_0_1_fu_168,
        din43 => acc_V_0_1_fu_168,
        din44 => acc_V_0_1_fu_168,
        din45 => acc_V_0_1_fu_168,
        din46 => acc_V_0_1_fu_168,
        din47 => acc_V_0_1_fu_168,
        din48 => acc_V_0_1_fu_168,
        din49 => acc_V_0_1_fu_168,
        din50 => acc_V_0_1_fu_168,
        din51 => acc_V_0_1_fu_168,
        din52 => acc_V_0_1_fu_168,
        din53 => acc_V_0_1_fu_168,
        din54 => acc_V_0_1_fu_168,
        din55 => acc_V_0_1_fu_168,
        din56 => acc_V_0_1_fu_168,
        din57 => acc_V_0_1_fu_168,
        din58 => acc_V_0_1_fu_168,
        din59 => acc_V_0_1_fu_168,
        din60 => acc_V_0_1_fu_168,
        din61 => acc_V_0_1_fu_168,
        din62 => acc_V_0_1_fu_168,
        din63 => acc_V_0_1_fu_168,
        din64 => i_fu_164,
        dout => acc_V_0_2_fu_1013_p66);

    mux_646_30_1_1_U2 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_1_1_fu_172,
        din1 => ap_const_lv30_0,
        din2 => acc_V_1_1_fu_172,
        din3 => acc_V_1_1_fu_172,
        din4 => acc_V_1_1_fu_172,
        din5 => acc_V_1_1_fu_172,
        din6 => acc_V_1_1_fu_172,
        din7 => acc_V_1_1_fu_172,
        din8 => acc_V_1_1_fu_172,
        din9 => acc_V_1_1_fu_172,
        din10 => acc_V_1_1_fu_172,
        din11 => acc_V_1_1_fu_172,
        din12 => acc_V_1_1_fu_172,
        din13 => acc_V_1_1_fu_172,
        din14 => acc_V_1_1_fu_172,
        din15 => acc_V_1_1_fu_172,
        din16 => acc_V_1_1_fu_172,
        din17 => acc_V_1_1_fu_172,
        din18 => acc_V_1_1_fu_172,
        din19 => acc_V_1_1_fu_172,
        din20 => acc_V_1_1_fu_172,
        din21 => acc_V_1_1_fu_172,
        din22 => acc_V_1_1_fu_172,
        din23 => acc_V_1_1_fu_172,
        din24 => acc_V_1_1_fu_172,
        din25 => acc_V_1_1_fu_172,
        din26 => acc_V_1_1_fu_172,
        din27 => acc_V_1_1_fu_172,
        din28 => acc_V_1_1_fu_172,
        din29 => acc_V_1_1_fu_172,
        din30 => acc_V_1_1_fu_172,
        din31 => acc_V_1_1_fu_172,
        din32 => acc_V_1_1_fu_172,
        din33 => acc_V_1_1_fu_172,
        din34 => acc_V_1_1_fu_172,
        din35 => acc_V_1_1_fu_172,
        din36 => acc_V_1_1_fu_172,
        din37 => acc_V_1_1_fu_172,
        din38 => acc_V_1_1_fu_172,
        din39 => acc_V_1_1_fu_172,
        din40 => acc_V_1_1_fu_172,
        din41 => acc_V_1_1_fu_172,
        din42 => acc_V_1_1_fu_172,
        din43 => acc_V_1_1_fu_172,
        din44 => acc_V_1_1_fu_172,
        din45 => acc_V_1_1_fu_172,
        din46 => acc_V_1_1_fu_172,
        din47 => acc_V_1_1_fu_172,
        din48 => acc_V_1_1_fu_172,
        din49 => acc_V_1_1_fu_172,
        din50 => acc_V_1_1_fu_172,
        din51 => acc_V_1_1_fu_172,
        din52 => acc_V_1_1_fu_172,
        din53 => acc_V_1_1_fu_172,
        din54 => acc_V_1_1_fu_172,
        din55 => acc_V_1_1_fu_172,
        din56 => acc_V_1_1_fu_172,
        din57 => acc_V_1_1_fu_172,
        din58 => acc_V_1_1_fu_172,
        din59 => acc_V_1_1_fu_172,
        din60 => acc_V_1_1_fu_172,
        din61 => acc_V_1_1_fu_172,
        din62 => acc_V_1_1_fu_172,
        din63 => acc_V_1_1_fu_172,
        din64 => i_fu_164,
        dout => acc_V_1_2_fu_1147_p66);

    mux_646_30_1_1_U3 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_2_1_fu_176,
        din1 => acc_V_2_1_fu_176,
        din2 => ap_const_lv30_0,
        din3 => acc_V_2_1_fu_176,
        din4 => acc_V_2_1_fu_176,
        din5 => acc_V_2_1_fu_176,
        din6 => acc_V_2_1_fu_176,
        din7 => acc_V_2_1_fu_176,
        din8 => acc_V_2_1_fu_176,
        din9 => acc_V_2_1_fu_176,
        din10 => acc_V_2_1_fu_176,
        din11 => acc_V_2_1_fu_176,
        din12 => acc_V_2_1_fu_176,
        din13 => acc_V_2_1_fu_176,
        din14 => acc_V_2_1_fu_176,
        din15 => acc_V_2_1_fu_176,
        din16 => acc_V_2_1_fu_176,
        din17 => acc_V_2_1_fu_176,
        din18 => acc_V_2_1_fu_176,
        din19 => acc_V_2_1_fu_176,
        din20 => acc_V_2_1_fu_176,
        din21 => acc_V_2_1_fu_176,
        din22 => acc_V_2_1_fu_176,
        din23 => acc_V_2_1_fu_176,
        din24 => acc_V_2_1_fu_176,
        din25 => acc_V_2_1_fu_176,
        din26 => acc_V_2_1_fu_176,
        din27 => acc_V_2_1_fu_176,
        din28 => acc_V_2_1_fu_176,
        din29 => acc_V_2_1_fu_176,
        din30 => acc_V_2_1_fu_176,
        din31 => acc_V_2_1_fu_176,
        din32 => acc_V_2_1_fu_176,
        din33 => acc_V_2_1_fu_176,
        din34 => acc_V_2_1_fu_176,
        din35 => acc_V_2_1_fu_176,
        din36 => acc_V_2_1_fu_176,
        din37 => acc_V_2_1_fu_176,
        din38 => acc_V_2_1_fu_176,
        din39 => acc_V_2_1_fu_176,
        din40 => acc_V_2_1_fu_176,
        din41 => acc_V_2_1_fu_176,
        din42 => acc_V_2_1_fu_176,
        din43 => acc_V_2_1_fu_176,
        din44 => acc_V_2_1_fu_176,
        din45 => acc_V_2_1_fu_176,
        din46 => acc_V_2_1_fu_176,
        din47 => acc_V_2_1_fu_176,
        din48 => acc_V_2_1_fu_176,
        din49 => acc_V_2_1_fu_176,
        din50 => acc_V_2_1_fu_176,
        din51 => acc_V_2_1_fu_176,
        din52 => acc_V_2_1_fu_176,
        din53 => acc_V_2_1_fu_176,
        din54 => acc_V_2_1_fu_176,
        din55 => acc_V_2_1_fu_176,
        din56 => acc_V_2_1_fu_176,
        din57 => acc_V_2_1_fu_176,
        din58 => acc_V_2_1_fu_176,
        din59 => acc_V_2_1_fu_176,
        din60 => acc_V_2_1_fu_176,
        din61 => acc_V_2_1_fu_176,
        din62 => acc_V_2_1_fu_176,
        din63 => acc_V_2_1_fu_176,
        din64 => i_fu_164,
        dout => acc_V_2_2_fu_1281_p66);

    mux_646_30_1_1_U4 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_3_1_fu_180,
        din1 => acc_V_3_1_fu_180,
        din2 => acc_V_3_1_fu_180,
        din3 => ap_const_lv30_0,
        din4 => acc_V_3_1_fu_180,
        din5 => acc_V_3_1_fu_180,
        din6 => acc_V_3_1_fu_180,
        din7 => acc_V_3_1_fu_180,
        din8 => acc_V_3_1_fu_180,
        din9 => acc_V_3_1_fu_180,
        din10 => acc_V_3_1_fu_180,
        din11 => acc_V_3_1_fu_180,
        din12 => acc_V_3_1_fu_180,
        din13 => acc_V_3_1_fu_180,
        din14 => acc_V_3_1_fu_180,
        din15 => acc_V_3_1_fu_180,
        din16 => acc_V_3_1_fu_180,
        din17 => acc_V_3_1_fu_180,
        din18 => acc_V_3_1_fu_180,
        din19 => acc_V_3_1_fu_180,
        din20 => acc_V_3_1_fu_180,
        din21 => acc_V_3_1_fu_180,
        din22 => acc_V_3_1_fu_180,
        din23 => acc_V_3_1_fu_180,
        din24 => acc_V_3_1_fu_180,
        din25 => acc_V_3_1_fu_180,
        din26 => acc_V_3_1_fu_180,
        din27 => acc_V_3_1_fu_180,
        din28 => acc_V_3_1_fu_180,
        din29 => acc_V_3_1_fu_180,
        din30 => acc_V_3_1_fu_180,
        din31 => acc_V_3_1_fu_180,
        din32 => acc_V_3_1_fu_180,
        din33 => acc_V_3_1_fu_180,
        din34 => acc_V_3_1_fu_180,
        din35 => acc_V_3_1_fu_180,
        din36 => acc_V_3_1_fu_180,
        din37 => acc_V_3_1_fu_180,
        din38 => acc_V_3_1_fu_180,
        din39 => acc_V_3_1_fu_180,
        din40 => acc_V_3_1_fu_180,
        din41 => acc_V_3_1_fu_180,
        din42 => acc_V_3_1_fu_180,
        din43 => acc_V_3_1_fu_180,
        din44 => acc_V_3_1_fu_180,
        din45 => acc_V_3_1_fu_180,
        din46 => acc_V_3_1_fu_180,
        din47 => acc_V_3_1_fu_180,
        din48 => acc_V_3_1_fu_180,
        din49 => acc_V_3_1_fu_180,
        din50 => acc_V_3_1_fu_180,
        din51 => acc_V_3_1_fu_180,
        din52 => acc_V_3_1_fu_180,
        din53 => acc_V_3_1_fu_180,
        din54 => acc_V_3_1_fu_180,
        din55 => acc_V_3_1_fu_180,
        din56 => acc_V_3_1_fu_180,
        din57 => acc_V_3_1_fu_180,
        din58 => acc_V_3_1_fu_180,
        din59 => acc_V_3_1_fu_180,
        din60 => acc_V_3_1_fu_180,
        din61 => acc_V_3_1_fu_180,
        din62 => acc_V_3_1_fu_180,
        din63 => acc_V_3_1_fu_180,
        din64 => i_fu_164,
        dout => acc_V_3_2_fu_1415_p66);

    mux_646_30_1_1_U5 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_4_1_fu_184,
        din1 => acc_V_4_1_fu_184,
        din2 => acc_V_4_1_fu_184,
        din3 => acc_V_4_1_fu_184,
        din4 => ap_const_lv30_0,
        din5 => acc_V_4_1_fu_184,
        din6 => acc_V_4_1_fu_184,
        din7 => acc_V_4_1_fu_184,
        din8 => acc_V_4_1_fu_184,
        din9 => acc_V_4_1_fu_184,
        din10 => acc_V_4_1_fu_184,
        din11 => acc_V_4_1_fu_184,
        din12 => acc_V_4_1_fu_184,
        din13 => acc_V_4_1_fu_184,
        din14 => acc_V_4_1_fu_184,
        din15 => acc_V_4_1_fu_184,
        din16 => acc_V_4_1_fu_184,
        din17 => acc_V_4_1_fu_184,
        din18 => acc_V_4_1_fu_184,
        din19 => acc_V_4_1_fu_184,
        din20 => acc_V_4_1_fu_184,
        din21 => acc_V_4_1_fu_184,
        din22 => acc_V_4_1_fu_184,
        din23 => acc_V_4_1_fu_184,
        din24 => acc_V_4_1_fu_184,
        din25 => acc_V_4_1_fu_184,
        din26 => acc_V_4_1_fu_184,
        din27 => acc_V_4_1_fu_184,
        din28 => acc_V_4_1_fu_184,
        din29 => acc_V_4_1_fu_184,
        din30 => acc_V_4_1_fu_184,
        din31 => acc_V_4_1_fu_184,
        din32 => acc_V_4_1_fu_184,
        din33 => acc_V_4_1_fu_184,
        din34 => acc_V_4_1_fu_184,
        din35 => acc_V_4_1_fu_184,
        din36 => acc_V_4_1_fu_184,
        din37 => acc_V_4_1_fu_184,
        din38 => acc_V_4_1_fu_184,
        din39 => acc_V_4_1_fu_184,
        din40 => acc_V_4_1_fu_184,
        din41 => acc_V_4_1_fu_184,
        din42 => acc_V_4_1_fu_184,
        din43 => acc_V_4_1_fu_184,
        din44 => acc_V_4_1_fu_184,
        din45 => acc_V_4_1_fu_184,
        din46 => acc_V_4_1_fu_184,
        din47 => acc_V_4_1_fu_184,
        din48 => acc_V_4_1_fu_184,
        din49 => acc_V_4_1_fu_184,
        din50 => acc_V_4_1_fu_184,
        din51 => acc_V_4_1_fu_184,
        din52 => acc_V_4_1_fu_184,
        din53 => acc_V_4_1_fu_184,
        din54 => acc_V_4_1_fu_184,
        din55 => acc_V_4_1_fu_184,
        din56 => acc_V_4_1_fu_184,
        din57 => acc_V_4_1_fu_184,
        din58 => acc_V_4_1_fu_184,
        din59 => acc_V_4_1_fu_184,
        din60 => acc_V_4_1_fu_184,
        din61 => acc_V_4_1_fu_184,
        din62 => acc_V_4_1_fu_184,
        din63 => acc_V_4_1_fu_184,
        din64 => i_fu_164,
        dout => acc_V_4_2_fu_1549_p66);

    mux_646_30_1_1_U6 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_5_1_fu_188,
        din1 => acc_V_5_1_fu_188,
        din2 => acc_V_5_1_fu_188,
        din3 => acc_V_5_1_fu_188,
        din4 => acc_V_5_1_fu_188,
        din5 => ap_const_lv30_0,
        din6 => acc_V_5_1_fu_188,
        din7 => acc_V_5_1_fu_188,
        din8 => acc_V_5_1_fu_188,
        din9 => acc_V_5_1_fu_188,
        din10 => acc_V_5_1_fu_188,
        din11 => acc_V_5_1_fu_188,
        din12 => acc_V_5_1_fu_188,
        din13 => acc_V_5_1_fu_188,
        din14 => acc_V_5_1_fu_188,
        din15 => acc_V_5_1_fu_188,
        din16 => acc_V_5_1_fu_188,
        din17 => acc_V_5_1_fu_188,
        din18 => acc_V_5_1_fu_188,
        din19 => acc_V_5_1_fu_188,
        din20 => acc_V_5_1_fu_188,
        din21 => acc_V_5_1_fu_188,
        din22 => acc_V_5_1_fu_188,
        din23 => acc_V_5_1_fu_188,
        din24 => acc_V_5_1_fu_188,
        din25 => acc_V_5_1_fu_188,
        din26 => acc_V_5_1_fu_188,
        din27 => acc_V_5_1_fu_188,
        din28 => acc_V_5_1_fu_188,
        din29 => acc_V_5_1_fu_188,
        din30 => acc_V_5_1_fu_188,
        din31 => acc_V_5_1_fu_188,
        din32 => acc_V_5_1_fu_188,
        din33 => acc_V_5_1_fu_188,
        din34 => acc_V_5_1_fu_188,
        din35 => acc_V_5_1_fu_188,
        din36 => acc_V_5_1_fu_188,
        din37 => acc_V_5_1_fu_188,
        din38 => acc_V_5_1_fu_188,
        din39 => acc_V_5_1_fu_188,
        din40 => acc_V_5_1_fu_188,
        din41 => acc_V_5_1_fu_188,
        din42 => acc_V_5_1_fu_188,
        din43 => acc_V_5_1_fu_188,
        din44 => acc_V_5_1_fu_188,
        din45 => acc_V_5_1_fu_188,
        din46 => acc_V_5_1_fu_188,
        din47 => acc_V_5_1_fu_188,
        din48 => acc_V_5_1_fu_188,
        din49 => acc_V_5_1_fu_188,
        din50 => acc_V_5_1_fu_188,
        din51 => acc_V_5_1_fu_188,
        din52 => acc_V_5_1_fu_188,
        din53 => acc_V_5_1_fu_188,
        din54 => acc_V_5_1_fu_188,
        din55 => acc_V_5_1_fu_188,
        din56 => acc_V_5_1_fu_188,
        din57 => acc_V_5_1_fu_188,
        din58 => acc_V_5_1_fu_188,
        din59 => acc_V_5_1_fu_188,
        din60 => acc_V_5_1_fu_188,
        din61 => acc_V_5_1_fu_188,
        din62 => acc_V_5_1_fu_188,
        din63 => acc_V_5_1_fu_188,
        din64 => i_fu_164,
        dout => acc_V_5_2_fu_1683_p66);

    mux_646_30_1_1_U7 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_6_1_fu_192,
        din1 => acc_V_6_1_fu_192,
        din2 => acc_V_6_1_fu_192,
        din3 => acc_V_6_1_fu_192,
        din4 => acc_V_6_1_fu_192,
        din5 => acc_V_6_1_fu_192,
        din6 => ap_const_lv30_0,
        din7 => acc_V_6_1_fu_192,
        din8 => acc_V_6_1_fu_192,
        din9 => acc_V_6_1_fu_192,
        din10 => acc_V_6_1_fu_192,
        din11 => acc_V_6_1_fu_192,
        din12 => acc_V_6_1_fu_192,
        din13 => acc_V_6_1_fu_192,
        din14 => acc_V_6_1_fu_192,
        din15 => acc_V_6_1_fu_192,
        din16 => acc_V_6_1_fu_192,
        din17 => acc_V_6_1_fu_192,
        din18 => acc_V_6_1_fu_192,
        din19 => acc_V_6_1_fu_192,
        din20 => acc_V_6_1_fu_192,
        din21 => acc_V_6_1_fu_192,
        din22 => acc_V_6_1_fu_192,
        din23 => acc_V_6_1_fu_192,
        din24 => acc_V_6_1_fu_192,
        din25 => acc_V_6_1_fu_192,
        din26 => acc_V_6_1_fu_192,
        din27 => acc_V_6_1_fu_192,
        din28 => acc_V_6_1_fu_192,
        din29 => acc_V_6_1_fu_192,
        din30 => acc_V_6_1_fu_192,
        din31 => acc_V_6_1_fu_192,
        din32 => acc_V_6_1_fu_192,
        din33 => acc_V_6_1_fu_192,
        din34 => acc_V_6_1_fu_192,
        din35 => acc_V_6_1_fu_192,
        din36 => acc_V_6_1_fu_192,
        din37 => acc_V_6_1_fu_192,
        din38 => acc_V_6_1_fu_192,
        din39 => acc_V_6_1_fu_192,
        din40 => acc_V_6_1_fu_192,
        din41 => acc_V_6_1_fu_192,
        din42 => acc_V_6_1_fu_192,
        din43 => acc_V_6_1_fu_192,
        din44 => acc_V_6_1_fu_192,
        din45 => acc_V_6_1_fu_192,
        din46 => acc_V_6_1_fu_192,
        din47 => acc_V_6_1_fu_192,
        din48 => acc_V_6_1_fu_192,
        din49 => acc_V_6_1_fu_192,
        din50 => acc_V_6_1_fu_192,
        din51 => acc_V_6_1_fu_192,
        din52 => acc_V_6_1_fu_192,
        din53 => acc_V_6_1_fu_192,
        din54 => acc_V_6_1_fu_192,
        din55 => acc_V_6_1_fu_192,
        din56 => acc_V_6_1_fu_192,
        din57 => acc_V_6_1_fu_192,
        din58 => acc_V_6_1_fu_192,
        din59 => acc_V_6_1_fu_192,
        din60 => acc_V_6_1_fu_192,
        din61 => acc_V_6_1_fu_192,
        din62 => acc_V_6_1_fu_192,
        din63 => acc_V_6_1_fu_192,
        din64 => i_fu_164,
        dout => acc_V_6_2_fu_1817_p66);

    mux_646_30_1_1_U8 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_7_1_fu_196,
        din1 => acc_V_7_1_fu_196,
        din2 => acc_V_7_1_fu_196,
        din3 => acc_V_7_1_fu_196,
        din4 => acc_V_7_1_fu_196,
        din5 => acc_V_7_1_fu_196,
        din6 => acc_V_7_1_fu_196,
        din7 => ap_const_lv30_0,
        din8 => acc_V_7_1_fu_196,
        din9 => acc_V_7_1_fu_196,
        din10 => acc_V_7_1_fu_196,
        din11 => acc_V_7_1_fu_196,
        din12 => acc_V_7_1_fu_196,
        din13 => acc_V_7_1_fu_196,
        din14 => acc_V_7_1_fu_196,
        din15 => acc_V_7_1_fu_196,
        din16 => acc_V_7_1_fu_196,
        din17 => acc_V_7_1_fu_196,
        din18 => acc_V_7_1_fu_196,
        din19 => acc_V_7_1_fu_196,
        din20 => acc_V_7_1_fu_196,
        din21 => acc_V_7_1_fu_196,
        din22 => acc_V_7_1_fu_196,
        din23 => acc_V_7_1_fu_196,
        din24 => acc_V_7_1_fu_196,
        din25 => acc_V_7_1_fu_196,
        din26 => acc_V_7_1_fu_196,
        din27 => acc_V_7_1_fu_196,
        din28 => acc_V_7_1_fu_196,
        din29 => acc_V_7_1_fu_196,
        din30 => acc_V_7_1_fu_196,
        din31 => acc_V_7_1_fu_196,
        din32 => acc_V_7_1_fu_196,
        din33 => acc_V_7_1_fu_196,
        din34 => acc_V_7_1_fu_196,
        din35 => acc_V_7_1_fu_196,
        din36 => acc_V_7_1_fu_196,
        din37 => acc_V_7_1_fu_196,
        din38 => acc_V_7_1_fu_196,
        din39 => acc_V_7_1_fu_196,
        din40 => acc_V_7_1_fu_196,
        din41 => acc_V_7_1_fu_196,
        din42 => acc_V_7_1_fu_196,
        din43 => acc_V_7_1_fu_196,
        din44 => acc_V_7_1_fu_196,
        din45 => acc_V_7_1_fu_196,
        din46 => acc_V_7_1_fu_196,
        din47 => acc_V_7_1_fu_196,
        din48 => acc_V_7_1_fu_196,
        din49 => acc_V_7_1_fu_196,
        din50 => acc_V_7_1_fu_196,
        din51 => acc_V_7_1_fu_196,
        din52 => acc_V_7_1_fu_196,
        din53 => acc_V_7_1_fu_196,
        din54 => acc_V_7_1_fu_196,
        din55 => acc_V_7_1_fu_196,
        din56 => acc_V_7_1_fu_196,
        din57 => acc_V_7_1_fu_196,
        din58 => acc_V_7_1_fu_196,
        din59 => acc_V_7_1_fu_196,
        din60 => acc_V_7_1_fu_196,
        din61 => acc_V_7_1_fu_196,
        din62 => acc_V_7_1_fu_196,
        din63 => acc_V_7_1_fu_196,
        din64 => i_fu_164,
        dout => acc_V_7_2_fu_1951_p66);

    mux_646_30_1_1_U9 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_8_1_fu_200,
        din1 => acc_V_8_1_fu_200,
        din2 => acc_V_8_1_fu_200,
        din3 => acc_V_8_1_fu_200,
        din4 => acc_V_8_1_fu_200,
        din5 => acc_V_8_1_fu_200,
        din6 => acc_V_8_1_fu_200,
        din7 => acc_V_8_1_fu_200,
        din8 => ap_const_lv30_0,
        din9 => acc_V_8_1_fu_200,
        din10 => acc_V_8_1_fu_200,
        din11 => acc_V_8_1_fu_200,
        din12 => acc_V_8_1_fu_200,
        din13 => acc_V_8_1_fu_200,
        din14 => acc_V_8_1_fu_200,
        din15 => acc_V_8_1_fu_200,
        din16 => acc_V_8_1_fu_200,
        din17 => acc_V_8_1_fu_200,
        din18 => acc_V_8_1_fu_200,
        din19 => acc_V_8_1_fu_200,
        din20 => acc_V_8_1_fu_200,
        din21 => acc_V_8_1_fu_200,
        din22 => acc_V_8_1_fu_200,
        din23 => acc_V_8_1_fu_200,
        din24 => acc_V_8_1_fu_200,
        din25 => acc_V_8_1_fu_200,
        din26 => acc_V_8_1_fu_200,
        din27 => acc_V_8_1_fu_200,
        din28 => acc_V_8_1_fu_200,
        din29 => acc_V_8_1_fu_200,
        din30 => acc_V_8_1_fu_200,
        din31 => acc_V_8_1_fu_200,
        din32 => acc_V_8_1_fu_200,
        din33 => acc_V_8_1_fu_200,
        din34 => acc_V_8_1_fu_200,
        din35 => acc_V_8_1_fu_200,
        din36 => acc_V_8_1_fu_200,
        din37 => acc_V_8_1_fu_200,
        din38 => acc_V_8_1_fu_200,
        din39 => acc_V_8_1_fu_200,
        din40 => acc_V_8_1_fu_200,
        din41 => acc_V_8_1_fu_200,
        din42 => acc_V_8_1_fu_200,
        din43 => acc_V_8_1_fu_200,
        din44 => acc_V_8_1_fu_200,
        din45 => acc_V_8_1_fu_200,
        din46 => acc_V_8_1_fu_200,
        din47 => acc_V_8_1_fu_200,
        din48 => acc_V_8_1_fu_200,
        din49 => acc_V_8_1_fu_200,
        din50 => acc_V_8_1_fu_200,
        din51 => acc_V_8_1_fu_200,
        din52 => acc_V_8_1_fu_200,
        din53 => acc_V_8_1_fu_200,
        din54 => acc_V_8_1_fu_200,
        din55 => acc_V_8_1_fu_200,
        din56 => acc_V_8_1_fu_200,
        din57 => acc_V_8_1_fu_200,
        din58 => acc_V_8_1_fu_200,
        din59 => acc_V_8_1_fu_200,
        din60 => acc_V_8_1_fu_200,
        din61 => acc_V_8_1_fu_200,
        din62 => acc_V_8_1_fu_200,
        din63 => acc_V_8_1_fu_200,
        din64 => i_fu_164,
        dout => acc_V_8_2_fu_2085_p66);

    mux_646_30_1_1_U10 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_9_1_fu_204,
        din1 => acc_V_9_1_fu_204,
        din2 => acc_V_9_1_fu_204,
        din3 => acc_V_9_1_fu_204,
        din4 => acc_V_9_1_fu_204,
        din5 => acc_V_9_1_fu_204,
        din6 => acc_V_9_1_fu_204,
        din7 => acc_V_9_1_fu_204,
        din8 => acc_V_9_1_fu_204,
        din9 => ap_const_lv30_0,
        din10 => acc_V_9_1_fu_204,
        din11 => acc_V_9_1_fu_204,
        din12 => acc_V_9_1_fu_204,
        din13 => acc_V_9_1_fu_204,
        din14 => acc_V_9_1_fu_204,
        din15 => acc_V_9_1_fu_204,
        din16 => acc_V_9_1_fu_204,
        din17 => acc_V_9_1_fu_204,
        din18 => acc_V_9_1_fu_204,
        din19 => acc_V_9_1_fu_204,
        din20 => acc_V_9_1_fu_204,
        din21 => acc_V_9_1_fu_204,
        din22 => acc_V_9_1_fu_204,
        din23 => acc_V_9_1_fu_204,
        din24 => acc_V_9_1_fu_204,
        din25 => acc_V_9_1_fu_204,
        din26 => acc_V_9_1_fu_204,
        din27 => acc_V_9_1_fu_204,
        din28 => acc_V_9_1_fu_204,
        din29 => acc_V_9_1_fu_204,
        din30 => acc_V_9_1_fu_204,
        din31 => acc_V_9_1_fu_204,
        din32 => acc_V_9_1_fu_204,
        din33 => acc_V_9_1_fu_204,
        din34 => acc_V_9_1_fu_204,
        din35 => acc_V_9_1_fu_204,
        din36 => acc_V_9_1_fu_204,
        din37 => acc_V_9_1_fu_204,
        din38 => acc_V_9_1_fu_204,
        din39 => acc_V_9_1_fu_204,
        din40 => acc_V_9_1_fu_204,
        din41 => acc_V_9_1_fu_204,
        din42 => acc_V_9_1_fu_204,
        din43 => acc_V_9_1_fu_204,
        din44 => acc_V_9_1_fu_204,
        din45 => acc_V_9_1_fu_204,
        din46 => acc_V_9_1_fu_204,
        din47 => acc_V_9_1_fu_204,
        din48 => acc_V_9_1_fu_204,
        din49 => acc_V_9_1_fu_204,
        din50 => acc_V_9_1_fu_204,
        din51 => acc_V_9_1_fu_204,
        din52 => acc_V_9_1_fu_204,
        din53 => acc_V_9_1_fu_204,
        din54 => acc_V_9_1_fu_204,
        din55 => acc_V_9_1_fu_204,
        din56 => acc_V_9_1_fu_204,
        din57 => acc_V_9_1_fu_204,
        din58 => acc_V_9_1_fu_204,
        din59 => acc_V_9_1_fu_204,
        din60 => acc_V_9_1_fu_204,
        din61 => acc_V_9_1_fu_204,
        din62 => acc_V_9_1_fu_204,
        din63 => acc_V_9_1_fu_204,
        din64 => i_fu_164,
        dout => acc_V_9_2_fu_2219_p66);

    mux_646_30_1_1_U11 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_10_1_fu_208,
        din1 => acc_V_10_1_fu_208,
        din2 => acc_V_10_1_fu_208,
        din3 => acc_V_10_1_fu_208,
        din4 => acc_V_10_1_fu_208,
        din5 => acc_V_10_1_fu_208,
        din6 => acc_V_10_1_fu_208,
        din7 => acc_V_10_1_fu_208,
        din8 => acc_V_10_1_fu_208,
        din9 => acc_V_10_1_fu_208,
        din10 => ap_const_lv30_0,
        din11 => acc_V_10_1_fu_208,
        din12 => acc_V_10_1_fu_208,
        din13 => acc_V_10_1_fu_208,
        din14 => acc_V_10_1_fu_208,
        din15 => acc_V_10_1_fu_208,
        din16 => acc_V_10_1_fu_208,
        din17 => acc_V_10_1_fu_208,
        din18 => acc_V_10_1_fu_208,
        din19 => acc_V_10_1_fu_208,
        din20 => acc_V_10_1_fu_208,
        din21 => acc_V_10_1_fu_208,
        din22 => acc_V_10_1_fu_208,
        din23 => acc_V_10_1_fu_208,
        din24 => acc_V_10_1_fu_208,
        din25 => acc_V_10_1_fu_208,
        din26 => acc_V_10_1_fu_208,
        din27 => acc_V_10_1_fu_208,
        din28 => acc_V_10_1_fu_208,
        din29 => acc_V_10_1_fu_208,
        din30 => acc_V_10_1_fu_208,
        din31 => acc_V_10_1_fu_208,
        din32 => acc_V_10_1_fu_208,
        din33 => acc_V_10_1_fu_208,
        din34 => acc_V_10_1_fu_208,
        din35 => acc_V_10_1_fu_208,
        din36 => acc_V_10_1_fu_208,
        din37 => acc_V_10_1_fu_208,
        din38 => acc_V_10_1_fu_208,
        din39 => acc_V_10_1_fu_208,
        din40 => acc_V_10_1_fu_208,
        din41 => acc_V_10_1_fu_208,
        din42 => acc_V_10_1_fu_208,
        din43 => acc_V_10_1_fu_208,
        din44 => acc_V_10_1_fu_208,
        din45 => acc_V_10_1_fu_208,
        din46 => acc_V_10_1_fu_208,
        din47 => acc_V_10_1_fu_208,
        din48 => acc_V_10_1_fu_208,
        din49 => acc_V_10_1_fu_208,
        din50 => acc_V_10_1_fu_208,
        din51 => acc_V_10_1_fu_208,
        din52 => acc_V_10_1_fu_208,
        din53 => acc_V_10_1_fu_208,
        din54 => acc_V_10_1_fu_208,
        din55 => acc_V_10_1_fu_208,
        din56 => acc_V_10_1_fu_208,
        din57 => acc_V_10_1_fu_208,
        din58 => acc_V_10_1_fu_208,
        din59 => acc_V_10_1_fu_208,
        din60 => acc_V_10_1_fu_208,
        din61 => acc_V_10_1_fu_208,
        din62 => acc_V_10_1_fu_208,
        din63 => acc_V_10_1_fu_208,
        din64 => i_fu_164,
        dout => acc_V_10_2_fu_2353_p66);

    mux_646_30_1_1_U12 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_11_1_fu_212,
        din1 => acc_V_11_1_fu_212,
        din2 => acc_V_11_1_fu_212,
        din3 => acc_V_11_1_fu_212,
        din4 => acc_V_11_1_fu_212,
        din5 => acc_V_11_1_fu_212,
        din6 => acc_V_11_1_fu_212,
        din7 => acc_V_11_1_fu_212,
        din8 => acc_V_11_1_fu_212,
        din9 => acc_V_11_1_fu_212,
        din10 => acc_V_11_1_fu_212,
        din11 => ap_const_lv30_0,
        din12 => acc_V_11_1_fu_212,
        din13 => acc_V_11_1_fu_212,
        din14 => acc_V_11_1_fu_212,
        din15 => acc_V_11_1_fu_212,
        din16 => acc_V_11_1_fu_212,
        din17 => acc_V_11_1_fu_212,
        din18 => acc_V_11_1_fu_212,
        din19 => acc_V_11_1_fu_212,
        din20 => acc_V_11_1_fu_212,
        din21 => acc_V_11_1_fu_212,
        din22 => acc_V_11_1_fu_212,
        din23 => acc_V_11_1_fu_212,
        din24 => acc_V_11_1_fu_212,
        din25 => acc_V_11_1_fu_212,
        din26 => acc_V_11_1_fu_212,
        din27 => acc_V_11_1_fu_212,
        din28 => acc_V_11_1_fu_212,
        din29 => acc_V_11_1_fu_212,
        din30 => acc_V_11_1_fu_212,
        din31 => acc_V_11_1_fu_212,
        din32 => acc_V_11_1_fu_212,
        din33 => acc_V_11_1_fu_212,
        din34 => acc_V_11_1_fu_212,
        din35 => acc_V_11_1_fu_212,
        din36 => acc_V_11_1_fu_212,
        din37 => acc_V_11_1_fu_212,
        din38 => acc_V_11_1_fu_212,
        din39 => acc_V_11_1_fu_212,
        din40 => acc_V_11_1_fu_212,
        din41 => acc_V_11_1_fu_212,
        din42 => acc_V_11_1_fu_212,
        din43 => acc_V_11_1_fu_212,
        din44 => acc_V_11_1_fu_212,
        din45 => acc_V_11_1_fu_212,
        din46 => acc_V_11_1_fu_212,
        din47 => acc_V_11_1_fu_212,
        din48 => acc_V_11_1_fu_212,
        din49 => acc_V_11_1_fu_212,
        din50 => acc_V_11_1_fu_212,
        din51 => acc_V_11_1_fu_212,
        din52 => acc_V_11_1_fu_212,
        din53 => acc_V_11_1_fu_212,
        din54 => acc_V_11_1_fu_212,
        din55 => acc_V_11_1_fu_212,
        din56 => acc_V_11_1_fu_212,
        din57 => acc_V_11_1_fu_212,
        din58 => acc_V_11_1_fu_212,
        din59 => acc_V_11_1_fu_212,
        din60 => acc_V_11_1_fu_212,
        din61 => acc_V_11_1_fu_212,
        din62 => acc_V_11_1_fu_212,
        din63 => acc_V_11_1_fu_212,
        din64 => i_fu_164,
        dout => acc_V_11_2_fu_2487_p66);

    mux_646_30_1_1_U13 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_12_1_fu_216,
        din1 => acc_V_12_1_fu_216,
        din2 => acc_V_12_1_fu_216,
        din3 => acc_V_12_1_fu_216,
        din4 => acc_V_12_1_fu_216,
        din5 => acc_V_12_1_fu_216,
        din6 => acc_V_12_1_fu_216,
        din7 => acc_V_12_1_fu_216,
        din8 => acc_V_12_1_fu_216,
        din9 => acc_V_12_1_fu_216,
        din10 => acc_V_12_1_fu_216,
        din11 => acc_V_12_1_fu_216,
        din12 => ap_const_lv30_0,
        din13 => acc_V_12_1_fu_216,
        din14 => acc_V_12_1_fu_216,
        din15 => acc_V_12_1_fu_216,
        din16 => acc_V_12_1_fu_216,
        din17 => acc_V_12_1_fu_216,
        din18 => acc_V_12_1_fu_216,
        din19 => acc_V_12_1_fu_216,
        din20 => acc_V_12_1_fu_216,
        din21 => acc_V_12_1_fu_216,
        din22 => acc_V_12_1_fu_216,
        din23 => acc_V_12_1_fu_216,
        din24 => acc_V_12_1_fu_216,
        din25 => acc_V_12_1_fu_216,
        din26 => acc_V_12_1_fu_216,
        din27 => acc_V_12_1_fu_216,
        din28 => acc_V_12_1_fu_216,
        din29 => acc_V_12_1_fu_216,
        din30 => acc_V_12_1_fu_216,
        din31 => acc_V_12_1_fu_216,
        din32 => acc_V_12_1_fu_216,
        din33 => acc_V_12_1_fu_216,
        din34 => acc_V_12_1_fu_216,
        din35 => acc_V_12_1_fu_216,
        din36 => acc_V_12_1_fu_216,
        din37 => acc_V_12_1_fu_216,
        din38 => acc_V_12_1_fu_216,
        din39 => acc_V_12_1_fu_216,
        din40 => acc_V_12_1_fu_216,
        din41 => acc_V_12_1_fu_216,
        din42 => acc_V_12_1_fu_216,
        din43 => acc_V_12_1_fu_216,
        din44 => acc_V_12_1_fu_216,
        din45 => acc_V_12_1_fu_216,
        din46 => acc_V_12_1_fu_216,
        din47 => acc_V_12_1_fu_216,
        din48 => acc_V_12_1_fu_216,
        din49 => acc_V_12_1_fu_216,
        din50 => acc_V_12_1_fu_216,
        din51 => acc_V_12_1_fu_216,
        din52 => acc_V_12_1_fu_216,
        din53 => acc_V_12_1_fu_216,
        din54 => acc_V_12_1_fu_216,
        din55 => acc_V_12_1_fu_216,
        din56 => acc_V_12_1_fu_216,
        din57 => acc_V_12_1_fu_216,
        din58 => acc_V_12_1_fu_216,
        din59 => acc_V_12_1_fu_216,
        din60 => acc_V_12_1_fu_216,
        din61 => acc_V_12_1_fu_216,
        din62 => acc_V_12_1_fu_216,
        din63 => acc_V_12_1_fu_216,
        din64 => i_fu_164,
        dout => acc_V_12_2_fu_2621_p66);

    mux_646_30_1_1_U14 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_13_1_fu_220,
        din1 => acc_V_13_1_fu_220,
        din2 => acc_V_13_1_fu_220,
        din3 => acc_V_13_1_fu_220,
        din4 => acc_V_13_1_fu_220,
        din5 => acc_V_13_1_fu_220,
        din6 => acc_V_13_1_fu_220,
        din7 => acc_V_13_1_fu_220,
        din8 => acc_V_13_1_fu_220,
        din9 => acc_V_13_1_fu_220,
        din10 => acc_V_13_1_fu_220,
        din11 => acc_V_13_1_fu_220,
        din12 => acc_V_13_1_fu_220,
        din13 => ap_const_lv30_0,
        din14 => acc_V_13_1_fu_220,
        din15 => acc_V_13_1_fu_220,
        din16 => acc_V_13_1_fu_220,
        din17 => acc_V_13_1_fu_220,
        din18 => acc_V_13_1_fu_220,
        din19 => acc_V_13_1_fu_220,
        din20 => acc_V_13_1_fu_220,
        din21 => acc_V_13_1_fu_220,
        din22 => acc_V_13_1_fu_220,
        din23 => acc_V_13_1_fu_220,
        din24 => acc_V_13_1_fu_220,
        din25 => acc_V_13_1_fu_220,
        din26 => acc_V_13_1_fu_220,
        din27 => acc_V_13_1_fu_220,
        din28 => acc_V_13_1_fu_220,
        din29 => acc_V_13_1_fu_220,
        din30 => acc_V_13_1_fu_220,
        din31 => acc_V_13_1_fu_220,
        din32 => acc_V_13_1_fu_220,
        din33 => acc_V_13_1_fu_220,
        din34 => acc_V_13_1_fu_220,
        din35 => acc_V_13_1_fu_220,
        din36 => acc_V_13_1_fu_220,
        din37 => acc_V_13_1_fu_220,
        din38 => acc_V_13_1_fu_220,
        din39 => acc_V_13_1_fu_220,
        din40 => acc_V_13_1_fu_220,
        din41 => acc_V_13_1_fu_220,
        din42 => acc_V_13_1_fu_220,
        din43 => acc_V_13_1_fu_220,
        din44 => acc_V_13_1_fu_220,
        din45 => acc_V_13_1_fu_220,
        din46 => acc_V_13_1_fu_220,
        din47 => acc_V_13_1_fu_220,
        din48 => acc_V_13_1_fu_220,
        din49 => acc_V_13_1_fu_220,
        din50 => acc_V_13_1_fu_220,
        din51 => acc_V_13_1_fu_220,
        din52 => acc_V_13_1_fu_220,
        din53 => acc_V_13_1_fu_220,
        din54 => acc_V_13_1_fu_220,
        din55 => acc_V_13_1_fu_220,
        din56 => acc_V_13_1_fu_220,
        din57 => acc_V_13_1_fu_220,
        din58 => acc_V_13_1_fu_220,
        din59 => acc_V_13_1_fu_220,
        din60 => acc_V_13_1_fu_220,
        din61 => acc_V_13_1_fu_220,
        din62 => acc_V_13_1_fu_220,
        din63 => acc_V_13_1_fu_220,
        din64 => i_fu_164,
        dout => acc_V_13_2_fu_2755_p66);

    mux_646_30_1_1_U15 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_14_1_fu_224,
        din1 => acc_V_14_1_fu_224,
        din2 => acc_V_14_1_fu_224,
        din3 => acc_V_14_1_fu_224,
        din4 => acc_V_14_1_fu_224,
        din5 => acc_V_14_1_fu_224,
        din6 => acc_V_14_1_fu_224,
        din7 => acc_V_14_1_fu_224,
        din8 => acc_V_14_1_fu_224,
        din9 => acc_V_14_1_fu_224,
        din10 => acc_V_14_1_fu_224,
        din11 => acc_V_14_1_fu_224,
        din12 => acc_V_14_1_fu_224,
        din13 => acc_V_14_1_fu_224,
        din14 => ap_const_lv30_0,
        din15 => acc_V_14_1_fu_224,
        din16 => acc_V_14_1_fu_224,
        din17 => acc_V_14_1_fu_224,
        din18 => acc_V_14_1_fu_224,
        din19 => acc_V_14_1_fu_224,
        din20 => acc_V_14_1_fu_224,
        din21 => acc_V_14_1_fu_224,
        din22 => acc_V_14_1_fu_224,
        din23 => acc_V_14_1_fu_224,
        din24 => acc_V_14_1_fu_224,
        din25 => acc_V_14_1_fu_224,
        din26 => acc_V_14_1_fu_224,
        din27 => acc_V_14_1_fu_224,
        din28 => acc_V_14_1_fu_224,
        din29 => acc_V_14_1_fu_224,
        din30 => acc_V_14_1_fu_224,
        din31 => acc_V_14_1_fu_224,
        din32 => acc_V_14_1_fu_224,
        din33 => acc_V_14_1_fu_224,
        din34 => acc_V_14_1_fu_224,
        din35 => acc_V_14_1_fu_224,
        din36 => acc_V_14_1_fu_224,
        din37 => acc_V_14_1_fu_224,
        din38 => acc_V_14_1_fu_224,
        din39 => acc_V_14_1_fu_224,
        din40 => acc_V_14_1_fu_224,
        din41 => acc_V_14_1_fu_224,
        din42 => acc_V_14_1_fu_224,
        din43 => acc_V_14_1_fu_224,
        din44 => acc_V_14_1_fu_224,
        din45 => acc_V_14_1_fu_224,
        din46 => acc_V_14_1_fu_224,
        din47 => acc_V_14_1_fu_224,
        din48 => acc_V_14_1_fu_224,
        din49 => acc_V_14_1_fu_224,
        din50 => acc_V_14_1_fu_224,
        din51 => acc_V_14_1_fu_224,
        din52 => acc_V_14_1_fu_224,
        din53 => acc_V_14_1_fu_224,
        din54 => acc_V_14_1_fu_224,
        din55 => acc_V_14_1_fu_224,
        din56 => acc_V_14_1_fu_224,
        din57 => acc_V_14_1_fu_224,
        din58 => acc_V_14_1_fu_224,
        din59 => acc_V_14_1_fu_224,
        din60 => acc_V_14_1_fu_224,
        din61 => acc_V_14_1_fu_224,
        din62 => acc_V_14_1_fu_224,
        din63 => acc_V_14_1_fu_224,
        din64 => i_fu_164,
        dout => acc_V_14_2_fu_2889_p66);

    mux_646_30_1_1_U16 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_15_1_fu_228,
        din1 => acc_V_15_1_fu_228,
        din2 => acc_V_15_1_fu_228,
        din3 => acc_V_15_1_fu_228,
        din4 => acc_V_15_1_fu_228,
        din5 => acc_V_15_1_fu_228,
        din6 => acc_V_15_1_fu_228,
        din7 => acc_V_15_1_fu_228,
        din8 => acc_V_15_1_fu_228,
        din9 => acc_V_15_1_fu_228,
        din10 => acc_V_15_1_fu_228,
        din11 => acc_V_15_1_fu_228,
        din12 => acc_V_15_1_fu_228,
        din13 => acc_V_15_1_fu_228,
        din14 => acc_V_15_1_fu_228,
        din15 => ap_const_lv30_0,
        din16 => acc_V_15_1_fu_228,
        din17 => acc_V_15_1_fu_228,
        din18 => acc_V_15_1_fu_228,
        din19 => acc_V_15_1_fu_228,
        din20 => acc_V_15_1_fu_228,
        din21 => acc_V_15_1_fu_228,
        din22 => acc_V_15_1_fu_228,
        din23 => acc_V_15_1_fu_228,
        din24 => acc_V_15_1_fu_228,
        din25 => acc_V_15_1_fu_228,
        din26 => acc_V_15_1_fu_228,
        din27 => acc_V_15_1_fu_228,
        din28 => acc_V_15_1_fu_228,
        din29 => acc_V_15_1_fu_228,
        din30 => acc_V_15_1_fu_228,
        din31 => acc_V_15_1_fu_228,
        din32 => acc_V_15_1_fu_228,
        din33 => acc_V_15_1_fu_228,
        din34 => acc_V_15_1_fu_228,
        din35 => acc_V_15_1_fu_228,
        din36 => acc_V_15_1_fu_228,
        din37 => acc_V_15_1_fu_228,
        din38 => acc_V_15_1_fu_228,
        din39 => acc_V_15_1_fu_228,
        din40 => acc_V_15_1_fu_228,
        din41 => acc_V_15_1_fu_228,
        din42 => acc_V_15_1_fu_228,
        din43 => acc_V_15_1_fu_228,
        din44 => acc_V_15_1_fu_228,
        din45 => acc_V_15_1_fu_228,
        din46 => acc_V_15_1_fu_228,
        din47 => acc_V_15_1_fu_228,
        din48 => acc_V_15_1_fu_228,
        din49 => acc_V_15_1_fu_228,
        din50 => acc_V_15_1_fu_228,
        din51 => acc_V_15_1_fu_228,
        din52 => acc_V_15_1_fu_228,
        din53 => acc_V_15_1_fu_228,
        din54 => acc_V_15_1_fu_228,
        din55 => acc_V_15_1_fu_228,
        din56 => acc_V_15_1_fu_228,
        din57 => acc_V_15_1_fu_228,
        din58 => acc_V_15_1_fu_228,
        din59 => acc_V_15_1_fu_228,
        din60 => acc_V_15_1_fu_228,
        din61 => acc_V_15_1_fu_228,
        din62 => acc_V_15_1_fu_228,
        din63 => acc_V_15_1_fu_228,
        din64 => i_fu_164,
        dout => acc_V_15_2_fu_3023_p66);

    mux_646_30_1_1_U17 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_16_1_fu_232,
        din1 => acc_V_16_1_fu_232,
        din2 => acc_V_16_1_fu_232,
        din3 => acc_V_16_1_fu_232,
        din4 => acc_V_16_1_fu_232,
        din5 => acc_V_16_1_fu_232,
        din6 => acc_V_16_1_fu_232,
        din7 => acc_V_16_1_fu_232,
        din8 => acc_V_16_1_fu_232,
        din9 => acc_V_16_1_fu_232,
        din10 => acc_V_16_1_fu_232,
        din11 => acc_V_16_1_fu_232,
        din12 => acc_V_16_1_fu_232,
        din13 => acc_V_16_1_fu_232,
        din14 => acc_V_16_1_fu_232,
        din15 => acc_V_16_1_fu_232,
        din16 => ap_const_lv30_0,
        din17 => acc_V_16_1_fu_232,
        din18 => acc_V_16_1_fu_232,
        din19 => acc_V_16_1_fu_232,
        din20 => acc_V_16_1_fu_232,
        din21 => acc_V_16_1_fu_232,
        din22 => acc_V_16_1_fu_232,
        din23 => acc_V_16_1_fu_232,
        din24 => acc_V_16_1_fu_232,
        din25 => acc_V_16_1_fu_232,
        din26 => acc_V_16_1_fu_232,
        din27 => acc_V_16_1_fu_232,
        din28 => acc_V_16_1_fu_232,
        din29 => acc_V_16_1_fu_232,
        din30 => acc_V_16_1_fu_232,
        din31 => acc_V_16_1_fu_232,
        din32 => acc_V_16_1_fu_232,
        din33 => acc_V_16_1_fu_232,
        din34 => acc_V_16_1_fu_232,
        din35 => acc_V_16_1_fu_232,
        din36 => acc_V_16_1_fu_232,
        din37 => acc_V_16_1_fu_232,
        din38 => acc_V_16_1_fu_232,
        din39 => acc_V_16_1_fu_232,
        din40 => acc_V_16_1_fu_232,
        din41 => acc_V_16_1_fu_232,
        din42 => acc_V_16_1_fu_232,
        din43 => acc_V_16_1_fu_232,
        din44 => acc_V_16_1_fu_232,
        din45 => acc_V_16_1_fu_232,
        din46 => acc_V_16_1_fu_232,
        din47 => acc_V_16_1_fu_232,
        din48 => acc_V_16_1_fu_232,
        din49 => acc_V_16_1_fu_232,
        din50 => acc_V_16_1_fu_232,
        din51 => acc_V_16_1_fu_232,
        din52 => acc_V_16_1_fu_232,
        din53 => acc_V_16_1_fu_232,
        din54 => acc_V_16_1_fu_232,
        din55 => acc_V_16_1_fu_232,
        din56 => acc_V_16_1_fu_232,
        din57 => acc_V_16_1_fu_232,
        din58 => acc_V_16_1_fu_232,
        din59 => acc_V_16_1_fu_232,
        din60 => acc_V_16_1_fu_232,
        din61 => acc_V_16_1_fu_232,
        din62 => acc_V_16_1_fu_232,
        din63 => acc_V_16_1_fu_232,
        din64 => i_fu_164,
        dout => acc_V_16_2_fu_3157_p66);

    mux_646_30_1_1_U18 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_17_1_fu_236,
        din1 => acc_V_17_1_fu_236,
        din2 => acc_V_17_1_fu_236,
        din3 => acc_V_17_1_fu_236,
        din4 => acc_V_17_1_fu_236,
        din5 => acc_V_17_1_fu_236,
        din6 => acc_V_17_1_fu_236,
        din7 => acc_V_17_1_fu_236,
        din8 => acc_V_17_1_fu_236,
        din9 => acc_V_17_1_fu_236,
        din10 => acc_V_17_1_fu_236,
        din11 => acc_V_17_1_fu_236,
        din12 => acc_V_17_1_fu_236,
        din13 => acc_V_17_1_fu_236,
        din14 => acc_V_17_1_fu_236,
        din15 => acc_V_17_1_fu_236,
        din16 => acc_V_17_1_fu_236,
        din17 => ap_const_lv30_0,
        din18 => acc_V_17_1_fu_236,
        din19 => acc_V_17_1_fu_236,
        din20 => acc_V_17_1_fu_236,
        din21 => acc_V_17_1_fu_236,
        din22 => acc_V_17_1_fu_236,
        din23 => acc_V_17_1_fu_236,
        din24 => acc_V_17_1_fu_236,
        din25 => acc_V_17_1_fu_236,
        din26 => acc_V_17_1_fu_236,
        din27 => acc_V_17_1_fu_236,
        din28 => acc_V_17_1_fu_236,
        din29 => acc_V_17_1_fu_236,
        din30 => acc_V_17_1_fu_236,
        din31 => acc_V_17_1_fu_236,
        din32 => acc_V_17_1_fu_236,
        din33 => acc_V_17_1_fu_236,
        din34 => acc_V_17_1_fu_236,
        din35 => acc_V_17_1_fu_236,
        din36 => acc_V_17_1_fu_236,
        din37 => acc_V_17_1_fu_236,
        din38 => acc_V_17_1_fu_236,
        din39 => acc_V_17_1_fu_236,
        din40 => acc_V_17_1_fu_236,
        din41 => acc_V_17_1_fu_236,
        din42 => acc_V_17_1_fu_236,
        din43 => acc_V_17_1_fu_236,
        din44 => acc_V_17_1_fu_236,
        din45 => acc_V_17_1_fu_236,
        din46 => acc_V_17_1_fu_236,
        din47 => acc_V_17_1_fu_236,
        din48 => acc_V_17_1_fu_236,
        din49 => acc_V_17_1_fu_236,
        din50 => acc_V_17_1_fu_236,
        din51 => acc_V_17_1_fu_236,
        din52 => acc_V_17_1_fu_236,
        din53 => acc_V_17_1_fu_236,
        din54 => acc_V_17_1_fu_236,
        din55 => acc_V_17_1_fu_236,
        din56 => acc_V_17_1_fu_236,
        din57 => acc_V_17_1_fu_236,
        din58 => acc_V_17_1_fu_236,
        din59 => acc_V_17_1_fu_236,
        din60 => acc_V_17_1_fu_236,
        din61 => acc_V_17_1_fu_236,
        din62 => acc_V_17_1_fu_236,
        din63 => acc_V_17_1_fu_236,
        din64 => i_fu_164,
        dout => acc_V_17_2_fu_3291_p66);

    mux_646_30_1_1_U19 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_18_1_fu_240,
        din1 => acc_V_18_1_fu_240,
        din2 => acc_V_18_1_fu_240,
        din3 => acc_V_18_1_fu_240,
        din4 => acc_V_18_1_fu_240,
        din5 => acc_V_18_1_fu_240,
        din6 => acc_V_18_1_fu_240,
        din7 => acc_V_18_1_fu_240,
        din8 => acc_V_18_1_fu_240,
        din9 => acc_V_18_1_fu_240,
        din10 => acc_V_18_1_fu_240,
        din11 => acc_V_18_1_fu_240,
        din12 => acc_V_18_1_fu_240,
        din13 => acc_V_18_1_fu_240,
        din14 => acc_V_18_1_fu_240,
        din15 => acc_V_18_1_fu_240,
        din16 => acc_V_18_1_fu_240,
        din17 => acc_V_18_1_fu_240,
        din18 => ap_const_lv30_0,
        din19 => acc_V_18_1_fu_240,
        din20 => acc_V_18_1_fu_240,
        din21 => acc_V_18_1_fu_240,
        din22 => acc_V_18_1_fu_240,
        din23 => acc_V_18_1_fu_240,
        din24 => acc_V_18_1_fu_240,
        din25 => acc_V_18_1_fu_240,
        din26 => acc_V_18_1_fu_240,
        din27 => acc_V_18_1_fu_240,
        din28 => acc_V_18_1_fu_240,
        din29 => acc_V_18_1_fu_240,
        din30 => acc_V_18_1_fu_240,
        din31 => acc_V_18_1_fu_240,
        din32 => acc_V_18_1_fu_240,
        din33 => acc_V_18_1_fu_240,
        din34 => acc_V_18_1_fu_240,
        din35 => acc_V_18_1_fu_240,
        din36 => acc_V_18_1_fu_240,
        din37 => acc_V_18_1_fu_240,
        din38 => acc_V_18_1_fu_240,
        din39 => acc_V_18_1_fu_240,
        din40 => acc_V_18_1_fu_240,
        din41 => acc_V_18_1_fu_240,
        din42 => acc_V_18_1_fu_240,
        din43 => acc_V_18_1_fu_240,
        din44 => acc_V_18_1_fu_240,
        din45 => acc_V_18_1_fu_240,
        din46 => acc_V_18_1_fu_240,
        din47 => acc_V_18_1_fu_240,
        din48 => acc_V_18_1_fu_240,
        din49 => acc_V_18_1_fu_240,
        din50 => acc_V_18_1_fu_240,
        din51 => acc_V_18_1_fu_240,
        din52 => acc_V_18_1_fu_240,
        din53 => acc_V_18_1_fu_240,
        din54 => acc_V_18_1_fu_240,
        din55 => acc_V_18_1_fu_240,
        din56 => acc_V_18_1_fu_240,
        din57 => acc_V_18_1_fu_240,
        din58 => acc_V_18_1_fu_240,
        din59 => acc_V_18_1_fu_240,
        din60 => acc_V_18_1_fu_240,
        din61 => acc_V_18_1_fu_240,
        din62 => acc_V_18_1_fu_240,
        din63 => acc_V_18_1_fu_240,
        din64 => i_fu_164,
        dout => acc_V_18_2_fu_3425_p66);

    mux_646_30_1_1_U20 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_19_1_fu_244,
        din1 => acc_V_19_1_fu_244,
        din2 => acc_V_19_1_fu_244,
        din3 => acc_V_19_1_fu_244,
        din4 => acc_V_19_1_fu_244,
        din5 => acc_V_19_1_fu_244,
        din6 => acc_V_19_1_fu_244,
        din7 => acc_V_19_1_fu_244,
        din8 => acc_V_19_1_fu_244,
        din9 => acc_V_19_1_fu_244,
        din10 => acc_V_19_1_fu_244,
        din11 => acc_V_19_1_fu_244,
        din12 => acc_V_19_1_fu_244,
        din13 => acc_V_19_1_fu_244,
        din14 => acc_V_19_1_fu_244,
        din15 => acc_V_19_1_fu_244,
        din16 => acc_V_19_1_fu_244,
        din17 => acc_V_19_1_fu_244,
        din18 => acc_V_19_1_fu_244,
        din19 => ap_const_lv30_0,
        din20 => acc_V_19_1_fu_244,
        din21 => acc_V_19_1_fu_244,
        din22 => acc_V_19_1_fu_244,
        din23 => acc_V_19_1_fu_244,
        din24 => acc_V_19_1_fu_244,
        din25 => acc_V_19_1_fu_244,
        din26 => acc_V_19_1_fu_244,
        din27 => acc_V_19_1_fu_244,
        din28 => acc_V_19_1_fu_244,
        din29 => acc_V_19_1_fu_244,
        din30 => acc_V_19_1_fu_244,
        din31 => acc_V_19_1_fu_244,
        din32 => acc_V_19_1_fu_244,
        din33 => acc_V_19_1_fu_244,
        din34 => acc_V_19_1_fu_244,
        din35 => acc_V_19_1_fu_244,
        din36 => acc_V_19_1_fu_244,
        din37 => acc_V_19_1_fu_244,
        din38 => acc_V_19_1_fu_244,
        din39 => acc_V_19_1_fu_244,
        din40 => acc_V_19_1_fu_244,
        din41 => acc_V_19_1_fu_244,
        din42 => acc_V_19_1_fu_244,
        din43 => acc_V_19_1_fu_244,
        din44 => acc_V_19_1_fu_244,
        din45 => acc_V_19_1_fu_244,
        din46 => acc_V_19_1_fu_244,
        din47 => acc_V_19_1_fu_244,
        din48 => acc_V_19_1_fu_244,
        din49 => acc_V_19_1_fu_244,
        din50 => acc_V_19_1_fu_244,
        din51 => acc_V_19_1_fu_244,
        din52 => acc_V_19_1_fu_244,
        din53 => acc_V_19_1_fu_244,
        din54 => acc_V_19_1_fu_244,
        din55 => acc_V_19_1_fu_244,
        din56 => acc_V_19_1_fu_244,
        din57 => acc_V_19_1_fu_244,
        din58 => acc_V_19_1_fu_244,
        din59 => acc_V_19_1_fu_244,
        din60 => acc_V_19_1_fu_244,
        din61 => acc_V_19_1_fu_244,
        din62 => acc_V_19_1_fu_244,
        din63 => acc_V_19_1_fu_244,
        din64 => i_fu_164,
        dout => acc_V_19_2_fu_3559_p66);

    mux_646_30_1_1_U21 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_20_1_fu_248,
        din1 => acc_V_20_1_fu_248,
        din2 => acc_V_20_1_fu_248,
        din3 => acc_V_20_1_fu_248,
        din4 => acc_V_20_1_fu_248,
        din5 => acc_V_20_1_fu_248,
        din6 => acc_V_20_1_fu_248,
        din7 => acc_V_20_1_fu_248,
        din8 => acc_V_20_1_fu_248,
        din9 => acc_V_20_1_fu_248,
        din10 => acc_V_20_1_fu_248,
        din11 => acc_V_20_1_fu_248,
        din12 => acc_V_20_1_fu_248,
        din13 => acc_V_20_1_fu_248,
        din14 => acc_V_20_1_fu_248,
        din15 => acc_V_20_1_fu_248,
        din16 => acc_V_20_1_fu_248,
        din17 => acc_V_20_1_fu_248,
        din18 => acc_V_20_1_fu_248,
        din19 => acc_V_20_1_fu_248,
        din20 => ap_const_lv30_0,
        din21 => acc_V_20_1_fu_248,
        din22 => acc_V_20_1_fu_248,
        din23 => acc_V_20_1_fu_248,
        din24 => acc_V_20_1_fu_248,
        din25 => acc_V_20_1_fu_248,
        din26 => acc_V_20_1_fu_248,
        din27 => acc_V_20_1_fu_248,
        din28 => acc_V_20_1_fu_248,
        din29 => acc_V_20_1_fu_248,
        din30 => acc_V_20_1_fu_248,
        din31 => acc_V_20_1_fu_248,
        din32 => acc_V_20_1_fu_248,
        din33 => acc_V_20_1_fu_248,
        din34 => acc_V_20_1_fu_248,
        din35 => acc_V_20_1_fu_248,
        din36 => acc_V_20_1_fu_248,
        din37 => acc_V_20_1_fu_248,
        din38 => acc_V_20_1_fu_248,
        din39 => acc_V_20_1_fu_248,
        din40 => acc_V_20_1_fu_248,
        din41 => acc_V_20_1_fu_248,
        din42 => acc_V_20_1_fu_248,
        din43 => acc_V_20_1_fu_248,
        din44 => acc_V_20_1_fu_248,
        din45 => acc_V_20_1_fu_248,
        din46 => acc_V_20_1_fu_248,
        din47 => acc_V_20_1_fu_248,
        din48 => acc_V_20_1_fu_248,
        din49 => acc_V_20_1_fu_248,
        din50 => acc_V_20_1_fu_248,
        din51 => acc_V_20_1_fu_248,
        din52 => acc_V_20_1_fu_248,
        din53 => acc_V_20_1_fu_248,
        din54 => acc_V_20_1_fu_248,
        din55 => acc_V_20_1_fu_248,
        din56 => acc_V_20_1_fu_248,
        din57 => acc_V_20_1_fu_248,
        din58 => acc_V_20_1_fu_248,
        din59 => acc_V_20_1_fu_248,
        din60 => acc_V_20_1_fu_248,
        din61 => acc_V_20_1_fu_248,
        din62 => acc_V_20_1_fu_248,
        din63 => acc_V_20_1_fu_248,
        din64 => i_fu_164,
        dout => acc_V_20_2_fu_3693_p66);

    mux_646_30_1_1_U22 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_21_1_fu_252,
        din1 => acc_V_21_1_fu_252,
        din2 => acc_V_21_1_fu_252,
        din3 => acc_V_21_1_fu_252,
        din4 => acc_V_21_1_fu_252,
        din5 => acc_V_21_1_fu_252,
        din6 => acc_V_21_1_fu_252,
        din7 => acc_V_21_1_fu_252,
        din8 => acc_V_21_1_fu_252,
        din9 => acc_V_21_1_fu_252,
        din10 => acc_V_21_1_fu_252,
        din11 => acc_V_21_1_fu_252,
        din12 => acc_V_21_1_fu_252,
        din13 => acc_V_21_1_fu_252,
        din14 => acc_V_21_1_fu_252,
        din15 => acc_V_21_1_fu_252,
        din16 => acc_V_21_1_fu_252,
        din17 => acc_V_21_1_fu_252,
        din18 => acc_V_21_1_fu_252,
        din19 => acc_V_21_1_fu_252,
        din20 => acc_V_21_1_fu_252,
        din21 => ap_const_lv30_0,
        din22 => acc_V_21_1_fu_252,
        din23 => acc_V_21_1_fu_252,
        din24 => acc_V_21_1_fu_252,
        din25 => acc_V_21_1_fu_252,
        din26 => acc_V_21_1_fu_252,
        din27 => acc_V_21_1_fu_252,
        din28 => acc_V_21_1_fu_252,
        din29 => acc_V_21_1_fu_252,
        din30 => acc_V_21_1_fu_252,
        din31 => acc_V_21_1_fu_252,
        din32 => acc_V_21_1_fu_252,
        din33 => acc_V_21_1_fu_252,
        din34 => acc_V_21_1_fu_252,
        din35 => acc_V_21_1_fu_252,
        din36 => acc_V_21_1_fu_252,
        din37 => acc_V_21_1_fu_252,
        din38 => acc_V_21_1_fu_252,
        din39 => acc_V_21_1_fu_252,
        din40 => acc_V_21_1_fu_252,
        din41 => acc_V_21_1_fu_252,
        din42 => acc_V_21_1_fu_252,
        din43 => acc_V_21_1_fu_252,
        din44 => acc_V_21_1_fu_252,
        din45 => acc_V_21_1_fu_252,
        din46 => acc_V_21_1_fu_252,
        din47 => acc_V_21_1_fu_252,
        din48 => acc_V_21_1_fu_252,
        din49 => acc_V_21_1_fu_252,
        din50 => acc_V_21_1_fu_252,
        din51 => acc_V_21_1_fu_252,
        din52 => acc_V_21_1_fu_252,
        din53 => acc_V_21_1_fu_252,
        din54 => acc_V_21_1_fu_252,
        din55 => acc_V_21_1_fu_252,
        din56 => acc_V_21_1_fu_252,
        din57 => acc_V_21_1_fu_252,
        din58 => acc_V_21_1_fu_252,
        din59 => acc_V_21_1_fu_252,
        din60 => acc_V_21_1_fu_252,
        din61 => acc_V_21_1_fu_252,
        din62 => acc_V_21_1_fu_252,
        din63 => acc_V_21_1_fu_252,
        din64 => i_fu_164,
        dout => acc_V_21_2_fu_3827_p66);

    mux_646_30_1_1_U23 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_22_1_fu_256,
        din1 => acc_V_22_1_fu_256,
        din2 => acc_V_22_1_fu_256,
        din3 => acc_V_22_1_fu_256,
        din4 => acc_V_22_1_fu_256,
        din5 => acc_V_22_1_fu_256,
        din6 => acc_V_22_1_fu_256,
        din7 => acc_V_22_1_fu_256,
        din8 => acc_V_22_1_fu_256,
        din9 => acc_V_22_1_fu_256,
        din10 => acc_V_22_1_fu_256,
        din11 => acc_V_22_1_fu_256,
        din12 => acc_V_22_1_fu_256,
        din13 => acc_V_22_1_fu_256,
        din14 => acc_V_22_1_fu_256,
        din15 => acc_V_22_1_fu_256,
        din16 => acc_V_22_1_fu_256,
        din17 => acc_V_22_1_fu_256,
        din18 => acc_V_22_1_fu_256,
        din19 => acc_V_22_1_fu_256,
        din20 => acc_V_22_1_fu_256,
        din21 => acc_V_22_1_fu_256,
        din22 => ap_const_lv30_0,
        din23 => acc_V_22_1_fu_256,
        din24 => acc_V_22_1_fu_256,
        din25 => acc_V_22_1_fu_256,
        din26 => acc_V_22_1_fu_256,
        din27 => acc_V_22_1_fu_256,
        din28 => acc_V_22_1_fu_256,
        din29 => acc_V_22_1_fu_256,
        din30 => acc_V_22_1_fu_256,
        din31 => acc_V_22_1_fu_256,
        din32 => acc_V_22_1_fu_256,
        din33 => acc_V_22_1_fu_256,
        din34 => acc_V_22_1_fu_256,
        din35 => acc_V_22_1_fu_256,
        din36 => acc_V_22_1_fu_256,
        din37 => acc_V_22_1_fu_256,
        din38 => acc_V_22_1_fu_256,
        din39 => acc_V_22_1_fu_256,
        din40 => acc_V_22_1_fu_256,
        din41 => acc_V_22_1_fu_256,
        din42 => acc_V_22_1_fu_256,
        din43 => acc_V_22_1_fu_256,
        din44 => acc_V_22_1_fu_256,
        din45 => acc_V_22_1_fu_256,
        din46 => acc_V_22_1_fu_256,
        din47 => acc_V_22_1_fu_256,
        din48 => acc_V_22_1_fu_256,
        din49 => acc_V_22_1_fu_256,
        din50 => acc_V_22_1_fu_256,
        din51 => acc_V_22_1_fu_256,
        din52 => acc_V_22_1_fu_256,
        din53 => acc_V_22_1_fu_256,
        din54 => acc_V_22_1_fu_256,
        din55 => acc_V_22_1_fu_256,
        din56 => acc_V_22_1_fu_256,
        din57 => acc_V_22_1_fu_256,
        din58 => acc_V_22_1_fu_256,
        din59 => acc_V_22_1_fu_256,
        din60 => acc_V_22_1_fu_256,
        din61 => acc_V_22_1_fu_256,
        din62 => acc_V_22_1_fu_256,
        din63 => acc_V_22_1_fu_256,
        din64 => i_fu_164,
        dout => acc_V_22_2_fu_3961_p66);

    mux_646_30_1_1_U24 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_23_1_fu_260,
        din1 => acc_V_23_1_fu_260,
        din2 => acc_V_23_1_fu_260,
        din3 => acc_V_23_1_fu_260,
        din4 => acc_V_23_1_fu_260,
        din5 => acc_V_23_1_fu_260,
        din6 => acc_V_23_1_fu_260,
        din7 => acc_V_23_1_fu_260,
        din8 => acc_V_23_1_fu_260,
        din9 => acc_V_23_1_fu_260,
        din10 => acc_V_23_1_fu_260,
        din11 => acc_V_23_1_fu_260,
        din12 => acc_V_23_1_fu_260,
        din13 => acc_V_23_1_fu_260,
        din14 => acc_V_23_1_fu_260,
        din15 => acc_V_23_1_fu_260,
        din16 => acc_V_23_1_fu_260,
        din17 => acc_V_23_1_fu_260,
        din18 => acc_V_23_1_fu_260,
        din19 => acc_V_23_1_fu_260,
        din20 => acc_V_23_1_fu_260,
        din21 => acc_V_23_1_fu_260,
        din22 => acc_V_23_1_fu_260,
        din23 => ap_const_lv30_0,
        din24 => acc_V_23_1_fu_260,
        din25 => acc_V_23_1_fu_260,
        din26 => acc_V_23_1_fu_260,
        din27 => acc_V_23_1_fu_260,
        din28 => acc_V_23_1_fu_260,
        din29 => acc_V_23_1_fu_260,
        din30 => acc_V_23_1_fu_260,
        din31 => acc_V_23_1_fu_260,
        din32 => acc_V_23_1_fu_260,
        din33 => acc_V_23_1_fu_260,
        din34 => acc_V_23_1_fu_260,
        din35 => acc_V_23_1_fu_260,
        din36 => acc_V_23_1_fu_260,
        din37 => acc_V_23_1_fu_260,
        din38 => acc_V_23_1_fu_260,
        din39 => acc_V_23_1_fu_260,
        din40 => acc_V_23_1_fu_260,
        din41 => acc_V_23_1_fu_260,
        din42 => acc_V_23_1_fu_260,
        din43 => acc_V_23_1_fu_260,
        din44 => acc_V_23_1_fu_260,
        din45 => acc_V_23_1_fu_260,
        din46 => acc_V_23_1_fu_260,
        din47 => acc_V_23_1_fu_260,
        din48 => acc_V_23_1_fu_260,
        din49 => acc_V_23_1_fu_260,
        din50 => acc_V_23_1_fu_260,
        din51 => acc_V_23_1_fu_260,
        din52 => acc_V_23_1_fu_260,
        din53 => acc_V_23_1_fu_260,
        din54 => acc_V_23_1_fu_260,
        din55 => acc_V_23_1_fu_260,
        din56 => acc_V_23_1_fu_260,
        din57 => acc_V_23_1_fu_260,
        din58 => acc_V_23_1_fu_260,
        din59 => acc_V_23_1_fu_260,
        din60 => acc_V_23_1_fu_260,
        din61 => acc_V_23_1_fu_260,
        din62 => acc_V_23_1_fu_260,
        din63 => acc_V_23_1_fu_260,
        din64 => i_fu_164,
        dout => acc_V_23_2_fu_4095_p66);

    mux_646_30_1_1_U25 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_24_1_fu_264,
        din1 => acc_V_24_1_fu_264,
        din2 => acc_V_24_1_fu_264,
        din3 => acc_V_24_1_fu_264,
        din4 => acc_V_24_1_fu_264,
        din5 => acc_V_24_1_fu_264,
        din6 => acc_V_24_1_fu_264,
        din7 => acc_V_24_1_fu_264,
        din8 => acc_V_24_1_fu_264,
        din9 => acc_V_24_1_fu_264,
        din10 => acc_V_24_1_fu_264,
        din11 => acc_V_24_1_fu_264,
        din12 => acc_V_24_1_fu_264,
        din13 => acc_V_24_1_fu_264,
        din14 => acc_V_24_1_fu_264,
        din15 => acc_V_24_1_fu_264,
        din16 => acc_V_24_1_fu_264,
        din17 => acc_V_24_1_fu_264,
        din18 => acc_V_24_1_fu_264,
        din19 => acc_V_24_1_fu_264,
        din20 => acc_V_24_1_fu_264,
        din21 => acc_V_24_1_fu_264,
        din22 => acc_V_24_1_fu_264,
        din23 => acc_V_24_1_fu_264,
        din24 => ap_const_lv30_0,
        din25 => acc_V_24_1_fu_264,
        din26 => acc_V_24_1_fu_264,
        din27 => acc_V_24_1_fu_264,
        din28 => acc_V_24_1_fu_264,
        din29 => acc_V_24_1_fu_264,
        din30 => acc_V_24_1_fu_264,
        din31 => acc_V_24_1_fu_264,
        din32 => acc_V_24_1_fu_264,
        din33 => acc_V_24_1_fu_264,
        din34 => acc_V_24_1_fu_264,
        din35 => acc_V_24_1_fu_264,
        din36 => acc_V_24_1_fu_264,
        din37 => acc_V_24_1_fu_264,
        din38 => acc_V_24_1_fu_264,
        din39 => acc_V_24_1_fu_264,
        din40 => acc_V_24_1_fu_264,
        din41 => acc_V_24_1_fu_264,
        din42 => acc_V_24_1_fu_264,
        din43 => acc_V_24_1_fu_264,
        din44 => acc_V_24_1_fu_264,
        din45 => acc_V_24_1_fu_264,
        din46 => acc_V_24_1_fu_264,
        din47 => acc_V_24_1_fu_264,
        din48 => acc_V_24_1_fu_264,
        din49 => acc_V_24_1_fu_264,
        din50 => acc_V_24_1_fu_264,
        din51 => acc_V_24_1_fu_264,
        din52 => acc_V_24_1_fu_264,
        din53 => acc_V_24_1_fu_264,
        din54 => acc_V_24_1_fu_264,
        din55 => acc_V_24_1_fu_264,
        din56 => acc_V_24_1_fu_264,
        din57 => acc_V_24_1_fu_264,
        din58 => acc_V_24_1_fu_264,
        din59 => acc_V_24_1_fu_264,
        din60 => acc_V_24_1_fu_264,
        din61 => acc_V_24_1_fu_264,
        din62 => acc_V_24_1_fu_264,
        din63 => acc_V_24_1_fu_264,
        din64 => i_fu_164,
        dout => acc_V_24_2_fu_4229_p66);

    mux_646_30_1_1_U26 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_25_1_fu_268,
        din1 => acc_V_25_1_fu_268,
        din2 => acc_V_25_1_fu_268,
        din3 => acc_V_25_1_fu_268,
        din4 => acc_V_25_1_fu_268,
        din5 => acc_V_25_1_fu_268,
        din6 => acc_V_25_1_fu_268,
        din7 => acc_V_25_1_fu_268,
        din8 => acc_V_25_1_fu_268,
        din9 => acc_V_25_1_fu_268,
        din10 => acc_V_25_1_fu_268,
        din11 => acc_V_25_1_fu_268,
        din12 => acc_V_25_1_fu_268,
        din13 => acc_V_25_1_fu_268,
        din14 => acc_V_25_1_fu_268,
        din15 => acc_V_25_1_fu_268,
        din16 => acc_V_25_1_fu_268,
        din17 => acc_V_25_1_fu_268,
        din18 => acc_V_25_1_fu_268,
        din19 => acc_V_25_1_fu_268,
        din20 => acc_V_25_1_fu_268,
        din21 => acc_V_25_1_fu_268,
        din22 => acc_V_25_1_fu_268,
        din23 => acc_V_25_1_fu_268,
        din24 => acc_V_25_1_fu_268,
        din25 => ap_const_lv30_0,
        din26 => acc_V_25_1_fu_268,
        din27 => acc_V_25_1_fu_268,
        din28 => acc_V_25_1_fu_268,
        din29 => acc_V_25_1_fu_268,
        din30 => acc_V_25_1_fu_268,
        din31 => acc_V_25_1_fu_268,
        din32 => acc_V_25_1_fu_268,
        din33 => acc_V_25_1_fu_268,
        din34 => acc_V_25_1_fu_268,
        din35 => acc_V_25_1_fu_268,
        din36 => acc_V_25_1_fu_268,
        din37 => acc_V_25_1_fu_268,
        din38 => acc_V_25_1_fu_268,
        din39 => acc_V_25_1_fu_268,
        din40 => acc_V_25_1_fu_268,
        din41 => acc_V_25_1_fu_268,
        din42 => acc_V_25_1_fu_268,
        din43 => acc_V_25_1_fu_268,
        din44 => acc_V_25_1_fu_268,
        din45 => acc_V_25_1_fu_268,
        din46 => acc_V_25_1_fu_268,
        din47 => acc_V_25_1_fu_268,
        din48 => acc_V_25_1_fu_268,
        din49 => acc_V_25_1_fu_268,
        din50 => acc_V_25_1_fu_268,
        din51 => acc_V_25_1_fu_268,
        din52 => acc_V_25_1_fu_268,
        din53 => acc_V_25_1_fu_268,
        din54 => acc_V_25_1_fu_268,
        din55 => acc_V_25_1_fu_268,
        din56 => acc_V_25_1_fu_268,
        din57 => acc_V_25_1_fu_268,
        din58 => acc_V_25_1_fu_268,
        din59 => acc_V_25_1_fu_268,
        din60 => acc_V_25_1_fu_268,
        din61 => acc_V_25_1_fu_268,
        din62 => acc_V_25_1_fu_268,
        din63 => acc_V_25_1_fu_268,
        din64 => i_fu_164,
        dout => acc_V_25_2_fu_4363_p66);

    mux_646_30_1_1_U27 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_26_1_fu_272,
        din1 => acc_V_26_1_fu_272,
        din2 => acc_V_26_1_fu_272,
        din3 => acc_V_26_1_fu_272,
        din4 => acc_V_26_1_fu_272,
        din5 => acc_V_26_1_fu_272,
        din6 => acc_V_26_1_fu_272,
        din7 => acc_V_26_1_fu_272,
        din8 => acc_V_26_1_fu_272,
        din9 => acc_V_26_1_fu_272,
        din10 => acc_V_26_1_fu_272,
        din11 => acc_V_26_1_fu_272,
        din12 => acc_V_26_1_fu_272,
        din13 => acc_V_26_1_fu_272,
        din14 => acc_V_26_1_fu_272,
        din15 => acc_V_26_1_fu_272,
        din16 => acc_V_26_1_fu_272,
        din17 => acc_V_26_1_fu_272,
        din18 => acc_V_26_1_fu_272,
        din19 => acc_V_26_1_fu_272,
        din20 => acc_V_26_1_fu_272,
        din21 => acc_V_26_1_fu_272,
        din22 => acc_V_26_1_fu_272,
        din23 => acc_V_26_1_fu_272,
        din24 => acc_V_26_1_fu_272,
        din25 => acc_V_26_1_fu_272,
        din26 => ap_const_lv30_0,
        din27 => acc_V_26_1_fu_272,
        din28 => acc_V_26_1_fu_272,
        din29 => acc_V_26_1_fu_272,
        din30 => acc_V_26_1_fu_272,
        din31 => acc_V_26_1_fu_272,
        din32 => acc_V_26_1_fu_272,
        din33 => acc_V_26_1_fu_272,
        din34 => acc_V_26_1_fu_272,
        din35 => acc_V_26_1_fu_272,
        din36 => acc_V_26_1_fu_272,
        din37 => acc_V_26_1_fu_272,
        din38 => acc_V_26_1_fu_272,
        din39 => acc_V_26_1_fu_272,
        din40 => acc_V_26_1_fu_272,
        din41 => acc_V_26_1_fu_272,
        din42 => acc_V_26_1_fu_272,
        din43 => acc_V_26_1_fu_272,
        din44 => acc_V_26_1_fu_272,
        din45 => acc_V_26_1_fu_272,
        din46 => acc_V_26_1_fu_272,
        din47 => acc_V_26_1_fu_272,
        din48 => acc_V_26_1_fu_272,
        din49 => acc_V_26_1_fu_272,
        din50 => acc_V_26_1_fu_272,
        din51 => acc_V_26_1_fu_272,
        din52 => acc_V_26_1_fu_272,
        din53 => acc_V_26_1_fu_272,
        din54 => acc_V_26_1_fu_272,
        din55 => acc_V_26_1_fu_272,
        din56 => acc_V_26_1_fu_272,
        din57 => acc_V_26_1_fu_272,
        din58 => acc_V_26_1_fu_272,
        din59 => acc_V_26_1_fu_272,
        din60 => acc_V_26_1_fu_272,
        din61 => acc_V_26_1_fu_272,
        din62 => acc_V_26_1_fu_272,
        din63 => acc_V_26_1_fu_272,
        din64 => i_fu_164,
        dout => acc_V_26_2_fu_4497_p66);

    mux_646_30_1_1_U28 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_27_1_fu_276,
        din1 => acc_V_27_1_fu_276,
        din2 => acc_V_27_1_fu_276,
        din3 => acc_V_27_1_fu_276,
        din4 => acc_V_27_1_fu_276,
        din5 => acc_V_27_1_fu_276,
        din6 => acc_V_27_1_fu_276,
        din7 => acc_V_27_1_fu_276,
        din8 => acc_V_27_1_fu_276,
        din9 => acc_V_27_1_fu_276,
        din10 => acc_V_27_1_fu_276,
        din11 => acc_V_27_1_fu_276,
        din12 => acc_V_27_1_fu_276,
        din13 => acc_V_27_1_fu_276,
        din14 => acc_V_27_1_fu_276,
        din15 => acc_V_27_1_fu_276,
        din16 => acc_V_27_1_fu_276,
        din17 => acc_V_27_1_fu_276,
        din18 => acc_V_27_1_fu_276,
        din19 => acc_V_27_1_fu_276,
        din20 => acc_V_27_1_fu_276,
        din21 => acc_V_27_1_fu_276,
        din22 => acc_V_27_1_fu_276,
        din23 => acc_V_27_1_fu_276,
        din24 => acc_V_27_1_fu_276,
        din25 => acc_V_27_1_fu_276,
        din26 => acc_V_27_1_fu_276,
        din27 => ap_const_lv30_0,
        din28 => acc_V_27_1_fu_276,
        din29 => acc_V_27_1_fu_276,
        din30 => acc_V_27_1_fu_276,
        din31 => acc_V_27_1_fu_276,
        din32 => acc_V_27_1_fu_276,
        din33 => acc_V_27_1_fu_276,
        din34 => acc_V_27_1_fu_276,
        din35 => acc_V_27_1_fu_276,
        din36 => acc_V_27_1_fu_276,
        din37 => acc_V_27_1_fu_276,
        din38 => acc_V_27_1_fu_276,
        din39 => acc_V_27_1_fu_276,
        din40 => acc_V_27_1_fu_276,
        din41 => acc_V_27_1_fu_276,
        din42 => acc_V_27_1_fu_276,
        din43 => acc_V_27_1_fu_276,
        din44 => acc_V_27_1_fu_276,
        din45 => acc_V_27_1_fu_276,
        din46 => acc_V_27_1_fu_276,
        din47 => acc_V_27_1_fu_276,
        din48 => acc_V_27_1_fu_276,
        din49 => acc_V_27_1_fu_276,
        din50 => acc_V_27_1_fu_276,
        din51 => acc_V_27_1_fu_276,
        din52 => acc_V_27_1_fu_276,
        din53 => acc_V_27_1_fu_276,
        din54 => acc_V_27_1_fu_276,
        din55 => acc_V_27_1_fu_276,
        din56 => acc_V_27_1_fu_276,
        din57 => acc_V_27_1_fu_276,
        din58 => acc_V_27_1_fu_276,
        din59 => acc_V_27_1_fu_276,
        din60 => acc_V_27_1_fu_276,
        din61 => acc_V_27_1_fu_276,
        din62 => acc_V_27_1_fu_276,
        din63 => acc_V_27_1_fu_276,
        din64 => i_fu_164,
        dout => acc_V_27_2_fu_4631_p66);

    mux_646_30_1_1_U29 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_28_1_fu_280,
        din1 => acc_V_28_1_fu_280,
        din2 => acc_V_28_1_fu_280,
        din3 => acc_V_28_1_fu_280,
        din4 => acc_V_28_1_fu_280,
        din5 => acc_V_28_1_fu_280,
        din6 => acc_V_28_1_fu_280,
        din7 => acc_V_28_1_fu_280,
        din8 => acc_V_28_1_fu_280,
        din9 => acc_V_28_1_fu_280,
        din10 => acc_V_28_1_fu_280,
        din11 => acc_V_28_1_fu_280,
        din12 => acc_V_28_1_fu_280,
        din13 => acc_V_28_1_fu_280,
        din14 => acc_V_28_1_fu_280,
        din15 => acc_V_28_1_fu_280,
        din16 => acc_V_28_1_fu_280,
        din17 => acc_V_28_1_fu_280,
        din18 => acc_V_28_1_fu_280,
        din19 => acc_V_28_1_fu_280,
        din20 => acc_V_28_1_fu_280,
        din21 => acc_V_28_1_fu_280,
        din22 => acc_V_28_1_fu_280,
        din23 => acc_V_28_1_fu_280,
        din24 => acc_V_28_1_fu_280,
        din25 => acc_V_28_1_fu_280,
        din26 => acc_V_28_1_fu_280,
        din27 => acc_V_28_1_fu_280,
        din28 => ap_const_lv30_0,
        din29 => acc_V_28_1_fu_280,
        din30 => acc_V_28_1_fu_280,
        din31 => acc_V_28_1_fu_280,
        din32 => acc_V_28_1_fu_280,
        din33 => acc_V_28_1_fu_280,
        din34 => acc_V_28_1_fu_280,
        din35 => acc_V_28_1_fu_280,
        din36 => acc_V_28_1_fu_280,
        din37 => acc_V_28_1_fu_280,
        din38 => acc_V_28_1_fu_280,
        din39 => acc_V_28_1_fu_280,
        din40 => acc_V_28_1_fu_280,
        din41 => acc_V_28_1_fu_280,
        din42 => acc_V_28_1_fu_280,
        din43 => acc_V_28_1_fu_280,
        din44 => acc_V_28_1_fu_280,
        din45 => acc_V_28_1_fu_280,
        din46 => acc_V_28_1_fu_280,
        din47 => acc_V_28_1_fu_280,
        din48 => acc_V_28_1_fu_280,
        din49 => acc_V_28_1_fu_280,
        din50 => acc_V_28_1_fu_280,
        din51 => acc_V_28_1_fu_280,
        din52 => acc_V_28_1_fu_280,
        din53 => acc_V_28_1_fu_280,
        din54 => acc_V_28_1_fu_280,
        din55 => acc_V_28_1_fu_280,
        din56 => acc_V_28_1_fu_280,
        din57 => acc_V_28_1_fu_280,
        din58 => acc_V_28_1_fu_280,
        din59 => acc_V_28_1_fu_280,
        din60 => acc_V_28_1_fu_280,
        din61 => acc_V_28_1_fu_280,
        din62 => acc_V_28_1_fu_280,
        din63 => acc_V_28_1_fu_280,
        din64 => i_fu_164,
        dout => acc_V_28_2_fu_4765_p66);

    mux_646_30_1_1_U30 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_29_1_fu_284,
        din1 => acc_V_29_1_fu_284,
        din2 => acc_V_29_1_fu_284,
        din3 => acc_V_29_1_fu_284,
        din4 => acc_V_29_1_fu_284,
        din5 => acc_V_29_1_fu_284,
        din6 => acc_V_29_1_fu_284,
        din7 => acc_V_29_1_fu_284,
        din8 => acc_V_29_1_fu_284,
        din9 => acc_V_29_1_fu_284,
        din10 => acc_V_29_1_fu_284,
        din11 => acc_V_29_1_fu_284,
        din12 => acc_V_29_1_fu_284,
        din13 => acc_V_29_1_fu_284,
        din14 => acc_V_29_1_fu_284,
        din15 => acc_V_29_1_fu_284,
        din16 => acc_V_29_1_fu_284,
        din17 => acc_V_29_1_fu_284,
        din18 => acc_V_29_1_fu_284,
        din19 => acc_V_29_1_fu_284,
        din20 => acc_V_29_1_fu_284,
        din21 => acc_V_29_1_fu_284,
        din22 => acc_V_29_1_fu_284,
        din23 => acc_V_29_1_fu_284,
        din24 => acc_V_29_1_fu_284,
        din25 => acc_V_29_1_fu_284,
        din26 => acc_V_29_1_fu_284,
        din27 => acc_V_29_1_fu_284,
        din28 => acc_V_29_1_fu_284,
        din29 => ap_const_lv30_0,
        din30 => acc_V_29_1_fu_284,
        din31 => acc_V_29_1_fu_284,
        din32 => acc_V_29_1_fu_284,
        din33 => acc_V_29_1_fu_284,
        din34 => acc_V_29_1_fu_284,
        din35 => acc_V_29_1_fu_284,
        din36 => acc_V_29_1_fu_284,
        din37 => acc_V_29_1_fu_284,
        din38 => acc_V_29_1_fu_284,
        din39 => acc_V_29_1_fu_284,
        din40 => acc_V_29_1_fu_284,
        din41 => acc_V_29_1_fu_284,
        din42 => acc_V_29_1_fu_284,
        din43 => acc_V_29_1_fu_284,
        din44 => acc_V_29_1_fu_284,
        din45 => acc_V_29_1_fu_284,
        din46 => acc_V_29_1_fu_284,
        din47 => acc_V_29_1_fu_284,
        din48 => acc_V_29_1_fu_284,
        din49 => acc_V_29_1_fu_284,
        din50 => acc_V_29_1_fu_284,
        din51 => acc_V_29_1_fu_284,
        din52 => acc_V_29_1_fu_284,
        din53 => acc_V_29_1_fu_284,
        din54 => acc_V_29_1_fu_284,
        din55 => acc_V_29_1_fu_284,
        din56 => acc_V_29_1_fu_284,
        din57 => acc_V_29_1_fu_284,
        din58 => acc_V_29_1_fu_284,
        din59 => acc_V_29_1_fu_284,
        din60 => acc_V_29_1_fu_284,
        din61 => acc_V_29_1_fu_284,
        din62 => acc_V_29_1_fu_284,
        din63 => acc_V_29_1_fu_284,
        din64 => i_fu_164,
        dout => acc_V_29_2_fu_4899_p66);

    mux_646_30_1_1_U31 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_30_1_fu_288,
        din1 => acc_V_30_1_fu_288,
        din2 => acc_V_30_1_fu_288,
        din3 => acc_V_30_1_fu_288,
        din4 => acc_V_30_1_fu_288,
        din5 => acc_V_30_1_fu_288,
        din6 => acc_V_30_1_fu_288,
        din7 => acc_V_30_1_fu_288,
        din8 => acc_V_30_1_fu_288,
        din9 => acc_V_30_1_fu_288,
        din10 => acc_V_30_1_fu_288,
        din11 => acc_V_30_1_fu_288,
        din12 => acc_V_30_1_fu_288,
        din13 => acc_V_30_1_fu_288,
        din14 => acc_V_30_1_fu_288,
        din15 => acc_V_30_1_fu_288,
        din16 => acc_V_30_1_fu_288,
        din17 => acc_V_30_1_fu_288,
        din18 => acc_V_30_1_fu_288,
        din19 => acc_V_30_1_fu_288,
        din20 => acc_V_30_1_fu_288,
        din21 => acc_V_30_1_fu_288,
        din22 => acc_V_30_1_fu_288,
        din23 => acc_V_30_1_fu_288,
        din24 => acc_V_30_1_fu_288,
        din25 => acc_V_30_1_fu_288,
        din26 => acc_V_30_1_fu_288,
        din27 => acc_V_30_1_fu_288,
        din28 => acc_V_30_1_fu_288,
        din29 => acc_V_30_1_fu_288,
        din30 => ap_const_lv30_0,
        din31 => acc_V_30_1_fu_288,
        din32 => acc_V_30_1_fu_288,
        din33 => acc_V_30_1_fu_288,
        din34 => acc_V_30_1_fu_288,
        din35 => acc_V_30_1_fu_288,
        din36 => acc_V_30_1_fu_288,
        din37 => acc_V_30_1_fu_288,
        din38 => acc_V_30_1_fu_288,
        din39 => acc_V_30_1_fu_288,
        din40 => acc_V_30_1_fu_288,
        din41 => acc_V_30_1_fu_288,
        din42 => acc_V_30_1_fu_288,
        din43 => acc_V_30_1_fu_288,
        din44 => acc_V_30_1_fu_288,
        din45 => acc_V_30_1_fu_288,
        din46 => acc_V_30_1_fu_288,
        din47 => acc_V_30_1_fu_288,
        din48 => acc_V_30_1_fu_288,
        din49 => acc_V_30_1_fu_288,
        din50 => acc_V_30_1_fu_288,
        din51 => acc_V_30_1_fu_288,
        din52 => acc_V_30_1_fu_288,
        din53 => acc_V_30_1_fu_288,
        din54 => acc_V_30_1_fu_288,
        din55 => acc_V_30_1_fu_288,
        din56 => acc_V_30_1_fu_288,
        din57 => acc_V_30_1_fu_288,
        din58 => acc_V_30_1_fu_288,
        din59 => acc_V_30_1_fu_288,
        din60 => acc_V_30_1_fu_288,
        din61 => acc_V_30_1_fu_288,
        din62 => acc_V_30_1_fu_288,
        din63 => acc_V_30_1_fu_288,
        din64 => i_fu_164,
        dout => acc_V_30_2_fu_5033_p66);

    mux_646_30_1_1_U32 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_31_1_fu_292,
        din1 => acc_V_31_1_fu_292,
        din2 => acc_V_31_1_fu_292,
        din3 => acc_V_31_1_fu_292,
        din4 => acc_V_31_1_fu_292,
        din5 => acc_V_31_1_fu_292,
        din6 => acc_V_31_1_fu_292,
        din7 => acc_V_31_1_fu_292,
        din8 => acc_V_31_1_fu_292,
        din9 => acc_V_31_1_fu_292,
        din10 => acc_V_31_1_fu_292,
        din11 => acc_V_31_1_fu_292,
        din12 => acc_V_31_1_fu_292,
        din13 => acc_V_31_1_fu_292,
        din14 => acc_V_31_1_fu_292,
        din15 => acc_V_31_1_fu_292,
        din16 => acc_V_31_1_fu_292,
        din17 => acc_V_31_1_fu_292,
        din18 => acc_V_31_1_fu_292,
        din19 => acc_V_31_1_fu_292,
        din20 => acc_V_31_1_fu_292,
        din21 => acc_V_31_1_fu_292,
        din22 => acc_V_31_1_fu_292,
        din23 => acc_V_31_1_fu_292,
        din24 => acc_V_31_1_fu_292,
        din25 => acc_V_31_1_fu_292,
        din26 => acc_V_31_1_fu_292,
        din27 => acc_V_31_1_fu_292,
        din28 => acc_V_31_1_fu_292,
        din29 => acc_V_31_1_fu_292,
        din30 => acc_V_31_1_fu_292,
        din31 => ap_const_lv30_0,
        din32 => acc_V_31_1_fu_292,
        din33 => acc_V_31_1_fu_292,
        din34 => acc_V_31_1_fu_292,
        din35 => acc_V_31_1_fu_292,
        din36 => acc_V_31_1_fu_292,
        din37 => acc_V_31_1_fu_292,
        din38 => acc_V_31_1_fu_292,
        din39 => acc_V_31_1_fu_292,
        din40 => acc_V_31_1_fu_292,
        din41 => acc_V_31_1_fu_292,
        din42 => acc_V_31_1_fu_292,
        din43 => acc_V_31_1_fu_292,
        din44 => acc_V_31_1_fu_292,
        din45 => acc_V_31_1_fu_292,
        din46 => acc_V_31_1_fu_292,
        din47 => acc_V_31_1_fu_292,
        din48 => acc_V_31_1_fu_292,
        din49 => acc_V_31_1_fu_292,
        din50 => acc_V_31_1_fu_292,
        din51 => acc_V_31_1_fu_292,
        din52 => acc_V_31_1_fu_292,
        din53 => acc_V_31_1_fu_292,
        din54 => acc_V_31_1_fu_292,
        din55 => acc_V_31_1_fu_292,
        din56 => acc_V_31_1_fu_292,
        din57 => acc_V_31_1_fu_292,
        din58 => acc_V_31_1_fu_292,
        din59 => acc_V_31_1_fu_292,
        din60 => acc_V_31_1_fu_292,
        din61 => acc_V_31_1_fu_292,
        din62 => acc_V_31_1_fu_292,
        din63 => acc_V_31_1_fu_292,
        din64 => i_fu_164,
        dout => acc_V_31_2_fu_5167_p66);

    mux_646_30_1_1_U33 : component correlator_mux_646_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 30,
        din2_WIDTH => 30,
        din3_WIDTH => 30,
        din4_WIDTH => 30,
        din5_WIDTH => 30,
        din6_WIDTH => 30,
        din7_WIDTH => 30,
        din8_WIDTH => 30,
        din9_WIDTH => 30,
        din10_WIDTH => 30,
        din11_WIDTH => 30,
        din12_WIDTH => 30,
        din13_WIDTH => 30,
        din14_WIDTH => 30,
        din15_WIDTH => 30,
        din16_WIDTH => 30,
        din17_WIDTH => 30,
        din18_WIDTH => 30,
        din19_WIDTH => 30,
        din20_WIDTH => 30,
        din21_WIDTH => 30,
        din22_WIDTH => 30,
        din23_WIDTH => 30,
        din24_WIDTH => 30,
        din25_WIDTH => 30,
        din26_WIDTH => 30,
        din27_WIDTH => 30,
        din28_WIDTH => 30,
        din29_WIDTH => 30,
        din30_WIDTH => 30,
        din31_WIDTH => 30,
        din32_WIDTH => 30,
        din33_WIDTH => 30,
        din34_WIDTH => 30,
        din35_WIDTH => 30,
        din36_WIDTH => 30,
        din37_WIDTH => 30,
        din38_WIDTH => 30,
        din39_WIDTH => 30,
        din40_WIDTH => 30,
        din41_WIDTH => 30,
        din42_WIDTH => 30,
        din43_WIDTH => 30,
        din44_WIDTH => 30,
        din45_WIDTH => 30,
        din46_WIDTH => 30,
        din47_WIDTH => 30,
        din48_WIDTH => 30,
        din49_WIDTH => 30,
        din50_WIDTH => 30,
        din51_WIDTH => 30,
        din52_WIDTH => 30,
        din53_WIDTH => 30,
        din54_WIDTH => 30,
        din55_WIDTH => 30,
        din56_WIDTH => 30,
        din57_WIDTH => 30,
        din58_WIDTH => 30,
        din59_WIDTH => 30,
        din60_WIDTH => 30,
        din61_WIDTH => 30,
        din62_WIDTH => 30,
        din63_WIDTH => 30,
        din64_WIDTH => 6,
        dout_WIDTH => 30)
    port map (
        din0 => acc_V_32_1_fu_296,
        din1 => acc_V_32_1_fu_296,
        din2 => acc_V_32_1_fu_296,
        din3 => acc_V_32_1_fu_296,
        din4 => acc_V_32_1_fu_296,
        din5 => acc_V_32_1_fu_296,
        din6 => acc_V_32_1_fu_296,
        din7 => acc_V_32_1_fu_296,
        din8 => acc_V_32_1_fu_296,
        din9 => acc_V_32_1_fu_296,
        din10 => acc_V_32_1_fu_296,
        din11 => acc_V_32_1_fu_296,
        din12 => acc_V_32_1_fu_296,
        din13 => acc_V_32_1_fu_296,
        din14 => acc_V_32_1_fu_296,
        din15 => acc_V_32_1_fu_296,
        din16 => acc_V_32_1_fu_296,
        din17 => acc_V_32_1_fu_296,
        din18 => acc_V_32_1_fu_296,
        din19 => acc_V_32_1_fu_296,
        din20 => acc_V_32_1_fu_296,
        din21 => acc_V_32_1_fu_296,
        din22 => acc_V_32_1_fu_296,
        din23 => acc_V_32_1_fu_296,
        din24 => acc_V_32_1_fu_296,
        din25 => acc_V_32_1_fu_296,
        din26 => acc_V_32_1_fu_296,
        din27 => acc_V_32_1_fu_296,
        din28 => acc_V_32_1_fu_296,
        din29 => acc_V_32_1_fu_296,
        din30 => acc_V_32_1_fu_296,
        din31 => acc_V_32_1_fu_296,
        din32 => ap_const_lv30_0,
        din33 => ap_const_lv30_0,
        din34 => ap_const_lv30_0,
        din35 => ap_const_lv30_0,
        din36 => ap_const_lv30_0,
        din37 => ap_const_lv30_0,
        din38 => ap_const_lv30_0,
        din39 => ap_const_lv30_0,
        din40 => ap_const_lv30_0,
        din41 => ap_const_lv30_0,
        din42 => ap_const_lv30_0,
        din43 => ap_const_lv30_0,
        din44 => ap_const_lv30_0,
        din45 => ap_const_lv30_0,
        din46 => ap_const_lv30_0,
        din47 => ap_const_lv30_0,
        din48 => ap_const_lv30_0,
        din49 => ap_const_lv30_0,
        din50 => ap_const_lv30_0,
        din51 => ap_const_lv30_0,
        din52 => ap_const_lv30_0,
        din53 => ap_const_lv30_0,
        din54 => ap_const_lv30_0,
        din55 => ap_const_lv30_0,
        din56 => ap_const_lv30_0,
        din57 => ap_const_lv30_0,
        din58 => ap_const_lv30_0,
        din59 => ap_const_lv30_0,
        din60 => ap_const_lv30_0,
        din61 => ap_const_lv30_0,
        din62 => ap_const_lv30_0,
        din63 => ap_const_lv30_0,
        din64 => i_fu_164,
        dout => acc_V_32_2_fu_5301_p66);

    flow_control_loop_pipe_sequential_init_U : component correlator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    acc_V_0_1_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_0_1_fu_168 <= acc_V_0_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_0_1_fu_168 <= acc_V_0_2_fu_1013_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_10_1_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_10_1_fu_208 <= acc_V_10_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_10_1_fu_208 <= acc_V_10_2_fu_2353_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_11_1_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_11_1_fu_212 <= acc_V_11_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_11_1_fu_212 <= acc_V_11_2_fu_2487_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_12_1_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_12_1_fu_216 <= acc_V_12_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_12_1_fu_216 <= acc_V_12_2_fu_2621_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_13_1_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_13_1_fu_220 <= acc_V_13_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_13_1_fu_220 <= acc_V_13_2_fu_2755_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_14_1_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_14_1_fu_224 <= acc_V_14_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_14_1_fu_224 <= acc_V_14_2_fu_2889_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_15_1_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_15_1_fu_228 <= acc_V_15_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_15_1_fu_228 <= acc_V_15_2_fu_3023_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_16_1_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_16_1_fu_232 <= acc_V_16_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_16_1_fu_232 <= acc_V_16_2_fu_3157_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_17_1_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_17_1_fu_236 <= acc_V_17_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_17_1_fu_236 <= acc_V_17_2_fu_3291_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_18_1_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_18_1_fu_240 <= acc_V_18_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_18_1_fu_240 <= acc_V_18_2_fu_3425_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_19_1_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_19_1_fu_244 <= acc_V_19_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_19_1_fu_244 <= acc_V_19_2_fu_3559_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_1_1_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_1_1_fu_172 <= acc_V_1_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_1_1_fu_172 <= acc_V_1_2_fu_1147_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_20_1_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_20_1_fu_248 <= acc_V_20_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_20_1_fu_248 <= acc_V_20_2_fu_3693_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_21_1_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_21_1_fu_252 <= acc_V_21_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_21_1_fu_252 <= acc_V_21_2_fu_3827_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_22_1_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_22_1_fu_256 <= acc_V_22_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_22_1_fu_256 <= acc_V_22_2_fu_3961_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_23_1_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_23_1_fu_260 <= acc_V_23_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_23_1_fu_260 <= acc_V_23_2_fu_4095_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_24_1_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_24_1_fu_264 <= acc_V_24_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_24_1_fu_264 <= acc_V_24_2_fu_4229_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_25_1_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_25_1_fu_268 <= acc_V_25_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_25_1_fu_268 <= acc_V_25_2_fu_4363_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_26_1_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_26_1_fu_272 <= acc_V_26_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_26_1_fu_272 <= acc_V_26_2_fu_4497_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_27_1_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_27_1_fu_276 <= acc_V_27_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_27_1_fu_276 <= acc_V_27_2_fu_4631_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_28_1_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_28_1_fu_280 <= acc_V_28_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_28_1_fu_280 <= acc_V_28_2_fu_4765_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_29_1_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_29_1_fu_284 <= acc_V_29_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_29_1_fu_284 <= acc_V_29_2_fu_4899_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_2_1_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_2_1_fu_176 <= acc_V_2_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_2_1_fu_176 <= acc_V_2_2_fu_1281_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_30_1_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_30_1_fu_288 <= acc_V_30_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_30_1_fu_288 <= acc_V_30_2_fu_5033_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_31_1_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_31_1_fu_292 <= acc_V_31_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_31_1_fu_292 <= acc_V_31_2_fu_5167_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_32_1_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_32_1_fu_296 <= acc_V_32_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_32_1_fu_296 <= acc_V_32_2_fu_5301_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_3_1_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_3_1_fu_180 <= acc_V_3_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_3_1_fu_180 <= acc_V_3_2_fu_1415_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_4_1_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_4_1_fu_184 <= acc_V_4_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_4_1_fu_184 <= acc_V_4_2_fu_1549_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_5_1_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_5_1_fu_188 <= acc_V_5_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_5_1_fu_188 <= acc_V_5_2_fu_1683_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_6_1_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_6_1_fu_192 <= acc_V_6_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_6_1_fu_192 <= acc_V_6_2_fu_1817_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_7_1_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_7_1_fu_196 <= acc_V_7_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_7_1_fu_196 <= acc_V_7_2_fu_1951_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_8_1_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_8_1_fu_200 <= acc_V_8_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_8_1_fu_200 <= acc_V_8_2_fu_2085_p66;
                end if;
            end if; 
        end if;
    end process;

    acc_V_9_1_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    acc_V_9_1_fu_204 <= acc_V_9_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    acc_V_9_1_fu_204 <= acc_V_9_2_fu_2219_p66;
                end if;
            end if; 
        end if;
    end process;

    i_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_164 <= ap_const_lv6_0;
                elsif (((icmp_ln42_fu_902_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_164 <= add_ln42_fu_908_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    acc_V_0_1_out <= acc_V_0_1_fu_168;

    acc_V_0_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_0_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_0_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_10_1_out <= acc_V_10_1_fu_208;

    acc_V_10_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_10_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_10_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_11_1_out <= acc_V_11_1_fu_212;

    acc_V_11_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_11_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_11_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_12_1_out <= acc_V_12_1_fu_216;

    acc_V_12_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_12_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_12_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_13_1_out <= acc_V_13_1_fu_220;

    acc_V_13_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_13_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_13_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_14_1_out <= acc_V_14_1_fu_224;

    acc_V_14_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_14_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_14_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_15_1_out <= acc_V_15_1_fu_228;

    acc_V_15_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_15_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_15_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_16_1_out <= acc_V_16_1_fu_232;

    acc_V_16_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_16_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_16_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_17_1_out <= acc_V_17_1_fu_236;

    acc_V_17_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_17_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_17_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_18_1_out <= acc_V_18_1_fu_240;

    acc_V_18_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_18_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_18_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_19_1_out <= acc_V_19_1_fu_244;

    acc_V_19_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_19_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_19_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_1_1_out <= acc_V_1_1_fu_172;

    acc_V_1_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_1_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_1_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_20_1_out <= acc_V_20_1_fu_248;

    acc_V_20_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_20_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_20_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_21_1_out <= acc_V_21_1_fu_252;

    acc_V_21_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_21_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_21_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_22_1_out <= acc_V_22_1_fu_256;

    acc_V_22_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_22_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_22_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_23_1_out <= acc_V_23_1_fu_260;

    acc_V_23_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_23_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_23_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_24_1_out <= acc_V_24_1_fu_264;

    acc_V_24_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_24_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_24_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_25_1_out <= acc_V_25_1_fu_268;

    acc_V_25_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_25_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_25_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_26_1_out <= acc_V_26_1_fu_272;

    acc_V_26_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_26_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_26_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_27_1_out <= acc_V_27_1_fu_276;

    acc_V_27_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_27_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_27_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_28_1_out <= acc_V_28_1_fu_280;

    acc_V_28_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_28_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_28_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_29_1_out <= acc_V_29_1_fu_284;

    acc_V_29_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_29_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_29_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_2_1_out <= acc_V_2_1_fu_176;

    acc_V_2_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_2_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_2_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_30_1_out <= acc_V_30_1_fu_288;

    acc_V_30_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_30_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_30_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_31_1_out <= acc_V_31_1_fu_292;

    acc_V_31_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_31_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_31_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_32_1_out <= acc_V_32_1_fu_296;

    acc_V_32_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_32_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_32_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_3_1_out <= acc_V_3_1_fu_180;

    acc_V_3_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_3_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_3_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_4_1_out <= acc_V_4_1_fu_184;

    acc_V_4_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_4_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_4_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_5_1_out <= acc_V_5_1_fu_188;

    acc_V_5_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_5_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_5_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_6_1_out <= acc_V_6_1_fu_192;

    acc_V_6_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_6_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_6_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_7_1_out <= acc_V_7_1_fu_196;

    acc_V_7_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_7_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_7_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_8_1_out <= acc_V_8_1_fu_200;

    acc_V_8_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_8_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_8_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    acc_V_9_1_out <= acc_V_9_1_fu_204;

    acc_V_9_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln42_fu_902_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            acc_V_9_1_out_ap_vld <= ap_const_logic_1;
        else 
            acc_V_9_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln42_fu_908_p2 <= std_logic_vector(unsigned(i_fu_164) + unsigned(ap_const_lv6_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln42_fu_902_p2)
    begin
        if (((icmp_ln42_fu_902_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln42_fu_902_p2 <= "1" when (i_fu_164 = ap_const_lv6_21) else "0";
end behav;
