 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : reg_256x32b_3r_2w
Version: G-2012.06
Date   : Thu May 16 12:32:58 2013
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: wr0_en (input port clocked by clk)
  Endpoint: word[9]/bits[0]/flop_0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_256x32b_3r_2w  140000                saed32rvt_tt1p05v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.000000   0.000000
  clock network delay (ideal)                         0.000000   0.000000
  input external delay                                0.000000   0.000000 r
  wr0_en (in)                                         0.000000   0.000000 r
  U9622/Y (AND2X1_RVT)                                0.157689   0.157689 r
  U30669/Y (INVX1_RVT)                                0.311000   0.468690 f
  U29242/Y (INVX1_RVT)                                0.195063   0.663752 r
  U28836/Y (NBUFFX2_RVT)                              0.222125   0.885877 r
  U461/Y (AOI22X1_RVT)                                0.346945   1.232822 f
  U25236/Y (NBUFFX2_RVT)                              0.175374   1.408196 f
  U459/Y (AOI21X1_RVT)                                0.289709   1.697904 r
  U24774/Y (NBUFFX2_RVT)                              0.176650   1.874554 r
  U458/Y (AO222X1_RVT)                                0.345198   2.219753 r
  word[9]/bits[0]/flop_0/state_reg/D (DFFX1_RVT)      0.106639   2.326392 r
  data arrival time                                              2.326392

  clock clk (rise edge)                               8.000000   8.000000
  clock network delay (ideal)                         0.000000   8.000000
  word[9]/bits[0]/flop_0/state_reg/CLK (DFFX1_RVT)    0.000000   8.000000 r
  library setup time                                  -0.033413  7.966587
  data required time                                             7.966587
  --------------------------------------------------------------------------
  data required time                                             7.966587
  data arrival time                                              -2.326392
  --------------------------------------------------------------------------
  slack (MET)                                                    5.640195


  Startpoint: wr0_en (input port clocked by clk)
  Endpoint: word[9]/bits[1]/flop_0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_256x32b_3r_2w  140000                saed32rvt_tt1p05v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.000000   0.000000
  clock network delay (ideal)                         0.000000   0.000000
  input external delay                                0.000000   0.000000 r
  wr0_en (in)                                         0.000000   0.000000 r
  U9622/Y (AND2X1_RVT)                                0.157689   0.157689 r
  U30669/Y (INVX1_RVT)                                0.311000   0.468690 f
  U29242/Y (INVX1_RVT)                                0.195063   0.663752 r
  U28836/Y (NBUFFX2_RVT)                              0.222125   0.885877 r
  U461/Y (AOI22X1_RVT)                                0.346945   1.232822 f
  U25236/Y (NBUFFX2_RVT)                              0.175374   1.408196 f
  U459/Y (AOI21X1_RVT)                                0.289709   1.697904 r
  U24774/Y (NBUFFX2_RVT)                              0.176650   1.874554 r
  U447/Y (AO222X1_RVT)                                0.345198   2.219753 r
  word[9]/bits[1]/flop_0/state_reg/D (DFFX1_RVT)      0.106639   2.326392 r
  data arrival time                                              2.326392

  clock clk (rise edge)                               8.000000   8.000000
  clock network delay (ideal)                         0.000000   8.000000
  word[9]/bits[1]/flop_0/state_reg/CLK (DFFX1_RVT)    0.000000   8.000000 r
  library setup time                                  -0.033413  7.966587
  data required time                                             7.966587
  --------------------------------------------------------------------------
  data required time                                             7.966587
  data arrival time                                              -2.326392
  --------------------------------------------------------------------------
  slack (MET)                                                    5.640195


  Startpoint: wr0_en (input port clocked by clk)
  Endpoint: word[9]/bits[2]/flop_0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_256x32b_3r_2w  140000                saed32rvt_tt1p05v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.000000   0.000000
  clock network delay (ideal)                         0.000000   0.000000
  input external delay                                0.000000   0.000000 r
  wr0_en (in)                                         0.000000   0.000000 r
  U9622/Y (AND2X1_RVT)                                0.157689   0.157689 r
  U30669/Y (INVX1_RVT)                                0.311000   0.468690 f
  U29242/Y (INVX1_RVT)                                0.195063   0.663752 r
  U28836/Y (NBUFFX2_RVT)                              0.222125   0.885877 r
  U461/Y (AOI22X1_RVT)                                0.346945   1.232822 f
  U25236/Y (NBUFFX2_RVT)                              0.175374   1.408196 f
  U459/Y (AOI21X1_RVT)                                0.289709   1.697904 r
  U24773/Y (NBUFFX2_RVT)                              0.176650   1.874554 r
  U436/Y (AO222X1_RVT)                                0.345198   2.219753 r
  word[9]/bits[2]/flop_0/state_reg/D (DFFX1_RVT)      0.106639   2.326392 r
  data arrival time                                              2.326392

  clock clk (rise edge)                               8.000000   8.000000
  clock network delay (ideal)                         0.000000   8.000000
  word[9]/bits[2]/flop_0/state_reg/CLK (DFFX1_RVT)    0.000000   8.000000 r
  library setup time                                  -0.033413  7.966587
  data required time                                             7.966587
  --------------------------------------------------------------------------
  data required time                                             7.966587
  data arrival time                                              -2.326392
  --------------------------------------------------------------------------
  slack (MET)                                                    5.640195


  Startpoint: wr0_en (input port clocked by clk)
  Endpoint: word[9]/bits[10]/flop_0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_256x32b_3r_2w  140000                saed32rvt_tt1p05v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.000000   0.000000
  clock network delay (ideal)                         0.000000   0.000000
  input external delay                                0.000000   0.000000 r
  wr0_en (in)                                         0.000000   0.000000 r
  U9622/Y (AND2X1_RVT)                                0.157689   0.157689 r
  U30669/Y (INVX1_RVT)                                0.311000   0.468690 f
  U29242/Y (INVX1_RVT)                                0.195063   0.663752 r
  U28836/Y (NBUFFX2_RVT)                              0.222125   0.885877 r
  U461/Y (AOI22X1_RVT)                                0.346945   1.232822 f
  U25236/Y (NBUFFX2_RVT)                              0.175374   1.408196 f
  U459/Y (AOI21X1_RVT)                                0.289709   1.697904 r
  U24774/Y (NBUFFX2_RVT)                              0.176650   1.874554 r
  U457/Y (AO222X1_RVT)                                0.345198   2.219753 r
  word[9]/bits[10]/flop_0/state_reg/D (DFFX1_RVT)     0.106639   2.326392 r
  data arrival time                                              2.326392

  clock clk (rise edge)                               8.000000   8.000000
  clock network delay (ideal)                         0.000000   8.000000
  word[9]/bits[10]/flop_0/state_reg/CLK (DFFX1_RVT)   0.000000   8.000000 r
  library setup time                                  -0.033413  7.966587
  data required time                                             7.966587
  --------------------------------------------------------------------------
  data required time                                             7.966587
  data arrival time                                              -2.326392
  --------------------------------------------------------------------------
  slack (MET)                                                    5.640195


  Startpoint: wr0_en (input port clocked by clk)
  Endpoint: word[9]/bits[11]/flop_0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  reg_256x32b_3r_2w  140000                saed32rvt_tt1p05v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                               0.000000   0.000000
  clock network delay (ideal)                         0.000000   0.000000
  input external delay                                0.000000   0.000000 r
  wr0_en (in)                                         0.000000   0.000000 r
  U9622/Y (AND2X1_RVT)                                0.157689   0.157689 r
  U30669/Y (INVX1_RVT)                                0.311000   0.468690 f
  U29242/Y (INVX1_RVT)                                0.195063   0.663752 r
  U28836/Y (NBUFFX2_RVT)                              0.222125   0.885877 r
  U461/Y (AOI22X1_RVT)                                0.346945   1.232822 f
  U25236/Y (NBUFFX2_RVT)                              0.175374   1.408196 f
  U459/Y (AOI21X1_RVT)                                0.289709   1.697904 r
  U24774/Y (NBUFFX2_RVT)                              0.176650   1.874554 r
  U456/Y (AO222X1_RVT)                                0.345198   2.219753 r
  word[9]/bits[11]/flop_0/state_reg/D (DFFX1_RVT)     0.106639   2.326392 r
  data arrival time                                              2.326392

  clock clk (rise edge)                               8.000000   8.000000
  clock network delay (ideal)                         0.000000   8.000000
  word[9]/bits[11]/flop_0/state_reg/CLK (DFFX1_RVT)   0.000000   8.000000 r
  library setup time                                  -0.033413  7.966587
  data required time                                             7.966587
  --------------------------------------------------------------------------
  data required time                                             7.966587
  data arrival time                                              -2.326392
  --------------------------------------------------------------------------
  slack (MET)                                                    5.640195


1
