Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : normal_adder
Version: K-2015.06-SP5-1
Date   : Fri May 13 10:49:28 2016
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: a[1] (input port)
  Endpoint: s[2] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  normal_adder       ZeroWireload          tcbn65gpluswc

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  a[1] (in)                                0.00      0.00       0.00 r
  a[1] (net)                     2                   0.00       0.00 r
  U20/Z (CKXOR2D0)                         0.05      0.12       0.12 f
  n11 (net)                      2                   0.00       0.12 f
  U18/ZN (AOI22D0)                         0.14      0.11       0.22 r
  n9 (net)                       2                   0.00       0.22 r
  U16/Z (CKXOR2D0)                         0.03      0.10       0.32 f
  s[2] (net)                     1                   0.00       0.32 f
  s[2] (out)                               0.03      0.00       0.32 f
  data arrival time                                             0.32
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
