sim_seconds                                  0.043242                       # Number of seconds simulated
sim_ticks                                 43242358000                       # Number of ticks simulated
final_tick                               118999470207500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              589218141                       # Simulator instruction rate (inst/s)
host_op_rate                                606791318                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              647288277                       # Simulator tick rate (ticks/s)
host_mem_usage                                2644628                       # Number of bytes of host memory used
host_seconds                                    66.81                       # Real time elapsed on the host
sim_insts                                 39362948419                       # Number of instructions simulated
sim_ops                                   40536937066                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data      1984768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data      1939712                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data      1957632                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data      1966080                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data      2009600                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data      1999616                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total         11897088                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        38400                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       123904                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        123904                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         7753                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         7577                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         7647                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         7680                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         7850                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         7811                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             46473                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          484                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              484                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       313766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     45898700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst       148003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     44856758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst       165763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     45271167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        53281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     45466531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        71041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     46472951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        71041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     46242067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        65121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data        29601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           275125792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       313766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst       148003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst       165763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        53281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        71041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        71041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        65121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         888018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       2865339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            2865339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       2865339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       313766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     45898700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst       148003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     44856758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst       165763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     45271167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        53281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     45466531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        71041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     46472951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        71041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     46242067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        65121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data        29601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          277991131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     46473                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      484                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  371784                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   3872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM             11896096                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                   992                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                124416                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys              11897088                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             123904                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                   31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           48048                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           45728                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           45752                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           48256                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           46328                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           43888                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           48073                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           45680                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             496                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             488                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             376                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             480                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             537                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             475                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             500                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             536                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 43409496000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              371784                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               3872                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 44004                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 44188                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 44309                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 44466                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 44562                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 44710                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 44847                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 44963                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                  2410                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                  2236                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                 2122                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                 1972                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                 1880                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                 1737                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                 1601                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                 1490                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                   56                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                   45                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                   38                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                   31                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                   27                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                   22                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                   21                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                   16                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  152                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  153                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  153                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  153                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  155                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  155                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  155                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  156                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  165                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  166                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  166                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  166                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  166                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  164                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  164                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  164                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  163                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        47580                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   252.637915                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   249.655843                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    24.096026                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          329      0.69%      0.69% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95          166      0.35%      1.04% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127          120      0.25%      1.29% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           22      0.05%      1.34% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191          118      0.25%      1.59% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223          167      0.35%      1.94% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          324      0.68%      2.62% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        46334     97.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        47580                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          166                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean  2263.813253                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean  1225.672326                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev  2149.994012                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-255           29     17.47%     17.47% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-511           12      7.23%     24.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-767            6      3.61%     28.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-1023            8      4.82%     33.13% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1279            8      4.82%     37.95% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1535            9      5.42%     43.37% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1791           10      6.02%     49.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-2047           12      7.23%     56.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2303           11      6.63%     63.25% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2559            4      2.41%     65.66% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2560-2815            6      3.61%     69.28% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2816-3071            9      5.42%     74.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3072-3327            3      1.81%     76.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3328-3583            5      3.01%     79.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3584-3839            2      1.20%     80.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3840-4095            3      1.81%     82.53% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::4096-4351            3      1.81%     84.34% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::4352-4607            4      2.41%     86.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::4608-4863            5      3.01%     89.76% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::5120-5375            3      1.81%     91.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::5376-5631            2      1.20%     92.77% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::5632-5887            1      0.60%     93.37% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::5888-6143            2      1.20%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::6144-6399            1      0.60%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::6400-6655            1      0.60%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::6912-7167            1      0.60%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::7168-7423            2      1.20%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::7680-7935            1      0.60%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8704-8959            1      0.60%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::9728-9983            1      0.60%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::12800-13055            1      0.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          166                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          166                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.421687                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.320511                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.964043                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              9      5.42%      5.42% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              1      0.60%      6.02% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::20              4      2.41%      8.43% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              2      1.20%      9.64% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            149     89.76%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25              1      0.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          166                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                11313797914                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat           17615011264                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat               1189609600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   30433.64                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              47383.64                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     275.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       2.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  275.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    2.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       2.78                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   2.75                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.34                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 324829                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3232                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.47                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                   924452.07                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  35932600664                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    3509701592                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          2913735283.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          2838656620.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          2852643830.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3            2959655328                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0          1965615072.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1            1914966768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2            1924402584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3            1996592880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         17878290393.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         17371314854.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         17414948428.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         18021867302.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        747517870.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        737524776.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        744054543.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        781173227.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      602158811760                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      601793091898.559937                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      602091832838.400024                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      603089596716.479980                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      6432852255456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      6433173062352.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      6432911008896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      6432035777424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        9057213371153.279297                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        9056525762589.121094                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        9056636036439.359375                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        9057581808196.800781                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          78.067517                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          78.061590                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          78.062540                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          78.070692                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker       439296                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data      2212352                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker       446976                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data      2182912                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker       453632                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data      2218752                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker       460800                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data      2231296                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.dtb.walker       450816                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data      2121984                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker       446720                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data      2205184                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total         15911424                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        39680                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       135168                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        135168                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker         1716                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         8642                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker         1746                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         8527                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker         1772                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         8667                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker         1800                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         8716                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.dtb.walker         1761                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         8289                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker         1745                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         8614                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             62154                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          528                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              528                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker     10158928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst       142083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     51161687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker     10336532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       165763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     50480873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker     10490455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       230885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     51309690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker     10656218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        94722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     51599776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.dtb.walker     10425333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst       124323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     49071885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker     10330611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        82882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     50995924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        76962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        23680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           367959213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       142083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       165763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       230885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        94722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst       124323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        82882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        76962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         917619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       3125824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            3125824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       3125824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker     10158928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       142083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     51161687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker     10336532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       165763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     50480873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker     10490455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       230885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     51309690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker     10656218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        94722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     51599776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.dtb.walker     10425333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst       124323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     49071885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker     10330611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        82882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     50995924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        76962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        23680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          371085037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     62154                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      528                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  497232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   4224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM             15909504                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  1920                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                134432                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys              15911424                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             135168                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                   60                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                  23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           58768                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           60336                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           62784                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           58833                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           69296                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           62858                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           63536                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           60761                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             528                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             528                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             512                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             537                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             416                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             511                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             608                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             561                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 43418887000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              497232                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               4224                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 57638                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 57961                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 58211                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 58465                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 58646                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 58876                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 59151                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 59414                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                  4339                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                  4029                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                 3794                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                 3554                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                 3385                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                 3162                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                 2898                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                 2643                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                  162                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                  147                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                  131                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                  117                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                  105                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   98                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   87                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   79                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  165                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  165                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  165                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  166                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  168                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  171                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  180                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  180                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  180                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  180                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  180                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  180                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  180                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  180                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  180                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  180                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  180                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  179                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  177                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  177                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  177                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  174                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        63460                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   252.819666                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   250.025292                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    23.407227                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          397      0.63%      0.63% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95          235      0.37%      1.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127          147      0.23%      1.23% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           21      0.03%      1.26% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191          148      0.23%      1.49% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223          235      0.37%      1.86% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          385      0.61%      2.47% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        61892     97.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        63460                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          180                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean  2752.688889                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean  1458.054695                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev  2549.323828                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-255           26     14.44%     14.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-511           16      8.89%     23.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-767            9      5.00%     28.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-1023           10      5.56%     33.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1279            7      3.89%     37.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1535            4      2.22%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1791           11      6.11%     46.11% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-2047            6      3.33%     49.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2303            7      3.89%     53.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2304-2559           11      6.11%     59.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2560-2815            4      2.22%     61.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2816-3071            3      1.67%     63.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3072-3327            4      2.22%     65.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3328-3583            4      2.22%     67.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3584-3839            8      4.44%     72.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3840-4095            4      2.22%     74.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4096-4351            4      2.22%     76.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4352-4607            4      2.22%     78.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4608-4863            1      0.56%     79.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4864-5119            5      2.78%     82.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::5376-5631            4      2.22%     84.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::5632-5887            4      2.22%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6144-6399            4      2.22%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6400-6655            4      2.22%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6912-7167            1      0.56%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::7168-7423            4      2.22%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::7424-7679            2      1.11%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::7936-8191            1      0.56%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8448-8703            2      1.11%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8704-8959            1      0.56%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8960-9215            3      1.67%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::9984-10239            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::11520-11775            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          180                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          180                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.338889                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.228014                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     2.060981                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16             10      5.56%      5.56% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              2      1.11%      6.67% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              1      0.56%      7.22% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20              4      2.22%      9.44% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              1      0.56%     10.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              2      1.11%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            159     88.33%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25              1      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          180                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                15338978101                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat           23766043501                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat               1590950400                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   30852.46                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              47802.46                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     367.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       3.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  367.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    3.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       3.71                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.48                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.94                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 434419                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  3494                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                   692685.09                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  34814126936                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    4628175320                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0            3300741360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1            3410854272                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          3559059907.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          3541009046.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0            2226690600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1            2300973120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2            2400953112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3            2388775944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         20421119846.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         21048102566.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2          22038739008                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3          21729641856                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        739178265.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        777893207.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        743906488.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        835249812.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      604847420737.920044                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      605858906805.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      606980121739.199951                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      607277022445.439941                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      6430493826528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      6429606558048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      6428623036176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      6428362596960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        9060726122656.320312                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        9061700433336.960938                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        9063042961749.121094                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        9062831441382.718750                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          78.097794                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          78.106192                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          78.117764                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          78.115941                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data      1959936                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data      1980928                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data      1954048                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data      1959168                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data      1945600                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data      1999360                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total         11842560                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       133376                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        133376                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         7656                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         7738                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         7633                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         7653                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         7600                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         7810                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             46260                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          521                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              521                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       254565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     45324448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       142083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     45809898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       248645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     45188285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       118402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     45306687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst       106562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     44992921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        82882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     46236147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        35521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data        17760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           273864806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       254565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       142083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       248645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       118402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst       106562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        82882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        35521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         988660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       3084383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            3084383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       3084383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       254565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     45324448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       142083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     45809898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       248645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     45188285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       118402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     45306687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst       106562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     44992921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        82882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     46236147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        35521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data        17760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          276949189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     46260                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      521                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  370080                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   4168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM             11841376                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  1184                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                133120                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys              11842560                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             133376                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                   37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           45976                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           45928                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           44152                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           45208                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           50936                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           45376                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           46555                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           45912                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             735                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             464                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             416                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             528                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             440                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             496                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             680                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             401                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 43418235000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              370080                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               4168                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 43795                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 43956                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 44102                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 44261                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 44353                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 44474                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 44611                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 44772                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                  2396                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                  2245                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                 2106                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                 1950                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                 1863                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                 1749                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                 1619                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                 1461                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   66                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   54                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   48                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   44                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                   39                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                   32                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                   25                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                   22                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  164                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  165                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  166                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  167                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  167                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  167                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  169                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  178                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  178                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  178                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  178                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  178                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  178                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  178                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  178                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  178                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  178                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  177                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  176                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  176                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  176                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  174                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  173                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        47433                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   252.450741                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   249.311973                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    24.738393                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          344      0.73%      0.73% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95          177      0.37%      1.10% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127          132      0.28%      1.38% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           10      0.02%      1.40% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191          133      0.28%      1.68% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223          177      0.37%      2.05% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          338      0.71%      2.76% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        46122     97.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        47433                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          178                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean  2039.522472                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean  1241.173725                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev  1682.397849                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-127           11      6.18%      6.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-255           10      5.62%     11.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-383           10      5.62%     17.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-511            7      3.93%     21.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-639            7      3.93%     25.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-767            5      2.81%     28.09% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-895            8      4.49%     32.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-1023            9      5.06%     37.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1151            5      2.81%     40.45% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1279            1      0.56%     41.01% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1407            7      3.93%     44.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1535            7      3.93%     48.88% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1663            7      3.93%     52.81% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1791            3      1.69%     54.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1919            3      1.69%     56.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-2047            3      1.69%     57.87% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2175            3      1.69%     59.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2303            6      3.37%     62.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2304-2431            3      1.69%     64.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2432-2559            4      2.25%     66.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2560-2687            4      2.25%     69.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2688-2815            3      1.69%     70.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2816-2943            2      1.12%     71.91% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3072-3199            2      1.12%     73.03% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3200-3327            5      2.81%     75.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3328-3455            4      2.25%     78.09% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3456-3583            6      3.37%     81.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3584-3711            2      1.12%     82.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3712-3839            2      1.12%     83.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3840-3967            2      1.12%     84.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3968-4095            4      2.25%     87.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4096-4223            2      1.12%     88.20% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4224-4351            2      1.12%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4352-4479            2      1.12%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4480-4607            1      0.56%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4608-4735            2      1.12%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4736-4863            2      1.12%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4992-5119            2      1.12%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::5248-5375            3      1.69%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::5504-5631            1      0.56%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6016-6143            1      0.56%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6144-6271            2      1.12%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6528-6655            1      0.56%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6784-6911            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::7040-7167            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          178                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          178                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.370787                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.265904                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     2.004977                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              9      5.06%      5.06% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              1      0.56%      5.62% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              3      1.69%      7.30% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              1      0.56%      7.87% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              1      0.56%      8.43% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              3      1.69%     10.11% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              2      1.12%     11.24% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            157     88.20%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25              1      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          178                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                11244015754                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat           17516244604                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat               1184137600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   30385.70                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              47335.70                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     273.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       3.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  273.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    3.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       2.77                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   2.74                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.34                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.34                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 323311                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  3459                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              82.99                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                   928116.86                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  35938733608                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    3503568648                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          2822451609.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          2774442585.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2            2960335728                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3            2880849888                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0            1904034816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1            1871647776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2            1997051880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3            1943430480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         17240399155.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         16951560537.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         18124400486.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         17444859993.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0           774614016                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        736831365.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        740019732.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        813511848.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      601578329742.719971                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      601341783281.280029                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      602832536055.359985                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      602623195228.799927                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      6433361450208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      6433568947104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      6432261269232.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      6432444901536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        9056378424865.919922                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        9055942357968                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        9057612758432.640625                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        9056847894293.759766                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          78.060320                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          78.056561                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          78.070959                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          78.064366                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker       403200                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data      2097920                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.dtb.walker       442112                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data      2134528                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker       426496                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data      2150656                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker       437760                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data      2157824                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.dtb.walker       438784                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data      2161152                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.dtb.walker       427520                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data      2151936                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total         15469056                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        38912                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       150784                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        150784                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker         1575                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         8195                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.dtb.walker         1727                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         8338                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker         1666                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         8401                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker         1710                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         8429                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.dtb.walker         1714                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         8442                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.dtb.walker         1670                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         8406                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             60426                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          589                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              589                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker      9324191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst       207204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     48515393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.dtb.walker     10224049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       124323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     49361971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker      9862922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       177604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     49734938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker     10123407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        94722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     49900702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.dtb.walker     10147088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       130243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     49977663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.dtb.walker      9886602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst       118402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     49764539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        47361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         5920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           357729243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       207204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       124323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       177604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        94722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       130243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst       118402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        47361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         899858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       3486951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            3486951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       3486951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker      9324191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       207204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     48515393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.dtb.walker     10224049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       124323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     49361971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker      9862922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       177604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     49734938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker     10123407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        94722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     49900702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.dtb.walker     10147088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       130243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     49977663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.dtb.walker      9886602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst       118402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     49764539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        47361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         5920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          361216195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     60426                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      589                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  483408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   4712                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM             15468096                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   960                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                150528                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys              15469056                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             150784                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                   30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           55648                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           59088                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           57904                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           58672                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           63056                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           67282                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           63040                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           58688                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             488                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             560                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             512                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             760                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             456                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             688                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             432                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             808                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 43413879000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              483408                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               4712                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 56300                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 56595                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 56812                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 57058                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 57236                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 57424                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 57652                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 57910                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                  3966                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                  3691                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                 3493                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                 3258                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                 3087                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                 2905                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                 2691                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                 2442                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                  139                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                  119                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                  100                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   89                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   82                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                   76                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                   62                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                   53                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  187                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  187                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  188                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  188                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  189                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  190                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  190                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  192                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  201                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  201                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  201                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  201                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  201                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  201                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  201                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  201                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  201                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  201                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  200                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  200                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  199                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  198                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  198                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  196                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        61871                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   252.438525                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   249.290434                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    24.780287                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          446      0.72%      0.72% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95          247      0.40%      1.12% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127          157      0.25%      1.37% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           22      0.04%      1.41% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191          157      0.25%      1.66% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223          247      0.40%      2.06% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          444      0.72%      2.78% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        60151     97.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        61871                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          201                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean  2396.273632                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean  1210.446572                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev  2151.695587                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-255           40     19.90%     19.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-511           15      7.46%     27.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-767            8      3.98%     31.34% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-1023            7      3.48%     34.83% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1279            8      3.98%     38.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1535            9      4.48%     43.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1791            7      3.48%     46.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-2047            8      3.98%     50.75% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-2303            9      4.48%     55.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2304-2559            9      4.48%     59.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2560-2815            7      3.48%     63.18% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2816-3071            8      3.98%     67.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3072-3327            9      4.48%     71.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3328-3583            7      3.48%     75.12% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3584-3839            3      1.49%     76.62% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3840-4095            3      1.49%     78.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4096-4351            5      2.49%     80.60% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4352-4607            5      2.49%     83.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4608-4863            4      1.99%     85.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4864-5119            5      2.49%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::5120-5375            3      1.49%     89.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::5376-5631            4      1.99%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::5632-5887            3      1.49%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::5888-6143            3      1.49%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::6144-6399            1      0.50%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::6656-6911            3      1.49%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::7168-7423            3      1.49%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::7424-7679            1      0.50%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::7936-8191            1      0.50%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8448-8703            1      0.50%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8960-9215            2      1.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          201                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          201                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.402985                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.301595                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.967687                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16             10      4.98%      4.98% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              2      1.00%      5.97% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              1      0.50%      6.47% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              1      0.50%      6.97% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20              2      1.00%      7.96% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              1      0.50%      8.46% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              1      0.50%      8.96% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              2      1.00%      9.95% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            181     90.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          201                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                14904755452                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat           23098012552                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat               1546809600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   30834.58                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              47784.58                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     357.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       3.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  357.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    3.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       3.61                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   3.58                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.43                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.85                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 422300                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  3911                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.00                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                   711527.97                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  34917290431                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    4525011825                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0            3169638864                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          3291108710.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          3470344214.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          3385116403.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0            2138248440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1            2220192384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2            2341105224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3            2283610272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0          19572663552                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         20326807987.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2          21389257344                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         20816642995.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        736596218.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        736786160.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        781584215.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        776892487.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      603920196466.559937                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      604935416352.959961                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      606472049329.920044                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      606037652749.439941                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      6431307181152.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      6430416637392.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      6429068713728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      6429449763360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        9059541670011.839844                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        9060624094305.601562                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        9062220199373.759766                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        9061446823585.919922                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          78.087585                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          78.096915                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          78.110672                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          78.104006                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data      1990400                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data      2003456                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data      1939200                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data      1969920                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data      1989632                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data      2031872                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total         11958528                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        32256                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       134400                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        134400                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         7775                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         7826                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         7575                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         7695                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         7772                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         7937                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             46713                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          525                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              525                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       177604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     46028942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         5920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       106562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     46330868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker         5920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst       213124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     44844918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        11840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        47361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     45555333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker        11840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        59201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     46011182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        76962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     46988002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        65121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data         5920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total           276546621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       177604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       106562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst       213124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        47361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        59201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        76962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        65121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         745935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       3108064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            3108064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       3108064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       177604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     46028942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         5920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       106562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     46330868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker         5920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst       213124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     44844918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        11840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        47361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     45555333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker        11840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        59201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     46011182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        76962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     46988002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        65121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data         5920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          279654685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     46713                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      525                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  373704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   4200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM             11957056                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  1472                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                134656                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys              11958528                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             134400                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                   46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           46080                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           43648                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           45096                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           46169                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           50144                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           48521                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           45736                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           48264                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             704                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             472                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             487                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             601                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             472                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             376                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             712                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             384                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 43407926000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              373704                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               4200                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 44143                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 44336                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 44476                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 44623                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 44737                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 44869                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 45010                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 45142                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                  2489                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                  2307                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                 2174                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                 2034                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                 1926                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                 1798                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                 1660                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                 1534                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   73                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   60                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   53                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   46                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   40                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                   37                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                   34                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                   31                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  167                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  170                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  171                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  171                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  171                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  171                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  180                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  180                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  179                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  176                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  175                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  175                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  175                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  175                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        47855                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   252.673953                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   249.705850                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    24.001396                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          332      0.69%      0.69% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95          163      0.34%      1.03% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127          119      0.25%      1.28% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           18      0.04%      1.32% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191          119      0.25%      1.57% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223          160      0.33%      1.90% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          328      0.69%      2.59% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        46616     97.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        47855                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          180                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean  2078.677778                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean  1123.733682                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev  1947.348163                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-255           32     17.78%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-511           16      8.89%     26.67% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-767           12      6.67%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-1023           10      5.56%     38.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1279            6      3.33%     42.22% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1535           10      5.56%     47.78% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1791           10      5.56%     53.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-2047            6      3.33%     56.67% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2303            9      5.00%     61.67% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2559            8      4.44%     66.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2560-2815            9      5.00%     71.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2816-3071            8      4.44%     75.56% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3072-3327            5      2.78%     78.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3328-3583            3      1.67%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3584-3839            7      3.89%     83.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3840-4095            4      2.22%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4096-4351            7      3.89%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4352-4607            2      1.11%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4608-4863            2      1.11%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4864-5119            2      1.11%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::5376-5631            1      0.56%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::5632-5887            1      0.56%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::6144-6399            2      1.11%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::6400-6655            1      0.56%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::6656-6911            2      1.11%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::6912-7167            2      1.11%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::7936-8191            1      0.56%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8448-8703            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::11008-11263            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          180                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          180                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.377778                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.276682                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.972310                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              9      5.00%      5.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              2      1.11%      6.11% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              3      1.67%      7.78% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20              1      0.56%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              3      1.67%     10.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            162     90.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          180                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                11393989110                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat           17727492210                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat               1195705600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   30493.10                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              47443.10                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                     276.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       3.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                  276.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    3.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       2.80                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   2.77                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.35                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.91                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 326516                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  3495                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                   918919.64                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  35912660288                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    3529641968                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          2766051590.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          2828647180.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          2971730764.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          2888411702.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0            1865987184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1            1908214368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2            2004739008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3            1948531704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         16929472934.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         17298209510.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         18201577305.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         17518826457.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        737498234.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        740448138.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        742528373.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        804308382.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      601109858854.079956                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      601728564980.159912                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      602894130583.680054                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      602648299177.920044                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      6433772389584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      6433229664912.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      6432207238944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      6432422880528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        9055878403700.160156                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        9056430894408                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        9057719090298.240234                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        9056928403271.039062                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          78.056010                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          78.060772                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          78.071875                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          78.065060                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker       432128                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data      2142208                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker       433152                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data      2127616                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker       414720                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data      2140416                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker       432896                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data      2190336                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker       430080                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data      2196992                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker       440576                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data      2185216                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total         15604480                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        37888                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       127232                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        127232                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker         1688                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         8368                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker         1692                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         8311                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker         1620                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         8361                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker         1691                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         8556                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker         1680                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         8582                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker         1721                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         8536                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             60955                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          497                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              497                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker      9993165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       177604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     49539574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker     10016845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst       124323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     49202127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker      9590596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       207204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     49498133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker     10010925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst       100642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     50652557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker      9945804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst       124323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     50806480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker     10188529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst       100642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     50534154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         5920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        41441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           360860987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       177604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst       124323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       207204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst       100642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst       124323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst       100642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        41441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         876178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       2942300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            2942300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       2942300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker      9993165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       177604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     49539574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker     10016845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst       124323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     49202127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker      9590596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       207204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     49498133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker     10010925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst       100642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     50652557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker      9945804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst       124323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     50806480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker     10188529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst       100642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     50534154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         5920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        41441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          363803288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     60955                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      497                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  487640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   3976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM             15602752                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  1728                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                127488                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys              15604480                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             127232                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                   54                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           60464                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           59944                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           56064                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           63336                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           64280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           64617                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           57841                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           61040                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             432                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             634                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             336                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             568                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             424                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             543                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             448                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             599                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 43232878000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              487640                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               3976                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 56718                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 57040                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 57243                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 57495                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 57663                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 57889                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 58185                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 58444                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                  4122                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                  3808                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                 3616                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                 3379                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                 3218                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                 3003                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                 2716                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                 2463                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                  108                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                  100                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                   89                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                   74                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                   67                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                   56                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                   47                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                   41                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  153                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  153                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  155                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  156                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  157                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  159                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  160                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  163                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  172                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  172                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  172                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  172                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  172                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  172                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  172                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  172                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  172                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  172                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  170                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  168                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  166                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  165                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  162                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        62264                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   252.637800                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   249.666122                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    24.071061                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          431      0.69%      0.69% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95          205      0.33%      1.02% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127          166      0.27%      1.29% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           33      0.05%      1.34% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191          167      0.27%      1.61% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223          203      0.33%      1.94% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          426      0.68%      2.62% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        60633     97.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        62264                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          172                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean  2846.104651                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean  1519.710733                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev  2485.872796                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-255           31     18.02%     18.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-511           10      5.81%     23.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-767            5      2.91%     26.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-1023            3      1.74%     28.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1279            8      4.65%     33.14% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1535            4      2.33%     35.47% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1791            5      2.91%     38.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-2047            5      2.91%     41.28% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2303            8      4.65%     45.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2304-2559           11      6.40%     52.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2560-2815            6      3.49%     55.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2816-3071            6      3.49%     59.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3072-3327            9      5.23%     64.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3328-3583           10      5.81%     70.35% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3584-3839            2      1.16%     71.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3840-4095            3      1.74%     73.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::4096-4351            6      3.49%     76.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::4352-4607            7      4.07%     80.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::4608-4863            3      1.74%     82.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::4864-5119            3      1.74%     84.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::5120-5375            1      0.58%     84.88% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::5376-5631            1      0.58%     85.47% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::5632-5887            4      2.33%     87.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::5888-6143            2      1.16%     88.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::6144-6399            2      1.16%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::6400-6655            2      1.16%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::6656-6911            2      1.16%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::6912-7167            3      1.74%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::7168-7423            3      1.74%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::7680-7935            1      0.58%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8448-8703            2      1.16%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::9728-9983            1      0.58%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::10496-10751            1      0.58%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::11264-11519            1      0.58%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::12032-12287            1      0.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          172                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          172                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.162791                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.038256                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     2.197077                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              9      5.23%      5.23% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              3      1.74%      6.98% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              3      1.74%      8.72% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              2      1.16%      9.88% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20              2      1.16%     11.05% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              2      1.16%     12.21% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              3      1.74%     13.95% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              3      1.74%     15.70% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            145     84.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          172                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                14938222276                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat           23202804976                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat               1560275200                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   30637.10                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              47587.10                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     360.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       2.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  360.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    2.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       3.64                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   3.61                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.47                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.66                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 425996                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3310                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                   703522.72                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  34896476953                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    4545701187                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          3202816377.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          3298611859.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          3418496524.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          3267331603.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0            2160630096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1            2225254032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2            2306128608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3            2204152272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         19780913318.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         20364898444.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         21091825497.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3          20091092736                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        740220871.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        742278712.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        757530040.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        745900047.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      604152071043.839966                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      605025494118.719971                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      606045548954.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      605144293701.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      6431103782400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      6430337621808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      6429442836864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      6430233411648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        9059837579425.919922                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        9060691304293.439453                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        9061759511808                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        9060383327326.080078                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          78.090136                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          78.097494                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          78.106701                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          78.094840                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker       462080                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data      2201344                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker       460544                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data      2226432                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker       485120                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data      2248960                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker       468480                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data      2232576                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker       482560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data      2272256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker       464128                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data      2193664                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total         16245760                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        46848                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       128000                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        128000                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker         1805                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         8599                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker         1799                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         8697                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker         1895                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         8785                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker         1830                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         8721                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker         1885                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         8876                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker         1813                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         8569                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             63460                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          500                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              500                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker     10685819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       201284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     50907122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker     10650298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst       213124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     51487294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker     11218630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst       260485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     52008265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker     10833822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst       124323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     51629377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker     11159428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst       118402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     52546996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker     10733180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        71041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     50729518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         5920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        94722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data        11840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total           375690891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       201284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst       213124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst       260485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst       124323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst       118402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        71041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        94722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total        1083382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       2960061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            2960061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       2960061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker     10685819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       201284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     50907122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker     10650298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst       213124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     51487294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker     11218630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst       260485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     52008265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker     10833822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst       124323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     51629377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker     11159428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst       118402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     52546996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker     10733180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        71041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     50729518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         5920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        94722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data        11840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          378650951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     63460                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      500                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  507680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   4000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM             16243296                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  2464                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                128256                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys              16245760                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             128000                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                   77                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           67721                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           66512                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           57744                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           60744                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           67040                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           61600                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           64434                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           61808                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             527                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             400                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             408                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             528                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             456                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             544                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             664                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             481                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 43424489000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              507680                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               4000                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 58828                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 59137                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 59384                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 59632                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 59848                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 60088                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 60362                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 60632                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                  4473                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                  4180                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                 3952                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                 3718                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                 3508                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                 3276                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                 3012                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                 2752                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                  150                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                  131                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                  112                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                   99                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                   93                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                   85                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                   75                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                   65                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  151                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  152                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  152                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  153                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  155                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  155                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  156                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  156                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  173                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  173                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  171                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  171                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  170                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  170                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        64770                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   252.764428                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   249.948289                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    23.555931                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          405      0.63%      0.63% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95          239      0.37%      0.99% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127          166      0.26%      1.25% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           20      0.03%      1.28% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191          165      0.25%      1.54% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223          240      0.37%      1.91% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          395      0.61%      2.52% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        63140     97.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        64770                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          174                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean  2935.787356                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean  1626.453399                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev  2603.050335                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-255           23     13.22%     13.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-511           16      9.20%     22.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-767            3      1.72%     24.14% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-1023            7      4.02%     28.16% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1279            6      3.45%     31.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1535            7      4.02%     35.63% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1791            6      3.45%     39.08% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-2047            6      3.45%     42.53% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2303            8      4.60%     47.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2304-2559            8      4.60%     51.72% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2560-2815            8      4.60%     56.32% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2816-3071            4      2.30%     58.62% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3072-3327            8      4.60%     63.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3328-3583            5      2.87%     66.09% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3584-3839            7      4.02%     70.11% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3840-4095            1      0.57%     70.69% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4096-4351            4      2.30%     72.99% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4352-4607            5      2.87%     75.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4608-4863            7      4.02%     79.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4864-5119            3      1.72%     81.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5120-5375            7      4.02%     85.63% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5376-5631            3      1.72%     87.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5632-5887            4      2.30%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5888-6143            2      1.15%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::6400-6655            1      0.57%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::6656-6911            1      0.57%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::6912-7167            2      1.15%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::7168-7423            2      1.15%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::7424-7679            1      0.57%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::7680-7935            1      0.57%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::7936-8191            3      1.72%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8192-8447            1      0.57%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::9728-9983            2      1.15%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::12544-12799            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::15872-16127            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          174                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          174                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.034483                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    22.873401                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     2.482066                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16             17      9.77%      9.77% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              1      0.57%     10.34% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              1      0.57%     10.92% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::20              4      2.30%     13.22% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              1      0.57%     13.79% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              1      0.57%     14.37% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              1      0.57%     14.94% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            147     84.48%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25              1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          174                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                15631534490                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat           24235405340                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat               1624329600                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   30794.80                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              47744.80                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                     375.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       2.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                  375.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    2.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       3.79                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.46                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.98                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 443514                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  3327                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                   678931.97                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  34726434412                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    4716442004                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          3495373862.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          3230435779.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          3460051123.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          3456783993.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0            2357990304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1            2179262232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2            2334161472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3            2331957456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         21688488307.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         19928058009.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         21397531084.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         21258796915.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        742809968.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        737236131.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        739693347.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        787410201.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      606188010669.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      604529622463.680054                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      606298136857.920044                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      606574642161.599976                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      6429317870448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      6430772596944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      6429221268528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      6428978720016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        9062487688877.759766                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        9060074356878.718750                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        9062147987732.160156                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        9062085456062.398438                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          78.112978                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          78.092176                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          78.110050                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          78.109511                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker       483072                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data      2179584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker       488192                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data      2165504                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker       478208                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data      2186240                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker       462336                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data      2195456                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker       454144                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data      2193152                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker       462848                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data      2211584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total         16005120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        44288                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       128256                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        128256                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker         1887                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         8514                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker         1907                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         8459                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker         1868                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         8540                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker         1806                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         8576                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker         1774                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         8567                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker         1808                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         8639                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             62520                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          501                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              501                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker     11171269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       224965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     50403912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker     11289671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst       189444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     50078305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker     11058786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       177604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     50557835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker     10691739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        94722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     50770959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker     10502295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst       159843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     50717678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker     10703579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst       118402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     51143927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        59201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data        11840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           370125977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       224965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst       189444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       177604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        94722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst       159843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst       118402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        59201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total        1024181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       2965981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            2965981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       2965981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker     11171269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       224965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     50403912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker     11289671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst       189444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     50078305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker     11058786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       177604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     50557835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker     10691739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        94722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     50770959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker     10502295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst       159843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     50717678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker     10703579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst       118402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     51143927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        59201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data        11840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          373091958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     62520                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      501                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  500160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   4008                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM             16002368                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  2752                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                128768                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys              16005120                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             128256                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                   86                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           56129                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           62792                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           60896                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           63104                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           64440                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           59280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           67376                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           66057                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             744                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             444                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             432                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             560                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             345                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             480                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             448                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             571                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 43377299000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              500160                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               4008                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 57980                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 58298                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 58513                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 58781                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 58995                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 59248                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 59510                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 59762                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                  4362                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                  4058                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                 3859                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                 3612                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                 3411                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                 3167                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                 2919                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                 2678                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                  161                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                  145                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                  131                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                  110                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                   97                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                   88                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                   74                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                   63                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  156                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  159                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  159                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  160                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  162                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  163                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  164                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  164                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  171                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  171                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  171                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  170                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  170                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  170                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  170                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  170                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  171                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  171                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  171                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  171                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  169                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  168                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  167                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  167                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        63792                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   252.870830                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   250.141042                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    23.168103                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          393      0.62%      0.62% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95          209      0.33%      0.94% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127          166      0.26%      1.20% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           26      0.04%      1.24% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191          164      0.26%      1.50% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223          209      0.33%      1.83% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          389      0.61%      2.44% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        62236     97.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        63792                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          171                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean  2956.970760                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean  1733.582581                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev  2584.727580                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-255           20     11.70%     11.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-511           14      8.19%     19.88% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-767            5      2.92%     22.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-1023            7      4.09%     26.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1279            4      2.34%     29.24% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1535            4      2.34%     31.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1791            6      3.51%     35.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-2047           11      6.43%     41.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2303            5      2.92%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2304-2559           11      6.43%     50.88% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2560-2815            5      2.92%     53.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2816-3071           11      6.43%     60.23% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3072-3327           10      5.85%     66.08% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3328-3583            3      1.75%     67.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3584-3839            5      2.92%     70.76% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3840-4095            6      3.51%     74.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4096-4351            2      1.17%     75.44% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4352-4607            5      2.92%     78.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4608-4863            3      1.75%     80.12% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4864-5119            9      5.26%     85.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::5120-5375            3      1.75%     87.13% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::5376-5631            1      0.58%     87.72% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::5632-5887            4      2.34%     90.06% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::5888-6143            2      1.17%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::6144-6399            1      0.58%     91.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::6400-6655            1      0.58%     92.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::6656-6911            1      0.58%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::7168-7423            2      1.17%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::7424-7679            1      0.58%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::7936-8191            2      1.17%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8192-8447            3      1.75%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::9728-9983            1      0.58%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::13312-13567            1      0.58%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::13568-13823            1      0.58%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::13824-14079            1      0.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          171                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          171                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.532164                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.435827                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.956247                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              8      4.68%      4.68% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              1      0.58%      5.26% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              1      0.58%      5.85% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20              2      1.17%      7.02% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              1      0.58%      7.60% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              1      0.58%      8.19% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              3      1.75%      9.94% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            150     87.72%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::25              3      1.75%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          171                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                15379508596                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat           23855762896                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat               1600236800                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   30754.47                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              47704.47                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     370.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       2.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  370.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    2.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       3.73                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.47                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.69                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 436956                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  3350                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.58                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                   688299.12                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  34792515606                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    4649786650                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          3286758988.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          3278649225.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2            3383605008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          3575163916.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0            2217258048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1            2211787176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2            2282590680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3            2411816928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         20274057523.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         20239022169.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         20854700505.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         22101965683.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        774310026.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        740084014.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        762830576.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        748690283.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      604817857820.159912                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      604871669413.439941                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      605836836204.479980                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      607285675373.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      6430519758912.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      6430472555760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      6429625918224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      6428355006672.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        9060587146636.800781                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        9060510913077.119141                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        9061443626517.121094                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        9063175464175.679688                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          78.096596                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          78.095939                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          78.103979                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          78.118906                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data      1937920                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data      1946880                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data      1978624                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data      1962752                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data      1951744                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data      1976832                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total         11788800                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       127744                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        127744                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         7570                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         7605                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         7729                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         7667                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         7624                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         7722                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             46050                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          499                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              499                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       183524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     44815317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       148003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     45022522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst       153923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     45756617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        65121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     45389569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        76962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     45135004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        94722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     45715176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        35521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data        29601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total           272621581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       183524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       148003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst       153923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        65121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        76962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        94722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        35521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         757776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       2954140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            2954140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       2954140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       183524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     44815317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       148003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     45022522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst       153923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     45756617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        65121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     45389569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        76962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     45135004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        94722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     45715176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        35521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data        29601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          275575721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     46050                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      499                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  368400                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   3992                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM             11788096                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                   704                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                128256                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys              11788800                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             127744                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                   22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           47400                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           47032                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           45880                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           44176                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           43968                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           45785                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           45953                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           48184                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             528                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             472                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             456                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             511                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             489                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             584                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             520                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             448                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 43417808000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              368400                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               3992                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 43548                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 43731                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 43883                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 44017                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 44134                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 44274                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 44407                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 44549                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                  2446                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                  2267                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                 2122                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                 1995                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                 1878                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                 1745                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                 1614                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                 1475                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                   54                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                   48                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                   41                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                   34                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                   34                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                   27                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                   25                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                   22                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  157                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  161                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  162                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  163                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  163                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  163                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  169                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  169                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  169                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  169                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  169                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  169                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  169                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  169                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  170                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  170                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  170                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  169                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  168                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  167                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  167                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  167                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        47173                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   252.609586                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   249.585039                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    24.223369                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          336      0.71%      0.71% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95          156      0.33%      1.04% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127          127      0.27%      1.31% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           12      0.03%      1.34% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191          129      0.27%      1.61% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223          156      0.33%      1.94% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          328      0.70%      2.64% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        45929     97.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        47173                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          170                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean  2189.282353                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean  1328.367443                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev  1729.437837                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-255           23     13.53%     13.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-511           14      8.24%     21.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-767            4      2.35%     24.12% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-1023            4      2.35%     26.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1279            9      5.29%     31.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1535            8      4.71%     36.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1791           19     11.18%     47.65% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-2047           12      7.06%     54.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2303            8      4.71%     59.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2559           11      6.47%     65.88% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2815            5      2.94%     68.82% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2816-3071           10      5.88%     74.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3072-3327            8      4.71%     79.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3328-3583            4      2.35%     81.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3584-3839            5      2.94%     84.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3840-4095            4      2.35%     87.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4096-4351            3      1.76%     88.82% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4352-4607            3      1.76%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4608-4863            2      1.18%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4864-5119            2      1.18%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::5120-5375            3      1.76%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::5376-5631            1      0.59%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::5632-5887            1      0.59%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::6144-6399            2      1.18%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::6400-6655            3      1.76%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::6912-7167            1      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::9472-9727            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          170                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          170                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.576471                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.501818                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.691444                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              6      3.53%      3.53% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              1      0.59%      4.12% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              2      1.18%      5.29% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20              1      0.59%      5.88% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              1      0.59%      6.47% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              3      1.76%      8.24% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            153     90.00%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25              3      1.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          170                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                11189214630                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat           17433221730                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat               1178809600                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   30374.27                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              47324.27                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                     272.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       2.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                  272.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    2.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       2.76                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   2.73                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.35                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 321878                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3335                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.54                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                   932733.42                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  35958130063                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    3484573353                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          2825908041.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1            2854087488                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          2803935052.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          2915906515.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0            1906366536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1            1925376480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2            1891543488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3          1967079792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         17296552166.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         17467328985.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         17103928358.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         17741622412.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        750510489.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        738656133.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        743185290.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        778609013.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      601559628744.959961                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      601897363485.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      601737666667.199951                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      602786828329.920044                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      6433377854592.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      6433081596048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      6433221680976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      6432301363728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        9056413965888.960938                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        9056661553938.240234                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        9056199085151.039062                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        9057188555110.080078                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          78.060626                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          78.062760                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          78.058774                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          78.067303                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker       466176                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data      2195456                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker       438784                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data      2212864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker       457984                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data      2187776                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker       450816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data      2187776                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker       442112                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data      2190848                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker       447488                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data      2223104                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total         15929344                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        27648                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       133376                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        133376                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker         1821                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         8576                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker         1714                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         8644                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker         1789                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         8546                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker         1761                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         8546                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker         1727                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         8558                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker         1748                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         8684                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             62224                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          521                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              521                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker     10780541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       224965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     50770959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker     10147088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        71041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     51173528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker     10591097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst       124323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     50593356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker     10425333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        35521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     50593356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker     10224049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        71041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     50664397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker     10348372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        59201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     51410332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        53281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data        11840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total           368373621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       224965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        71041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst       124323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        35521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        71041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        59201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        53281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         639373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       3084383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            3084383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       3084383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker     10780541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       224965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     50770959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker     10147088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        71041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     51173528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker     10591097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst       124323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     50593356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker     10425333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        35521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     50593356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker     10224049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        71041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     50664397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker     10348372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        59201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     51410332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        53281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data        11840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          371458004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     62224                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      521                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  497792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   4168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM             15927840                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  1504                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                132640                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys              15929344                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             133376                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                   47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                  15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           61608                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           60528                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           61648                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           66208                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           63304                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           62200                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           60624                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           61625                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             561                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             632                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             384                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             664                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             352                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             608                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             392                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             552                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 43386841000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              497792                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               4168                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 57748                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 58078                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 58328                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 58593                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 58792                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 59022                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 59288                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 59542                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                  4314                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                  4001                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                 3758                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                 3513                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                 3331                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                 3114                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                 2859                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                 2615                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                  149                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                  131                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                  124                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                  104                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                   88                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                   75                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                   65                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                   55                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  162                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  163                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  163                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  164                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  164                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  164                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  164                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  164                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  178                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  177                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  177                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  177                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  177                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  177                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        63547                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   252.733882                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   249.883982                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    23.671223                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          407      0.64%      0.64% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95          227      0.36%      1.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127          166      0.26%      1.26% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           22      0.03%      1.29% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191          168      0.26%      1.56% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223          226      0.36%      1.91% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          401      0.63%      2.54% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        61930     97.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        63547                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          178                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean  2791.870787                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean  1333.624469                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev  2660.421221                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-255           37     20.79%     20.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-511           14      7.87%     28.65% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-767            4      2.25%     30.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-1023            9      5.06%     35.96% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1279            5      2.81%     38.76% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1535            4      2.25%     41.01% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1791            3      1.69%     42.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-2047            5      2.81%     45.51% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2048-2303           12      6.74%     52.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2304-2559            7      3.93%     56.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2560-2815            4      2.25%     58.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2816-3071            6      3.37%     61.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3072-3327            7      3.93%     65.73% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3328-3583            7      3.93%     69.66% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3584-3839            6      3.37%     73.03% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3840-4095            4      2.25%     75.28% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4096-4351            2      1.12%     76.40% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4352-4607            3      1.69%     78.09% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4608-4863            2      1.12%     79.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4864-5119            4      2.25%     81.46% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::5120-5375            2      1.12%     82.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::5376-5631            1      0.56%     83.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::5632-5887            4      2.25%     85.39% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::5888-6143            2      1.12%     86.52% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::6144-6399            1      0.56%     87.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::6400-6655            5      2.81%     89.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::6656-6911            2      1.12%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::6912-7167            1      0.56%     91.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::7424-7679            2      1.12%     92.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::7680-7935            2      1.12%     93.82% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::7936-8191            2      1.12%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8448-8703            1      0.56%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8704-8959            3      1.69%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8960-9215            1      0.56%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::9216-9471            1      0.56%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::9472-9727            1      0.56%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::9728-9983            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::12288-12543            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          178                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          178                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.286517                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.151102                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     2.262926                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16             15      8.43%      8.43% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              1      0.56%      8.99% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              1      0.56%      9.55% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              1      0.56%     10.11% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            158     88.76%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25              2      1.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          178                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                15331598224                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat           23768375974                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat               1592784000                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   30802.11                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              47752.11                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                     368.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       3.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                  368.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    3.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       3.71                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.48                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.42                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 434893                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  3450                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.07                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                   691478.86                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  34814575745                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    4627726511                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          3271680115.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1            3391573248                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2            3361817088                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          3321060220.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0            2207085792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1            2287966080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2            2267892480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3            2240397768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         20242186099.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         20989638758.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         20707780953.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         20470335475.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        740113873.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        740152857.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        770312125.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        739106933.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      604641376134.719971                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      605649445102.079956                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      605692664216.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      605480157619.199951                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      6430674567408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      6429790296384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      6429752384880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      6429938794176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        9060474154741.439453                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        9061546217748.480469                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        9061249997062.080078                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        9060886997511.359375                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          78.095622                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          78.104863                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          78.102310                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          78.099181                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.dtb.walker       447744                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data      2187008                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker       439296                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data      2159616                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker       420352                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data      2187520                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.dtb.walker       433664                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data      2213376                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.dtb.walker       440320                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data      2153728                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.dtb.walker       446464                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data      2186240                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total         15748608                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       143872                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        143872                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.dtb.walker         1749                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         8543                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker         1716                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         8436                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker         1642                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         8545                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.dtb.walker         1694                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         8646                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.dtb.walker         1720                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         8413                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.dtb.walker         1744                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         8540                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             61518                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          562                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              562                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.dtb.walker     10354292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.inst       201284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     50575595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker     10158928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       124323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     49942142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker      9720839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst       153923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     50587436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.dtb.walker     10028685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        59201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     51185368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.dtb.walker     10182608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        94722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     49805980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.dtb.walker     10324691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst       100642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     50557835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        35521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           364194016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       201284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       124323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst       153923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        59201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        94722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst       100642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        35521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         769616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       3327108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            3327108                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       3327108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.dtb.walker     10354292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       201284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     50575595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker     10158928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       124323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     49942142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker      9720839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst       153923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     50587436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.dtb.walker     10028685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        59201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     51185368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.dtb.walker     10182608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        94722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     49805980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.dtb.walker     10324691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst       100642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     50557835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        35521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          367521124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     61518                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      562                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  492144                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   4496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM             15747328                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  1280                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                143872                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys              15748608                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             143872                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                   40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           56384                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           56216                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           60864                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           59896                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           64512                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           68744                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           58904                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           66584                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             496                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             591                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             760                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             608                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             417                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             592                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             392                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             640                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 43417467000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              492144                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               4496                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 57084                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 57417                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 57640                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 57901                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 58086                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 58304                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 58567                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 58832                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                  4236                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                  3926                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                 3716                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                 3472                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                 3294                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                 3088                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                 2842                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                 2591                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                  182                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                  159                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                  146                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                  130                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                  124                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                  112                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                   95                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                   81                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    7                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  174                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  174                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  177                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  180                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  183                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  184                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  186                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  194                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  194                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  194                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  194                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  194                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  194                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  194                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  194                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  194                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  194                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  193                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  191                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  188                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  185                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  184                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  182                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        62893                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   252.670408                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   249.730189                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    23.958020                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          423      0.67%      0.67% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95          229      0.36%      1.04% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127          153      0.24%      1.28% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           27      0.04%      1.32% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191          152      0.24%      1.56% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223          229      0.36%      1.93% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          422      0.67%      2.60% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        61258     97.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        62893                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          194                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean  2535.092784                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean  1293.889136                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev  2469.326959                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-255           36     18.56%     18.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-511           14      7.22%     25.77% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-767            6      3.09%     28.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-1023           13      6.70%     35.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1279            9      4.64%     40.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1535           10      5.15%     45.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1791            8      4.12%     49.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-2047            9      4.64%     54.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2048-2303            8      4.12%     58.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2304-2559            6      3.09%     61.34% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2560-2815            7      3.61%     64.95% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2816-3071            5      2.58%     67.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3072-3327            5      2.58%     70.10% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3328-3583            5      2.58%     72.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3584-3839            4      2.06%     74.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3840-4095            4      2.06%     76.80% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4096-4351            4      2.06%     78.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4352-4607            5      2.58%     81.44% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4608-4863            5      2.58%     84.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4864-5119            2      1.03%     85.05% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::5120-5375            1      0.52%     85.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::5376-5631            3      1.55%     87.11% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::5632-5887            5      2.58%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::5888-6143            2      1.03%     90.72% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::6144-6399            3      1.55%     92.27% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::6400-6655            2      1.03%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::6912-7167            1      0.52%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::7936-8191            2      1.03%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8192-8447            2      1.03%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8448-8703            2      1.03%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8704-8959            1      0.52%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8960-9215            1      0.52%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::9216-9471            1      0.52%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::10240-10495            1      0.52%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::10496-10751            2      1.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          194                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          194                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.175258                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.066368                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     2.068818                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              8      4.12%      4.12% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              2      1.03%      5.15% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              2      1.03%      6.19% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              5      2.58%      8.76% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              6      3.09%     11.86% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              5      2.58%     14.43% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              2      1.03%     15.46% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              2      1.03%     16.49% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            162     83.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          194                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                15177119028                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat           23518281828                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat               1574732800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   30841.28                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              47791.28                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     364.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       3.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  364.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    3.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       3.67                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   3.64                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.46                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.92                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 429967                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  3740                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                   699379.30                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  34855269168                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    4587033088                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          3136623436.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          3295111276.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          3575642918.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          3398524214.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0          2115976128.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1            2222892528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2            2412140064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3            2292655224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         19350587942.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         20290565068.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         22078836748.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         20958241574.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        738995374.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        776114887.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        782799344.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        741764459.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      603702358608.959961                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      605068076511.359985                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      607226030354.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      606030088092.479980                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      6431498266992.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      6430300268832.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      6428407326864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      6429456399024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        9059239953800.640625                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        9060650174423.041016                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        9063179921613.119141                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        9061574817907.201172                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          78.084984                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          78.097140                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          78.118944                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          78.105109                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           23                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           23                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           23                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           23                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data      1949696                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data      1984512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data      1976576                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data      1977856                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data      1999616                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data      1979648                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total         11903488                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        29440                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       178432                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        178432                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         7616                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         7752                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         7721                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         7726                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         7811                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         7733                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             46498                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          697                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              697                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        17760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       130243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     45087643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        23680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        71041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     45892779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        35521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       153923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     45709256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        23680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst       106562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     45738856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker        11840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        82882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     46242067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker         5920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst       106562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     45780297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        29601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data        23680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           275273795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       130243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        71041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       153923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst       106562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        82882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst       106562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        29601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         680814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       4126324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            4126324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       4126324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        17760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       130243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     45087643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        23680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        71041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     45892779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        35521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       153923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     45709256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        23680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst       106562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     45738856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker        11840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        82882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     46242067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker         5920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst       106562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     45780297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        29601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data        23680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          279400120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     46498                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      697                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  371984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   5576                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM             11896224                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                  7264                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                178496                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys              11903488                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             178432                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  227                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           45460                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           45451                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           49784                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           47355                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           45955                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           47296                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           44584                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           45872                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             968                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             704                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             623                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             923                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             744                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             552                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             648                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             416                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 43421853000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              371984                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               5576                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 44023                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 44197                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 44338                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 44460                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 44578                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 44677                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 44808                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 44943                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                  2385                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                  2212                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                 2072                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                 1953                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                 1842                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                 1745                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                 1621                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                 1489                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   62                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   51                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   50                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   46                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   39                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   37                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   31                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   29                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  215                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  216                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  219                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  220                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  223                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  228                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  241                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  241                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  240                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  240                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  240                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  240                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  240                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  240                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  240                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  240                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  238                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  237                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  237                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  237                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  234                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  229                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        47848                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   252.355793                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   249.024894                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    25.238122                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          394      0.82%      0.82% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95          148      0.31%      1.13% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127          135      0.28%      1.41% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           12      0.03%      1.44% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191          133      0.28%      1.72% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223          152      0.32%      2.04% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          377      0.79%      2.82% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        46497     97.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        47848                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          240                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean  1551.920833                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   958.275909                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev  1302.942151                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-127           15      6.25%      6.25% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-255           21      8.75%     15.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-383           13      5.42%     20.42% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-511           17      7.08%     27.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-639            9      3.75%     31.25% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-767           11      4.58%     35.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-895           11      4.58%     40.42% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-1023            3      1.25%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1151           12      5.00%     46.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1279           12      5.00%     51.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1407            3      1.25%     52.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1535            7      2.92%     55.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1663           11      4.58%     60.42% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1791           12      5.00%     65.42% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-1919            3      1.25%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1920-2047            7      2.92%     69.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2175            6      2.50%     72.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2176-2303            5      2.08%     74.17% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2304-2431            8      3.33%     77.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2432-2559            4      1.67%     79.17% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2560-2687            4      1.67%     80.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2688-2815            4      1.67%     82.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2816-2943            5      2.08%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2944-3071            5      2.08%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3072-3199            5      2.08%     88.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3200-3327            3      1.25%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3328-3455            4      1.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3712-3839            4      1.67%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3840-3967            2      0.83%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3968-4095            2      0.83%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4096-4223            2      0.83%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4224-4351            2      0.83%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4352-4479            2      0.83%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4480-4607            1      0.42%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4608-4735            2      0.83%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::5248-5375            1      0.42%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::6400-6527            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::6784-6911            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          240                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          240                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.241667                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.110599                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     2.268562                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16             13      5.42%      5.42% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              4      1.67%      7.08% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              6      2.50%      9.58% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.42%     10.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.42%     10.42% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              5      2.08%     12.50% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              5      2.08%     14.58% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            203     84.58%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              1      0.42%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              1      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          240                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                11315279000                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat           17616560150                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat               1189622400                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   30437.30                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              47387.30                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     275.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       4.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  275.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    4.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       2.79                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   2.75                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.34                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.09                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 324850                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  4637                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.16                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                   920051.98                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  35901024287                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    3541277969                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          2795427331.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          2930653353.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          2858876294.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          2877277334.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0          1885804152.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1            1977028056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2            1928607024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3            1941020424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0          17113961280                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         17918288294.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         17434562995.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         17353171929.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        743400529.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        769545722.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        761807877.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        856307220.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      601336671338.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      602507415916.799927                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      602147618510.400024                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      602735126958.719971                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      6433573431264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      6432546462336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      6432862074096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      6432346715808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        9056145841214.400391                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        9057346538998.080078                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        9056690692115.519531                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        9056806764993.599609                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          78.058315                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          78.068664                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          78.063011                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          78.064012                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker       440064                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data      2120960                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker       451584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data      2118656                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker       431616                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data      2151680                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker       445440                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data      2185728                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.dtb.walker       445440                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data      2171904                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker       434176                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data      2119424                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total         15552000                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        33792                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       167936                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        167936                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker         1719                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         8285                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker         1764                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         8276                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker         1686                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         8405                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker         1740                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         8538                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.dtb.walker         1740                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         8484                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker         1696                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         8279                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             60750                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          656                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              656                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker     10176688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst       142083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     49048204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker     10443094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       153923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     48994923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker      9981324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       195364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     49758619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker     10301011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        88802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     50545995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.dtb.walker     10301011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        88802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     50226308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker     10040526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        65121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     49012683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data         5920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        47361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        29601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           359647362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       142083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       153923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       195364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        88802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        88802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        65121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        47361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         781456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       3883600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            3883600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       3883600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker     10176688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       142083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     49048204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker     10443094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       153923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     48994923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker      9981324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       195364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     49758619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker     10301011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        88802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     50545995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.dtb.walker     10301011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        88802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     50226308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker     10040526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        65121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     49012683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data         5920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        47361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        29601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          363530962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     60750                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      656                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  486000                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5248                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM             15544832                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  7168                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                167936                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys              15552000                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             167936                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  224                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           60136                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           56772                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           56984                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           66113                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           64184                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           58056                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           62136                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           61395                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             768                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             960                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             512                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             649                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             376                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             464                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             424                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1095                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 43419027000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              486000                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5248                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 56494                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 56773                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 57015                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 57278                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 57465                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 57692                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 57952                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 58194                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                  4084                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                  3813                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                 3588                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                 3337                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                 3160                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                 2941                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                 2696                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                 2462                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                  142                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                  130                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                  113                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                  101                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   91                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   83                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   69                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   62                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  208                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  208                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  208                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  209                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  209                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  212                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  212                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  217                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  224                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  223                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  223                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  220                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  220                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  215                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        62209                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   252.580302                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   249.493283                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    24.389014                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          462      0.74%      0.74% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95          197      0.32%      1.06% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127          163      0.26%      1.32% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           21      0.03%      1.36% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191          162      0.26%      1.62% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223          200      0.32%      1.94% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          447      0.72%      2.66% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        60557     97.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        62209                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          224                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean  2169.357143                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean  1400.616467                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev  1694.079180                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-255           25     11.16%     11.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-511           15      6.70%     17.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-767           17      7.59%     25.45% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-1023            4      1.79%     27.23% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1279           14      6.25%     33.48% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1535           12      5.36%     38.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1791           17      7.59%     46.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-2047           17      7.59%     54.02% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2303           15      6.70%     60.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2304-2559            8      3.57%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2560-2815           12      5.36%     69.64% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2816-3071           12      5.36%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3072-3327           12      5.36%     80.36% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3328-3583            5      2.23%     82.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3584-3839            6      2.68%     85.27% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3840-4095            4      1.79%     87.05% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4096-4351            9      4.02%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4352-4607            5      2.23%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4608-4863            2      0.89%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4864-5119            2      0.89%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::5376-5631            2      0.89%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::5632-5887            2      0.89%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::5888-6143            1      0.45%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::6144-6399            1      0.45%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::6912-7167            1      0.45%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::7168-7423            1      0.45%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::7936-8191            1      0.45%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8960-9215            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::9216-9471            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          224                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          224                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.428571                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.334380                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.899796                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              9      4.02%      4.02% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              4      1.79%      5.80% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              3      1.34%      7.14% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              3      1.34%      8.48% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              4      1.79%     10.27% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            201     89.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          224                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                14924570388                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat           23158473588                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat               1554483200                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   30723.15                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              47673.15                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     359.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       3.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  359.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    3.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       3.63                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   3.59                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.45                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.49                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 424450                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4365                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                   707081.18                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  34887457926                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    4554844330                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          3217086633.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          3359991196.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2            3355106832                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          3381090854.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0            2170256856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1            2266660728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2            2263365720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3            2280894624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         19812165235.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         20774173555.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2          20702480448                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         20843967705.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        780114862.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        739267430.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        741530972.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        744323281.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      604338142080.959961                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      605445074383.680054                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      605589141856.320068                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      605923455502.079956                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      6430940562192.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      6429969568944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      6429843193968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      6429549936384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        9059955473178.240234                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        9061251881556.480469                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        9061191965114.880859                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        9061420813670.400391                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          78.091152                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          78.102326                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          78.101810                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          78.103782                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data      2032384                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data      2066432                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data      2043648                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data      2010624                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data      2031104                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data      2007040                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total         12225280                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        33536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       138496                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        138496                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         7939                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         8072                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         7983                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         7854                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         7934                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         7840                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             47755                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          541                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              541                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       171684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     46999842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       130243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     47787218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       213124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     47260327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        88802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     46496632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        53281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     46970242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        47361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     46413750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        71041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data        11840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           282715388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       171684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       130243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       213124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        88802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        53281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        47361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        71041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         775536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       3202786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            3202786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       3202786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       171684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     46999842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       130243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     47787218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       213124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     47260327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        88802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     46496632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        53281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     46970242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        47361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     46413750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        71041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data        11840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          285918173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     47755                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      541                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  382040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   4328                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM             12224032                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  1248                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                137728                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys              12225280                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             138496                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                   39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           49289                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           46848                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           50560                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           46216                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           46328                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           47296                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           48032                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           47432                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             759                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             488                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             368                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             584                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             376                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             456                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             800                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             473                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 43401107000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              382040                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               4328                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 45184                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 45368                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 45510                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 45670                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 45773                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 45904                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 46050                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 46207                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                  2491                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                  2314                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                 2177                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                 2024                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                 1926                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                 1798                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                 1657                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                 1503                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   62                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   54                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   49                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   42                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   38                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   35                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   32                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   30                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  173                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  174                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  174                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  175                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  177                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  177                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  178                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  183                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  183                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  184                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  184                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  184                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  184                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  184                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  184                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  183                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  183                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  182                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  181                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  180                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  178                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        48933                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   252.626244                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   249.604895                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    24.175856                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          354      0.72%      0.72% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95          147      0.30%      1.02% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127          136      0.28%      1.30% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           17      0.03%      1.34% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191          136      0.28%      1.61% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223          148      0.30%      1.92% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          347      0.71%      2.63% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        47648     97.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        48933                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          182                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean  2073.543956                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean  1184.233518                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev  1940.580467                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-255           28     15.38%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-511           13      7.14%     22.53% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-767           13      7.14%     29.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-1023           11      6.04%     35.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1279           11      6.04%     41.76% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1535           13      7.14%     48.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1791           13      7.14%     56.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-2047           11      6.04%     62.09% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2303            9      4.95%     67.03% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2304-2559            9      4.95%     71.98% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2560-2815            4      2.20%     74.18% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2816-3071            4      2.20%     76.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3072-3327            3      1.65%     78.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3328-3583            4      2.20%     80.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3584-3839            2      1.10%     81.32% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3840-4095            5      2.75%     84.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4096-4351            5      2.75%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4352-4607            3      1.65%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4608-4863            2      1.10%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4864-5119            2      1.10%     90.66% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::5120-5375            4      2.20%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::5376-5631            2      1.10%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::5632-5887            1      0.55%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::5888-6143            1      0.55%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::6400-6655            2      1.10%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::6656-6911            1      0.55%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::6912-7167            2      1.10%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::7168-7423            1      0.55%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::7680-7935            1      0.55%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8448-8703            1      0.55%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::9472-9727            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          182                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          182                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.648352                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.579520                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.657887                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              5      2.75%      2.75% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.55%      3.30% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              2      1.10%      4.40% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              2      1.10%      5.49% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              2      1.10%      6.59% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.55%      7.14% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            167     91.76%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25              1      0.55%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::31              1      0.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          182                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                11597026022                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat           18071942972                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat               1222403200                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   30358.63                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              47308.63                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     282.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       3.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  282.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    3.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       2.86                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   2.83                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.35                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.00                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 333798                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  3574                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              82.73                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                   898648.07                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  35825695205                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    3616819211                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          2865745612.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          2881919779.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          2915620444.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          2952567676.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0            1933241088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1          1944152232.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2            1966886808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3            1991811528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         17528123558.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1          17657190720                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2          17837741376                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         17908730611.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        769621201.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        734870568.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        739037675.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        820267223.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      601878128146.559937                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      602100400184.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      602491146840                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      603143536901.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      6433098469152.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      6432903493680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      6432560733456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      6431988461472.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        9056770474078.080078                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        9056919172483.199219                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        9057208311918.720703                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        9057502520731.201172                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          78.063699                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          78.064981                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          78.067473                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          78.070009                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data      1954816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data      2012928                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data      1957632                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data      2010624                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data      1999872                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data      2006016                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total         11969024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       123392                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        123392                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         7636                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         7863                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         7647                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         7854                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         7812                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         7836                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             46754                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          482                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              482                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       201284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     45206045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        65121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     46549913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst       124323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     45271167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        35521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     46496632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        59201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     46247987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        59201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     46390070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        53281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data        29601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total           276789346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       201284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        65121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst       124323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        35521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        59201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        59201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        53281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         597932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       2853498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            2853498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       2853498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       201284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     45206045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        65121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     46549913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst       124323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     45271167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        35521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     46496632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        59201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     46247987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        59201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     46390070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        53281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data        29601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          279642845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     46754                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      482                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  374032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   3856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM             11967776                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  1248                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                123648                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys              11969024                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             123392                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                   39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           45640                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           47296                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           48680                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           47088                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           48480                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           44504                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           44937                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           47368                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             496                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             464                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             441                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             456                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             424                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             440                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             711                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             432                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 43403026000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              374032                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               3856                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 44266                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 44460                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 44585                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 44722                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 44822                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 44960                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 45099                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 45224                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                  2420                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                  2233                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                 2115                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                 1987                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                 1891                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                 1758                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                 1622                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                 1503                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   62                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                   54                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                   47                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                   38                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                   34                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                   30                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                   28                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                   22                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  153                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  155                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  158                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  164                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  164                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  163                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  161                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        47864                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   252.620425                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   249.591403                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    24.217503                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          338      0.71%      0.71% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95          176      0.37%      1.07% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127          114      0.24%      1.31% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            8      0.02%      1.33% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191          115      0.24%      1.57% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223          175      0.37%      1.93% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          336      0.70%      2.64% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        46602     97.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        47864                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          164                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean  2295.810976                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean  1350.249245                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev  1929.286430                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-127            5      3.05%      3.05% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-255           19     11.59%     14.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-383            9      5.49%     20.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-511            5      3.05%     23.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-639            6      3.66%     26.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-767            3      1.83%     28.66% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-895            4      2.44%     31.10% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-1023            4      2.44%     33.54% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1151            2      1.22%     34.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1279            5      3.05%     37.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1407            4      2.44%     40.24% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1535            7      4.27%     44.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1663            2      1.22%     45.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1791            5      3.05%     48.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1919            2      1.22%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-2047            4      2.44%     52.44% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2175            4      2.44%     54.88% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2303            2      1.22%     56.10% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2431            6      3.66%     59.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2432-2559            1      0.61%     60.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2560-2687            5      3.05%     63.41% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2688-2815            1      0.61%     64.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2816-2943            5      3.05%     67.07% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2944-3071            4      2.44%     69.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3072-3199            2      1.22%     70.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3200-3327            3      1.83%     72.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3328-3455            4      2.44%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3456-3583            3      1.83%     76.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3584-3711            3      1.83%     78.66% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3712-3839            1      0.61%     79.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3840-3967            2      1.22%     80.49% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3968-4095            4      2.44%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4224-4351            4      2.44%     85.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4352-4479            1      0.61%     85.98% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4480-4607            2      1.22%     87.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4736-4863            4      2.44%     89.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4992-5119            1      0.61%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::5248-5375            1      0.61%     90.85% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::5376-5503            1      0.61%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::5504-5631            1      0.61%     92.07% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::5632-5759            2      1.22%     93.29% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::5760-5887            2      1.22%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::6144-6271            1      0.61%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::6528-6655            3      1.83%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::6784-6911            1      0.61%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::6912-7039            1      0.61%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::7296-7423            1      0.61%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::7680-7807            1      0.61%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::7936-8063            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          164                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          164                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.560976                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.480950                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.745090                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              6      3.66%      3.66% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              2      1.22%      4.88% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.61%      5.49% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.61%      6.10% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              4      2.44%      8.54% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            148     90.24%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              2      1.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          164                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                11282829266                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat           17622010616                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat               1196777600                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   30168.56                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              47118.56                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                     276.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       2.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                  276.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    2.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       2.80                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   2.77                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.34                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.30                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 326770                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  3223                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.58                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                   918854.81                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  35911995954                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    3530306302                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0            2822284080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          2911668681.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          2824178918.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3            2923415712                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0            1903921800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1            1964220936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2            1905200064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3            1972145520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         17292971404.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         17852151283.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2          17232863232                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         17785675315.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        738765619.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        734555796.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        741970575.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        780367011.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      601517281812.479980                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      602288301879.359985                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      601866650188.799927                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      602830480772.159912                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      6433415001024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      6432738667632.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      6433108537536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      6432263072112.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        9056387371058.880859                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        9057186711527.041016                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        9056376545832.958984                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        9057252301761.601562                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          78.060397                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          78.067287                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          78.060304                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          78.067852                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data      1958912                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data      2015232                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data      1975296                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data      1992448                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data      2013952                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data      1989632                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total         11982336                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        35584                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       133632                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        133632                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         7652                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         7872                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         7716                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         7783                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         7867                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         7772                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             46806                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          522                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              522                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       230885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     45300767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       118402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     46603194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       153923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     45679655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       100642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     46076303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        82882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     46573593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst        88802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     46011182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        47361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data        29601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total           277097193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       230885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       118402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       153923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       100642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        82882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst        88802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        47361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         822897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       3090303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            3090303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       3090303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       230885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     45300767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       118402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     46603194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       153923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     45679655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       100642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     46076303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        82882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     46573593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst        88802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     46011182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        47361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data        29601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          280187496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     46806                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      522                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  374448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   4176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM             11982080                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                133888                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys              11982336                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             133632                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs           41                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           47912                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           46488                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           48464                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           47248                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           47352                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           47088                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           44416                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           45472                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             592                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             504                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             432                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             568                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             528                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             504                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             520                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             536                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 43394234000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              374448                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               4176                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 44187                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 44370                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 44510                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 44650                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 44769                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 44902                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 45078                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 45226                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                  2549                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                  2379                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                 2249                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                 2115                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                 2000                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                 1871                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                 1700                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                 1557                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                   67                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                   54                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                   44                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                   40                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                   36                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                   32                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                   27                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                   22                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  167                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  169                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  169                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  169                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  170                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  172                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  172                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  173                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  177                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  176                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  176                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  176                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  176                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  176                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  176                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  176                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  177                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  177                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  177                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  177                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  176                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  174                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  174                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  173                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        47996                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   252.437036                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   249.253375                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    24.829228                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          363      0.76%      0.76% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95          164      0.34%      1.10% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127          131      0.27%      1.37% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           21      0.04%      1.41% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191          130      0.27%      1.69% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223          164      0.34%      2.03% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          362      0.75%      2.78% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        46661     97.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        47996                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          177                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean         2136                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean  1361.335846                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev  1567.497368                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-127            8      4.52%      4.52% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-255           11      6.21%     10.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-383           12      6.78%     17.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-511           11      6.21%     23.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-639            4      2.26%     25.99% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-767            2      1.13%     27.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-895            3      1.69%     28.81% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-1023            1      0.56%     29.38% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1151            4      2.26%     31.64% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1279            3      1.69%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1407            5      2.82%     36.16% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1535            4      2.26%     38.42% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1663            5      2.82%     41.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1791            7      3.95%     45.20% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1919            4      2.26%     47.46% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-2047            5      2.82%     50.28% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2175            5      2.82%     53.11% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2176-2303            8      4.52%     57.63% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2304-2431            2      1.13%     58.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2432-2559            2      1.13%     59.89% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2560-2687           12      6.78%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2688-2815            2      1.13%     67.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2816-2943            3      1.69%     69.49% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2944-3071            7      3.95%     73.45% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3072-3199            3      1.69%     75.14% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3200-3327            4      2.26%     77.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3328-3455            4      2.26%     79.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3456-3583            2      1.13%     80.79% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3584-3711            3      1.69%     82.49% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3712-3839            6      3.39%     85.88% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3840-3967            2      1.13%     87.01% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3968-4095            2      1.13%     88.14% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4224-4351            1      0.56%     88.70% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4352-4479            4      2.26%     90.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4480-4607            3      1.69%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4608-4735            2      1.13%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4736-4863            1      0.56%     94.35% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4864-4991            2      1.13%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::5120-5247            1      0.56%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::5248-5375            3      1.69%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::5376-5503            1      0.56%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::5760-5887            1      0.56%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::6272-6399            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::6912-7039            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          177                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          177                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.638418                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.566310                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.707036                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              5      2.82%      2.82% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              1      0.56%      3.39% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              2      1.13%      4.52% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              2      1.13%      5.65% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              2      1.13%      6.78% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              2      1.13%      7.91% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            161     90.96%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::25              1      0.56%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32              1      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          177                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                11384713488                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat           17731471488                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat               1198208000                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   30404.64                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              47354.64                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                     277.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       3.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                  277.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    3.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       2.80                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   2.77                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.35                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.50                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 327146                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  3482                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.38                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                   916882.90                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  35908130370                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    3799555200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    3534171886                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          2856380889.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          2914376371.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          2865253305.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          2810238278.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0            1926923616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1          1966047552.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2            1932908976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3            1895795664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         17516892556.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         17801692147.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         17500096972.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         17041565299.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        737830010.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        775625932.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        742992445.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        780775511.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      1998697145318.399902                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      601744561223.040039                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      602403785265.599976                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      602166035128.320068                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      602063040925.439941                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      6433215633120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      6432637366416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      6432845919168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      6432936264960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        9056695366734.720703                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        9057196039003.199219                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        9056750351314.560547                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        9056224825956.478516                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          78.063052                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          78.067367                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          78.063526                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          78.058996                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              866609                       # Transaction distribution
system.membus.trans_dist::ReadResp             866609                       # Transaction distribution
system.membus.trans_dist::WriteReq                 66                       # Transaction distribution
system.membus.trans_dist::WriteResp                66                       # Transaction distribution
system.membus.trans_dist::Writeback              8625                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              367                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            337                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              86                       # Transaction distribution
system.membus.trans_dist::ReadExReq               823                       # Transaction distribution
system.membus.trans_dist::ReadExResp              820                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1744052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1744408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1744408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave    224240897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    224241609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               224241609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    433304500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp  14297297000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        66000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        33000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    142312500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq       183500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       168999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp        43000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq       411500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     13530000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq        13017                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp       269374                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           14                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            6                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          185                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp           19                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           37                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          264                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq     17568179                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp   2536469986                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        32499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        39431                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp       145000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq         7500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      2388000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                         13255                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                       269663                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            17615110                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime         2539035485                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                              621                       # Total snoops (count)
system.membus.snoop_fanout::samples            876648                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  876648    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              876648                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              121500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 178                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           576014500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              876028                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy        14310903000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             33.1                       # Layer utilization (%)
system.membus.respLayer3.succeeded             867581                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             866496                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            866496                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback             8625                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq              82                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq             4                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp             86                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq              820                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp             820                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port        23414                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port        22878                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port        23627                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port        23419                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port        23552                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port        23379                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port        23078                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port        23945                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port        32304                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        31222                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        30299                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        31267                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        30515                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port        30460                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port        30827                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port        31593                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       435779                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port        23309                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port        23132                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port        23561                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port        23742                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port        23286                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port        23422                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port        23235                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port        23807                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port        31725                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        30868                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        30857                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        31733                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port        30525                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port        30418                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port        30927                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port        31328                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       435875                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port        23257                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port        23305                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port        23079                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port        23165                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port        23440                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port        23284                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port        23429                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port        24157                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port        31902                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        31372                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        30345                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        31297                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        31064                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port        30349                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port        31151                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port        31322                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       435918                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port        23725                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port        23284                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port        23684                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port        23670                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port        23938                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port        23355                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port        23303                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port        24152                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port        31493                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        31388                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        30665                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        31252                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        30311                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port        30214                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port        30697                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port        30726                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       435859                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1743431                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      3021056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      2946048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      3042048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      3013120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      3027968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      3007232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      2971392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      3083776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      4152320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      4011520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      3899392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      4017664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      3923968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      3916544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      3963392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      4061952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     56059392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      3003392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      2976000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      3033344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      3054080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      2994432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      3013376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      2990080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      3065856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      4075776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      3969024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      3969792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      4078336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      3921408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      3911424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      3978496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      4026624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     56061440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      2999040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      2997760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      2969344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      2981376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      3012864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      2994944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      3015424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      3107328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      4097536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      4032256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      3906048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      4020992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      3992576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      3904768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      4004608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      4024064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     56060928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      3058432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      2996736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      3048192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      3043840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      3080704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      3005440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      2999040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      3106816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      4048128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      4033792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      3944704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      4016384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      3893760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      3887104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      3945984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      3950080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     56059137                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total              224240897                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq   1212579200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   8533730470                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     81067400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq       114400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq         5600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp       120914                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1131200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp      8040684                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq         1288                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp         1397                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           19                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           42                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       917200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp      8298140                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         7600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        39800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp        21900                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                         1350                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                        1400                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             965000                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime           8320040                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           71632200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              47201                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           69140200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              46549                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           70308000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              47238                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           69968600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              47239                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           70469800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              47369                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           69594000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              46962                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           69645800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              46783                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           71917400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              48301                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           93507200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              63962                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           91943400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              62689                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          91180600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             61411                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          92184200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             63025                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          89980400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             61456                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          90094200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             61015                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          91363200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             62082                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          91968600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             62745                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy        2134764669                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             4.9                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            216772                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy        2135631008                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             4.9                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            216868                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy        2136027611                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             4.9                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            216911                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy        2135470280                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             4.9                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            216852                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       866496                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       866496                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback         8625                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq           82                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq            4                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp           86                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq          820                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp          820                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       435779                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       435875                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       435918                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       435859                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1743431                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     56059392                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     56061440                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     56060928                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     56059137                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total    224240897                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    693196800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   3465984000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     34500000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq        65600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq         3200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp        68800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       656000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      3280000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp        74962                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            1                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           78                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp    279073900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp          400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       283800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                 75041                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime    279358100                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    182357600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       219007                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    182050400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.4                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       219007                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    181912800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.4                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       219007                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    182101700                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.4                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       219007                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   3469333600                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          8.0                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       867403                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            3687832                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3687832                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                66                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               66                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11547                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             416                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           360                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            776                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2580                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2580                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         2848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       395967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       831456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       396460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       830907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       395410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       831470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         1996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       397952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       831078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         2494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       397440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       831139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         2252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       397424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       834423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7387830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       364544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     50794852                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1662908                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       314880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     50842984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1661808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       226816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     50713436                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1662936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       255488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     51060324                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1662152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       319232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     50999904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side      1662184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       288256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     50966876                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side      1668748                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side          804                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       231680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        78941                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           36                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              317439933                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1850391664                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  41091360868                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        66000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        33498                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    375277999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq       208000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       180499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp        79499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq          500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq      1301477                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp     78758976                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        98515                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        35439                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           11                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          569                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           19                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           15                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           13                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          102                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           11                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    382015357                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    166880532                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq        66000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      2034998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       308500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq       303000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       209500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq       488494                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp        39500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        99239                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       35463                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          385216349                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         167129532                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                            6227                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3702623                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3702623    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3702623                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2227428639                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3702802                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          46344184                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              1424                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        6414194471                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.8                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            197501                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         417996270                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            415729                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          40037205                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              1230                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        6424693060                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            14.9                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            197810                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         417637929                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            415455                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         28849798                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded              886                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       6409011538                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           14.8                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           197280                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        417960863                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           415736                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         32509722                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded              998                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       6446382083                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           14.9                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           198460                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        417696477                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           415540                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         40613617                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             1247                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       6437725100                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           14.9                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           198189                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            19000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               19                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        417752950                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           415593                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         36664706                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             1126                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       6441651588                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           14.9                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           198299                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            17000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        419399471                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           417236                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           495999                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded               26                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         29418981                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              905                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy         12503493                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              540                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             9998                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                9                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         4323                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         4323    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         4323                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         4323                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         4323    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         4323                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         4323                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         4323    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         4323                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         4323                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         4323    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         4323                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         4323                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             4323    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         4323                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         4323                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            4323    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         4323                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    867628                       # number of replacements
system.l2.tags.tagsinuse                 16380.008164                       # Cycle average of tags in use
system.l2.tags.total_refs                     4448107                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    867628                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.126744                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      119.179198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker   554.062396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    11.318467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  2170.088107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker   542.670736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     6.051929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  2174.833873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker   539.438198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker     0.009150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    12.114736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  2153.269508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker   556.492102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     4.780521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  2183.640471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker   486.042527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     3.953103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  2110.111338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker   496.310529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     4.082086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  2136.409526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data     0.006612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker    62.201242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst     6.961738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    45.980072                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.007274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.033817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.000691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.132452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.033122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.132741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.032925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.131425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.033966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.133279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.029666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.128791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.030292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.130396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.003796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.000425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.002806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999756                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023          3195                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         13145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2          913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3         1959                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          311                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.195007                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.802307                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30441597                       # Number of tag accesses
system.l2.tags.data_accesses                 30441597                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       401742                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst          767                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        66934                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       401360                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst          762                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        66580                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       401771                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          283                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        66206                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       401479                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst          640                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        66325                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       401519                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           19                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst          823                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        66080                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       403223                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           17                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst          766                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        66174                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            7                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          758                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          153                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2814390                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11547                       # number of Writeback hits
system.l2.Writeback_hits::total                 11547                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   52                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 23                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          220                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          176                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          422                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          404                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          162                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1600                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       401742                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst           767                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         67154                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       401360                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst           762                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         66756                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       401771                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           283                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         66410                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       401479                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst           640                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         66747                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       401519                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           19                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst           823                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         66484                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       403223                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           17                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst           766                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         66336                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            7                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           758                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           165                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2815990                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       401742                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst          767                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        67154                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       401360                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst          762                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        66756                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       401771                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          283                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        66410                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       401479                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst          640                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        66747                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       401519                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           19                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst          823                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        66484                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       403223                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           17                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst          766                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        66336                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            2                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            7                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          758                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          165                       # number of overall hits
system.l2.overall_hits::total                 2815990                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker        13985                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          657                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data       129269                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker        14092                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          468                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data       129923                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker        13963                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          603                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data       129851                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker        14059                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          358                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data       130589                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker        14027                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          424                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data       130431                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker        13964                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          360                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data       130667                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          147                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           39                       # number of ReadReq misses
system.l2.ReadReq_misses::total                867878                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           63                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 79                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          131                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          157                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          128                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 823                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker        13985                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          657                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data       129401                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker        14092                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          468                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data       130056                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker        13963                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          603                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data       129982                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker        14059                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          358                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data       130721                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker        14027                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          424                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data       130588                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker        13964                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          360                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data       130795                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          147                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           48                       # number of demand (read+write) misses
system.l2.demand_misses::total                 868701                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker        13985                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          657                       # number of overall misses
system.l2.overall_misses::system.cpu0.data       129401                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker        14092                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          468                       # number of overall misses
system.l2.overall_misses::system.cpu1.data       130056                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker        13963                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          603                       # number of overall misses
system.l2.overall_misses::system.cpu2.data       129982                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker        14059                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          358                       # number of overall misses
system.l2.overall_misses::system.cpu3.data       130721                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker        14027                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          424                       # number of overall misses
system.l2.overall_misses::system.cpu4.data       130588                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker        13964                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          360                       # number of overall misses
system.l2.overall_misses::system.cpu5.data       130795                       # number of overall misses
system.l2.overall_misses::system.cpu6.data            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          147                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           48                       # number of overall misses
system.l2.overall_misses::total                868701                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker   1902085846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     85975000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data  17391986496                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker   1905454366                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     59405500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data  17477332491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker   1884834843                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     78650000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data  17483528492                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker   1907483365                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     45419000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data  17582293995                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker   1901881874                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     52299500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data  17548024993                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker   1891974871                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     46054500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data  17567732998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       249499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     19424000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      5097000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    116837188629                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       142500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       207500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data        75000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        75000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     18537500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     18350500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     19142500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     18154000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     21544000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     18111500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data       137500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data      1086000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     115063500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker   1902085846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     85975000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data  17410523996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker   1905454366                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     59405500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data  17495682991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker   1884834843                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     78650000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data  17502670992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker   1907483365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     45419000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data  17600447995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker   1901881874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     52299500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data  17569568993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker   1891974871                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     46054500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data  17585844498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data       137500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       249499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     19424000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      6183000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     116952252129                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker   1902085846                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     85975000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data  17410523996                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker   1905454366                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     59405500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data  17495682991                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker   1884834843                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     78650000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data  17502670992                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker   1907483365                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     45419000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data  17600447995                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker   1901881874                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     52299500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data  17569568993                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker   1891974871                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     46054500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data  17585844498                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data       137500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       249499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     19424000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      6183000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    116952252129                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       415727                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         1424                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       196203                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       415452                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         1230                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       196503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       415734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst          886                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data       196057                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       415538                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst          998                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       196914                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       415546                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         1247                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data       196511                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       417187                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         1126                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       196841                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          905                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          192                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3682268                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11547                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11547                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              131                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           21                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2423                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       415727                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         1424                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       196555                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       415452                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         1230                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       196812                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       415734                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst          886                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data       196392                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       415538                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst          998                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       197468                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       415546                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         1247                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data       197072                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       417187                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         1126                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       197131                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          905                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          213                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3684691                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       415727                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         1424                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       196555                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       415452                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         1230                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       196812                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       415734                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst          886                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data       196392                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       415538                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst          998                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       197468                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       415546                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         1247                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data       197072                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       417187                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         1126                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       197131                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          905                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          213                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3684691                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.033640                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.461376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.658853                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.033920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.380488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.661176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.033586                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.680587                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.662312                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.033833                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.358717                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.663178                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.033756                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.340016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.663734                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.033472                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.319716                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.663820                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.222222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.162431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.203125                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.235691                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.913043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.603053                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.148148                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.375000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.430421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.391045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.238267                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.279857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.441379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.428571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.339662                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.033640                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.461376                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.658345                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.033920                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.380488                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.660813                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.033586                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.680587                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.661850                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.033833                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.358717                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.661986                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.033756                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.340016                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.662641                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.033472                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.319716                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.663493                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.162431                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.225352                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.235760                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.033640                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.461376                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.658345                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.033920                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.380488                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.660813                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.033586                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.680587                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.661850                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.033833                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.358717                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.661986                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.033756                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.340016                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.662641                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.033472                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.319716                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.663493                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.162431                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.225352                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.235760                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 136008.998641                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 130859.969559                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 134541.046160                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 135215.325433                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 126934.829060                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 134520.696805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 134987.813722                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 130431.177446                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 134643.002303                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 135677.030016                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 126868.715084                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 134638.399827                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 135587.215656                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 123347.877358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 134538.759904                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 135489.463692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 127929.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 134446.593233                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 124749.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 132136.054422                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 130692.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 134623.977828                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data 10833.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  2261.904762                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2626.582278                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data        25000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        18750                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 140435.606061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 137973.684211                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 146125.954198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 137530.303030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 137222.929936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 141496.093750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data       137500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 120666.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 139809.842041                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 136008.998641                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 130859.969559                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 134547.059111                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 135215.325433                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 126934.829060                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 134524.227956                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 134987.813722                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 130431.177446                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 134654.575187                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 135677.030016                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 126868.715084                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 134641.320025                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 135587.215656                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 123347.877358                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 134541.986959                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 135489.463692                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 127929.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 134453.492091                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data       137500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 124749.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 132136.054422                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 128812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 134628.890872                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 136008.998641                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 130859.969559                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 134547.059111                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 135215.325433                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 126934.829060                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 134524.227956                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 134987.813722                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 130431.177446                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 134654.575187                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 135677.030016                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 126868.715084                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 134641.320025                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 135587.215656                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 123347.877358                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 134541.986959                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 135489.463692                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 127929.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 134453.492091                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data       137500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 124749.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 132136.054422                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 128812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 134628.890872                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8625                       # number of writebacks
system.l2.writebacks::total                      8625                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          119                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           82                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          114                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           62                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          104                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           81                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          137                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           81                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker           22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          170                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data          106                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          133                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data           67                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1382                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          119                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          114                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          137                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          170                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data          106                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          133                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data           67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1382                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          119                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          114                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          137                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          170                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data          106                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          133                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data           67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1382                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker        13963                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          538                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data       129187                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker        14070                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          354                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data       129861                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker        13945                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          499                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data       129770                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker        14038                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          221                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data       130508                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker        14005                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          254                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data       130325                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker        13946                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          227                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data       130600                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          145                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           866496                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           63                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            79                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          157                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            823                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker        13963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          538                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data       129319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker        14070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data       129994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker        13945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data       129901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker        14038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data       130640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker        14005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data       130482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker        13946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data       130728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            867319                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker        13963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data       129319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker        14070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data       129994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker        13945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data       129901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker        14038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data       130640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker        14005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data       130482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker        13946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data       130728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           867319                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker   1745824346                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     67157000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data  15961711496                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker   1748207366                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     43163000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data  16042336991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker   1729682843                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     61167500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data  16046333493                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker   1750524365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     27004500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data  16137642995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker   1745089874                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     30953500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data  16101994993                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker   1736607371                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     28943500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data  16123614998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       227499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     17584500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      4639500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 107150411630                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data       170000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data       334000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data       217500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data       108500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data      3534000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4418000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data        54000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       172500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       226500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     17085500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     16887500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     17701500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     16702000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     19817000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     16703500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data       126500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       987000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    106010500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker   1745824346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     67157000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data  15978796996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker   1748207366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     43163000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data  16059224491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker   1729682843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     61167500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data  16064034993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker   1750524365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     27004500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data  16154344995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker   1745089874                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     30953500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data  16121811993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker   1736607371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     28943500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data  16140318498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data       126500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       227499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     17584500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      5626500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 107256422130                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker   1745824346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     67157000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data  15978796996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker   1748207366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     43163000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data  16059224491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker   1729682843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     61167500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data  16064034993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker   1750524365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     27004500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data  16154344995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker   1745089874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     30953500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data  16121811993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker   1736607371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     28943500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data  16140318498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data       126500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       227499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     17584500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      5626500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 107256422130                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       351500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       354500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       334500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       351499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       321499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       312500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       105000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       302500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      2433498                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       192000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       180000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       172000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       180500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       180000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       160000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       229500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      1374000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       543500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       534500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       506500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       531999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       501499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       472500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       185000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       532000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      3807498                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.033587                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.377809                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.658435                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.033867                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.287805                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.660860                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.033543                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.563205                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.661899                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.033783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.221443                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.662766                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.033703                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.203689                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.663194                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.033429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.201599                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.663480                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.222222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.160221                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.197917                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.235316                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.428571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.913043                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.603053                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.375000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.430421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.391045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.238267                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.279857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.441379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.428571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.339662                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.033587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.377809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.657928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.033867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.287805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.660498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.033543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.563205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.661437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.033783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.221443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.661576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.033703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.203689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.662103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.033429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.201599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.663153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.222222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.160221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.220657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.235384                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.033587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.377809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.657928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.033867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.287805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.660498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.033543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.563205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.661437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.033783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.221443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.661576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.033703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.203689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.662103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.033429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.201599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.663153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.222222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.160221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.220657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.235384                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 125032.181193                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 124827.137546                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 123555.090652                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 124250.701208                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 121929.378531                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 123534.679319                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 124036.059018                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 122580.160321                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 123652.103668                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 124698.985967                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 122192.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 123652.519347                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 124604.775009                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 121864.173228                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 123552.618400                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 124523.689302                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 127504.405286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 123458.001516                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 113749.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 121272.413793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 122092.105263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 123659.441740                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 56666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 55666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data        54000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data        54250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 56095.238095                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 55924.050633                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        57500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        56625                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 129435.606061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 126973.684211                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 135125.954198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 126530.303030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 126222.929936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 130496.093750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data       126500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 109666.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 128809.842041                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 125032.181193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 124827.137546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 123561.093080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 124250.701208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 121929.378531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 123538.197848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 124036.059018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 122580.160321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 123663.674591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 124698.985967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 122192.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 123655.427090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 124604.775009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 121864.173228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 123555.831402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 124523.689302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 127504.405286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 123464.892739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data       126500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 113749.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 121272.413793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 119712.765957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 123664.328961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 125032.181193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 124827.137546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 123561.093080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 124250.701208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 121929.378531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 123538.197848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 124036.059018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 122580.160321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 123663.674591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 124698.985967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 122192.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 123655.427090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 124604.775009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 121864.173228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 123555.831402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 124523.689302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 127504.405286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 123464.892739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data       126500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 113749.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 121272.413793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 119712.765957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 123664.328961                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                      13255                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss              13                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples       216747                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271       216747    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total        216747                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2235                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2235    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2235                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          4323                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     1283369511.913023                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    144423385.969895                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-1.34218e+08            3      0.07%      0.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.68435e+08           33      0.76%      0.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-4.02653e+08            6      0.14%      0.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-5.36871e+08            8      0.19%      1.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.71089e+08            4      0.09%      1.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-8.05306e+08            3      0.07%      1.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-9.39524e+08            7      0.16%      1.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.07374e+09           41      0.95%      2.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.20796e+09          669     15.48%     17.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.34218e+09         2261     52.30%     70.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+09-1.4764e+09         1211     28.01%     98.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.4764e+09-1.61061e+09           76      1.76%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.61061e+09-1.74483e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            4323                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        1283168508.063321      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  55487232                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         4323                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    13235253.296322                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   26178381.719618                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         2816     65.14%     65.14% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1132     26.19%     91.33% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     91.33% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          247      5.71%     97.04% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           58      1.34%     98.38% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.38% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           21      0.49%     98.87% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           11      0.25%     99.12% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.12% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08           12      0.28%     99.40% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08            7      0.16%     99.56% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.56% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            6      0.14%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            9      0.21%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.02%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            1      0.02%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            1      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           4323                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       13231470.864748      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 572160                       # Number of bytes written
system.Lmon0.readLatencyHist::samples          216747                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       101628.345952                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      100018.962936                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      22240.743895                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           27      0.01%      0.01% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303       185966     85.80%     85.81% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071        14288      6.59%     92.40% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839         8766      4.04%     96.45% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607         4883      2.25%     98.70% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375         1962      0.91%     99.61% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143          702      0.32%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911          103      0.05%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679           34      0.02%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            6      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            4      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total            216747                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples              216747                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           200233.142789                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          353386.504199                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    6      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               4      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000              18      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000              19      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000              57      0.03%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000             129      0.06%      0.11% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000             144      0.07%      0.17% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000             200      0.09%      0.27% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000             290      0.13%      0.40% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000             373      0.17%      0.57% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000             440      0.20%      0.78% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000             717      0.33%      1.11% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000             791      0.36%      1.47% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000             893      0.41%      1.88% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000            1121      0.52%      2.40% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000            1367      0.63%      3.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000            1384      0.64%      3.67% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000            1941      0.90%      4.57% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000           2152      0.99%      5.56% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows            204699     94.44%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         158398000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                216747                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2235                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         19505580.760626                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        26867701.576929                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             1      0.04%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             1      0.04%      0.09% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.09% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.09% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             2      0.09%      0.18% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             2      0.09%      0.27% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.27% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2229     99.73%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           66000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       404469000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2235                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                218982                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             198189.499594                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            351278.283169                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      6      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 4      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                18      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                19      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                61      0.03%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000               132      0.06%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000               147      0.07%      0.18% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000               210      0.10%      0.27% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000               302      0.14%      0.41% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000               384      0.18%      0.59% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000               460      0.21%      0.80% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000               750      0.34%      1.14% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000               816      0.37%      1.51% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000               938      0.43%      1.94% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000              1195      0.55%      2.49% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000              1401      0.64%      3.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000              1447      0.66%      3.79% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000              2034      0.93%      4.72% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000             2231      1.02%      5.73% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows              206425     94.27%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           158398000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                  218982                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         4323                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.513301                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.514479                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             2136     49.41%     49.41% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1             2155     49.85%     99.26% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2               32      0.74%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         4323                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         4323                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            4323    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         4323                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              4323                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            50.131390                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            5.647262                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                     3      0.07%      0.07% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                     6      0.14%      0.21% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                   31      0.72%      0.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                   2      0.05%      0.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                   7      0.16%      1.13% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                   2      0.05%      1.18% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                   5      0.12%      1.30% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                   1      0.02%      1.32% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                   4      0.09%      1.41% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                  15      0.35%      1.76% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                 104      2.41%      4.16% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                 607     14.04%     18.20% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                1747     40.41%     58.62% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                1518     35.11%     93.73% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                 262      6.06%     99.79% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   9      0.21%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                4323                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             4323                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.517002                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.022593                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   2816     65.14%     65.14% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1132     26.19%     91.33% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    247      5.71%     97.04% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     58      1.34%     98.38% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     21      0.49%     98.87% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     11      0.25%     99.12% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     12      0.28%     99.40% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      7      0.16%     99.56% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      6      0.14%     99.70% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      9      0.21%     99.91% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     1      0.02%     99.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     1      0.02%     99.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     1      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               4323                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples       216851                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271       216851    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total        216851                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2139                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2139    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2139                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          4323                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     1283979458.709230                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    144156159.940708                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-1.34218e+08            3      0.07%      0.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.68435e+08           32      0.74%      0.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-4.02653e+08            7      0.16%      0.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-5.36871e+08            7      0.16%      1.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.71089e+08            6      0.14%      1.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-8.05306e+08            2      0.05%      1.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-9.39524e+08            7      0.16%      1.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.07374e+09           34      0.79%      2.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.20796e+09          693     16.03%     18.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.34218e+09         2243     51.89%     70.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+09-1.4764e+09         1225     28.34%     98.52% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.4764e+09-1.61061e+09           63      1.46%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.61061e+09-1.74483e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            4323                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        1283784200.667318      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  55513856                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         4323                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    12666759.195003                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   25441457.480756                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         2883     66.69%     66.69% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1085     25.10%     91.79% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     91.79% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          231      5.34%     97.13% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           50      1.16%     98.29% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.29% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           22      0.51%     98.80% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08            9      0.21%     99.01% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.01% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           16      0.37%     99.38% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08           12      0.28%     99.65% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.65% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08           10      0.23%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            3      0.07%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           4323                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       12663139.230289      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 547584                       # Number of bytes written
system.Lmon1.readLatencyHist::samples          216851                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       101733.825069                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      100091.920642                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      22503.533630                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           32      0.01%      0.01% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303       185767     85.67%     85.68% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071        14453      6.66%     92.35% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839         8736      4.03%     96.37% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607         4971      2.29%     98.67% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375         2023      0.93%     99.60% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143          697      0.32%     99.92% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911          114      0.05%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           39      0.02%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            6      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total            216851                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples              216851                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           200137.080299                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          352526.716104                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    4      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               8      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000              24      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000              61      0.03%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000             118      0.05%      0.10% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000             161      0.07%      0.17% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000             236      0.11%      0.28% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000             320      0.15%      0.43% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000             422      0.19%      0.63% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000             468      0.22%      0.84% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000             747      0.34%      1.19% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000             754      0.35%      1.53% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000             859      0.40%      1.93% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000            1183      0.55%      2.48% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000            1283      0.59%      3.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000            1338      0.62%      3.68% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000            1978      0.91%      4.60% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000           2053      0.95%      5.54% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows            204831     94.46%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         158075000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                216851                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2139                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         23066442.262740                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        142838721.324661                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             1      0.05%      0.09% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             1      0.05%      0.14% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             1      0.05%      0.19% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             1      0.05%      0.23% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.23% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2134     99.77%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           74000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value      6517045000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2139                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                218990                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             198182.227499                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            350561.747901                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      4      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 8      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                24      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                64      0.03%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000               123      0.06%      0.10% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000               168      0.08%      0.18% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000               249      0.11%      0.29% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000               334      0.15%      0.45% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000               433      0.20%      0.64% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000               494      0.23%      0.87% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000               771      0.35%      1.22% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000               777      0.35%      1.58% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000               890      0.41%      1.98% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000              1278      0.58%      2.57% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000              1316      0.60%      3.17% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000              1392      0.64%      3.80% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000              2072      0.95%      4.75% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000             2133      0.97%      5.72% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows              206457     94.28%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           158075000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                  218990                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         4323                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.506361                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.516855                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             2171     50.22%     50.22% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1             2115     48.92%     99.14% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2               37      0.86%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         4323                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         4323                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            4323    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         4323                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              4323                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            50.155216                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            5.634783                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                     2      0.05%      0.05% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                     7      0.16%      0.21% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                   32      0.74%      0.95% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                   1      0.02%      0.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                   6      0.14%      1.11% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                   3      0.07%      1.18% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                   5      0.12%      1.30% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                   1      0.02%      1.32% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                   5      0.12%      1.43% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                  15      0.35%      1.78% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                  96      2.22%      4.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                 599     13.86%     17.86% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                1749     40.46%     58.32% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                1535     35.51%     93.82% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                 253      5.85%     99.68% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                  14      0.32%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                4323                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             4323                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.494795                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.993807                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   2883     66.69%     66.69% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1085     25.10%     91.79% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    231      5.34%     97.13% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     50      1.16%     98.29% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     22      0.51%     98.80% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                      9      0.21%     99.01% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     16      0.37%     99.38% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     12      0.28%     99.65% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                     10      0.23%     99.88% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      3      0.07%     99.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     1      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               4323                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples       216892                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271       216892    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total        216892                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2096                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2096    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2096                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          4323                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     1284222253.065001                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean    1267255101.944826                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    144762792.953846                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-1.34218e+08            5      0.12%      0.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.68435e+08           32      0.74%      0.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-4.02653e+08            5      0.12%      0.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-5.36871e+08            7      0.16%      1.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.71089e+08            6      0.14%      1.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-8.05306e+08            2      0.05%      1.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-9.39524e+08            8      0.19%      1.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.07374e+09           38      0.88%      2.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.20796e+09          657     15.20%     17.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.34218e+09         2245     51.93%     69.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+09-1.4764e+09         1239     28.66%     98.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.4764e+09-1.61061e+09           78      1.80%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.61061e+09-1.74483e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            4323                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        1284026925.636201      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  55524352                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         4323                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    12412121.212121                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   24608686.502459                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07         2885     66.74%     66.74% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1095     25.33%     92.07% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     92.07% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          227      5.25%     97.32% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           46      1.06%     98.38% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.38% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           20      0.46%     98.84% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           16      0.37%     99.21% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.21% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08           11      0.25%     99.47% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08            9      0.21%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            8      0.19%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            4      0.09%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            2      0.05%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           4323                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       12408574.019021      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 536576                       # Number of bytes written
system.Lmon2.readLatencyHist::samples          216892                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       101714.243494                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      100093.197481                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      22291.396541                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           14      0.01%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303       185800     85.66%     85.67% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071        14393      6.64%     92.31% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839         8849      4.08%     96.39% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607         5043      2.33%     98.71% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375         1933      0.89%     99.60% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143          692      0.32%     99.92% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911          111      0.05%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           39      0.02%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447           10      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            5      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total            216892                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples              216892                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           199373.153459                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          94257.318443                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    4      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000              18      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000              25      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000              59      0.03%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000             132      0.06%      0.11% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000             138      0.06%      0.17% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000             254      0.12%      0.29% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000             323      0.15%      0.44% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000             424      0.20%      0.64% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000             463      0.21%      0.85% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000             711      0.33%      1.18% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000             779      0.36%      1.54% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000             834      0.38%      1.92% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000            1195      0.55%      2.47% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000            1377      0.63%      3.11% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000            1334      0.62%      3.72% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000            1822      0.84%      4.56% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000           2064      0.95%      5.51% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows            204934     94.49%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          10530000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                216892                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2096                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         20965745.706107                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        32307464.078572                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             1      0.05%      0.10% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             2      0.10%      0.19% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             1      0.05%      0.24% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             2      0.10%      0.33% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             1      0.05%      0.38% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.38% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.38% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.38% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.38% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             3      0.14%      0.52% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.52% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2085     99.48%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           27000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       832187000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2096                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                218988                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             197464.893054                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            92429.348027                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      4      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                20      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                25      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                60      0.03%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000               135      0.06%      0.11% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000               142      0.06%      0.18% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000               259      0.12%      0.30% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000               334      0.15%      0.45% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000               438      0.20%      0.65% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000               478      0.22%      0.87% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000               726      0.33%      1.20% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000               806      0.37%      1.57% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000               859      0.39%      1.96% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000              1271      0.58%      2.54% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000              1420      0.65%      3.19% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000              1402      0.64%      3.83% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000              1913      0.87%      4.70% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000             2153      0.98%      5.68% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows              206541     94.32%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            10530000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                  218988                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         4323                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.512144                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.520321                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             2154     49.83%     49.83% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1             2124     49.13%     98.96% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2               45      1.04%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         4323                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         4323                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            4323    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         4323                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              4323                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            50.164932                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean           49.502413                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            5.651031                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                     3      0.07%      0.07% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                     4      0.09%      0.16% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                   34      0.79%      0.95% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                   1      0.02%      0.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                   7      0.16%      1.13% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                   1      0.02%      1.16% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                   6      0.14%      1.30% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                   1      0.02%      1.32% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                   5      0.12%      1.43% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                  11      0.25%      1.69% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                 106      2.45%      4.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                 590     13.65%     17.79% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                1757     40.64%     58.43% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                1525     35.28%     93.71% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                 262      6.06%     99.77% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                  10      0.23%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                4323                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             4323                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.484848                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.961277                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   2885     66.74%     66.74% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1095     25.33%     92.07% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    227      5.25%     97.32% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     46      1.06%     98.38% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     20      0.46%     98.84% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     16      0.37%     99.21% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     11      0.25%     99.47% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      9      0.21%     99.68% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      8      0.19%     99.86% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      4      0.09%     99.95% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     2      0.05%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               4323                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples       216826                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271       216826    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total        216826                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2156                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean    255.881725                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   255.342420                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     5.491814                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             1      0.05%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2155     99.95%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2156                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          4323                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     1283843256.997455                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    144694777.729563                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-1.34218e+08            3      0.07%      0.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.68435e+08           33      0.76%      0.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-4.02653e+08            6      0.14%      0.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-5.36871e+08            8      0.19%      1.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.71089e+08            4      0.09%      1.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-8.05306e+08            3      0.07%      1.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-9.39524e+08            9      0.21%      1.53% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.07374e+09           37      0.86%      2.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.20796e+09          663     15.34%     17.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.34218e+09         2253     52.12%     69.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+09-1.4764e+09         1229     28.43%     98.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.4764e+09-1.61061e+09           74      1.71%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.61061e+09-1.74483e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            4323                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        1283636197.637511      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  55507456                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         4323                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    12755586.398334                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   25135968.762584                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         3963     91.67%     91.67% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          244      5.64%     97.32% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08           44      1.02%     98.33% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08           35      0.81%     99.14% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           11      0.25%     99.40% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           16      0.37%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08            7      0.16%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.02%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           4323                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       12757884.294839      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 551681                       # Number of bytes written
system.Lmon3.readLatencyHist::samples          216826                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       101658.784924                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      100046.199212                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      22280.810194                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535           24      0.01%      0.01% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303       185781     85.68%     85.69% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071        14511      6.69%     92.39% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839         8827      4.07%     96.46% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607         4883      2.25%     98.71% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375         1944      0.90%     99.61% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143          689      0.32%     99.92% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911          100      0.05%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679           51      0.02%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            4      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            4      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            4      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            3      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total            216826                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon3.ittReadRead::samples              216826                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           200144.747401                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          353803.727402                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    5      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               6      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000              10      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000              39      0.02%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000              56      0.03%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000             111      0.05%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000             169      0.08%      0.18% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000             226      0.10%      0.29% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000             323      0.15%      0.44% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000             384      0.18%      0.61% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000             422      0.19%      0.81% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000             739      0.34%      1.15% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000             790      0.36%      1.51% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000             889      0.41%      1.92% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000            1204      0.56%      2.48% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000            1374      0.63%      3.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000            1328      0.61%      3.72% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000            1866      0.86%      4.58% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000           2118      0.98%      5.56% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows            204767     94.44%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         158623000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                216826                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2156                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         20056752.319109                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        25858116.435816                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             1      0.05%      0.09% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.09% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             1      0.05%      0.14% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.14% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2153     99.86%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           58000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       300862000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2156                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                218982                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             197469.919902                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            96009.558034                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      5      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 6      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                10      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                40      0.02%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                62      0.03%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000               115      0.05%      0.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000               179      0.08%      0.19% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000               231      0.11%      0.30% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000               332      0.15%      0.45% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000               400      0.18%      0.63% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000               439      0.20%      0.83% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000               763      0.35%      1.18% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000               813      0.37%      1.55% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000               925      0.42%      1.97% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000              1283      0.59%      2.56% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000              1405      0.64%      3.20% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000              1386      0.63%      3.83% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000              1965      0.90%      4.73% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000             2204      1.01%      5.74% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows              206419     94.26%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            18460000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                  218982                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         4323                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.512144                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.516303                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             2145     49.62%     49.62% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1             2142     49.55%     99.17% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2               36      0.83%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         4323                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         4323                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            4323    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         4323                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              4323                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            50.150359                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            5.655755                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                     2      0.05%      0.05% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                     7      0.16%      0.21% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                   31      0.72%      0.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                   2      0.05%      0.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                   8      0.19%      1.16% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                   2      0.05%      1.20% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                   4      0.09%      1.30% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                   2      0.05%      1.34% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                   3      0.07%      1.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                  16      0.37%      1.78% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                 107      2.48%      4.26% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                 605     13.99%     18.25% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                1704     39.42%     57.67% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                1565     36.20%     93.87% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                 253      5.85%     99.72% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                  12      0.28%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                4323                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             4323                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.498265                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.981874                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   2850     65.93%     65.93% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1113     25.75%     91.67% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    244      5.64%     97.32% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     44      1.02%     98.33% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     25      0.58%     98.91% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     10      0.23%     99.14% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     11      0.25%     99.40% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     16      0.37%     99.77% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      7      0.16%     99.93% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%     99.93% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     1      0.02%     99.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     1      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     1      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               4323                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       867319                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       867319    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         867319                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples         8626                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.970438                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.835485                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.745589                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271         8625     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total          8626                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           4323                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      5135420402.498265                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     5067484347.123593                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     573215554.136530                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-5.36871e+08            3      0.07%      0.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-1.07374e+09           34      0.79%      0.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.61061e+09            5      0.12%      0.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-2.14748e+09            8      0.19%      1.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.68435e+09            4      0.09%      1.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-3.22123e+09            3      0.07%      1.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.7581e+09            7      0.16%      1.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.29497e+09           46      1.06%      2.54% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.83184e+09          557     12.88%     15.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.36871e+09         2307     53.37%     68.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+09-5.90558e+09         1289     29.82%     98.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.90558e+09-6.44245e+09           59      1.36%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.44245e+09-6.97932e+09            1      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.97932e+09-7.51619e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::7.51619e+09-8.05306e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+09-8.58993e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.58993e+09-9.12681e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.12681e+09-9.66368e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.66368e+09-1.02005e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.02005e+10-1.07374e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             4323                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         5134615832.004351      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                  222032896                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          4323                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     51069720.101781                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    80478919.418063                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         3284     75.97%     75.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          881     20.38%     96.35% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           54      1.25%     97.59% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           18      0.42%     98.01% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           17      0.39%     98.40% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08            9      0.21%     98.61% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           11      0.25%     98.87% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08            3      0.07%     98.94% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08           17      0.39%     99.33% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08           11      0.25%     99.58% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            7      0.16%     99.75% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            5      0.12%     99.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            5      0.12%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            1      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            4323                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        51061068.408897      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2208001                       # Number of bytes written
system.Hmon.readLatencyHist::samples           867316                       # Read request-response latency
system.Hmon.readLatencyHist::mean        113642.239391                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       111795.507911                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       24530.111662                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535           93      0.01%      0.01% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303           43      0.00%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       774946     89.35%     89.37% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839        43705      5.04%     94.40% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607        29888      3.45%     97.85% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375         8312      0.96%     98.81% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143         8280      0.95%     99.76% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911         1608      0.19%     99.95% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679          334      0.04%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447           59      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215           19      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983           10      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            6      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            4      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            4      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             867316                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               867319                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            49857.597378                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           47647.316557                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                 63590      7.33%      7.33% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000             61525      7.09%     14.43% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000            55985      6.45%     20.88% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            82391      9.50%     30.38% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000            48987      5.65%     36.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000            62074      7.16%     43.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000            46891      5.41%     48.59% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            39326      4.53%     53.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000            38044      4.39%     57.51% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000            33754      3.89%     61.40% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000            31631      3.65%     65.05% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000            26674      3.08%     68.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000            31494      3.63%     71.76% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000            22451      2.59%     74.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000            22109      2.55%     76.90% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000            20629      2.38%     79.27% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000            19202      2.21%     81.49% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000            15935      1.84%     83.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000            17298      1.99%     85.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000           15032      1.73%     87.05% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             112297     12.95%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            9070500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 867319                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples               8626                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          5013025.504289                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         6583187.585030                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000             86      1.00%      1.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             17      0.20%      1.19% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             26      0.30%      1.50% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             39      0.45%      1.95% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             13      0.15%      2.10% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             22      0.26%      2.35% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             24      0.28%      2.63% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             20      0.23%      2.86% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             24      0.28%      3.14% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             23      0.27%      3.41% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             17      0.20%      3.61% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             14      0.16%      3.77% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             14      0.16%      3.93% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             12      0.14%      4.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             15      0.17%      4.24% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             24      0.28%      4.52% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            11      0.13%      4.65% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             8225     95.35%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        104375000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                 8626                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 875945                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              49366.521871                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             47269.157051                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   64530      7.37%      7.37% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000               62094      7.09%     14.46% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000              56521      6.45%     20.91% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000              85674      9.78%     30.69% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000              49752      5.68%     36.37% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000              63114      7.21%     43.57% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000              47433      5.42%     48.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              39761      4.54%     53.53% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000              38487      4.39%     57.92% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000              34262      3.91%     61.83% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000              31921      3.64%     65.48% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000              27055      3.09%     68.57% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000              31771      3.63%     72.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000              22578      2.58%     74.77% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000              22265      2.54%     77.31% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000              20924      2.39%     79.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000              19131      2.18%     81.89% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000              15951      1.82%     83.71% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000              17482      2.00%     85.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000             14897      1.70%     87.40% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               110342     12.60%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              9070500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   875945                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         4323                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       2.287532                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      1.216081                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0               267      6.18%      6.18% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               888     20.54%     26.72% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2              1366     31.60%     58.32% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3              1120     25.91%     84.22% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4               521     12.05%     96.28% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5               141      3.26%     99.54% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                20      0.46%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          4323                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         4323                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             4323    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         4323                       # Outstanding write transactions
system.Hmon.readTransHist::samples               4323                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            200.602359                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean           197.945006                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            22.407274                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                     3      0.07%      0.07% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                    7      0.16%      0.23% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                   31      0.72%      0.95% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                    1      0.02%      0.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                    8      0.19%      1.16% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                    2      0.05%      1.20% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                   5      0.12%      1.32% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                  0      0.00%      1.32% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                  6      0.14%      1.46% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                 15      0.35%      1.80% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                121      2.80%      4.60% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                666     15.41%     20.01% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207               1855     42.91%     62.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223               1411     32.64%     95.56% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                184      4.26%     99.81% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  8      0.19%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 4323                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              4323                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.994911                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            3.143708                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                  2284     52.83%     52.83% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1551     35.88%     88.71% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   330      7.63%     96.35% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                    54      1.25%     97.59% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    14      0.32%     97.92% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                   9      0.21%     98.13% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  12      0.28%     98.40% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                   9      0.21%     98.61% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                   8      0.19%     98.80% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                   3      0.07%     98.87% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                   9      0.21%     99.07% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                  11      0.25%     99.33% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   6      0.14%     99.47% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                  11      0.25%     99.72% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   5      0.12%     99.84% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   1      0.02%     99.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   4      0.09%     99.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   1      0.02%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   1      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                4323                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     3945350                       # DTB read hits
system.cpu0.dtb.read_misses                    207886                       # DTB read misses
system.cpu0.dtb.write_hits                    1531275                       # DTB write hits
system.cpu0.dtb.write_misses                       23                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 4153236                       # DTB read accesses
system.cpu0.dtb.write_accesses                1531298                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          5476625                       # DTB hits
system.cpu0.dtb.misses                         207909                       # DTB misses
system.cpu0.dtb.accesses                      5684534                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    10836095                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                10836095                       # ITB inst accesses
system.cpu0.itb.hits                         10836095                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     10836095                       # DTB accesses
system.cpu0.numCycles                        85493195                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   10814080                       # Number of instructions committed
system.cpu0.committedOps                     10853371                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              8905115                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      19598                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       908538                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     8905115                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           15999593                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           5778615                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            43899266                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            5563452                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      5477588                       # number of memory refs
system.cpu0.num_load_insts                    3945765                       # Number of load instructions
system.cpu0.num_store_insts                   1531823                       # Number of store instructions
system.cpu0.num_idle_cycles              1140637.284668                       # Number of idle cycles
system.cpu0.num_busy_cycles              84352557.715332                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.986658                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.013342                       # Percentage of idle cycles
system.cpu0.Branches                          1455005                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                  5376696     49.53%     49.53% # Class of executed instruction
system.cpu0.op_class::IntMult                     224      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                20      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     49.54% # Class of executed instruction
system.cpu0.op_class::MemRead                 3945765     36.35%     85.89% # Class of executed instruction
system.cpu0.op_class::MemWrite                1531823     14.11%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  10854528                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             1424                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11119654                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1424                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          7808.745787                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         21673614                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        21673614                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     10834671                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10834671                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     10834671                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10834671                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     10834671                       # number of overall hits
system.cpu0.icache.overall_hits::total       10834671                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         1424                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1424                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         1424                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1424                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         1424                       # number of overall misses
system.cpu0.icache.overall_misses::total         1424                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst     99181684                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     99181684                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst     99181684                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     99181684                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst     99181684                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     99181684                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     10836095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10836095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     10836095                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10836095                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     10836095                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10836095                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000131                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000131                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000131                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000131                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000131                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000131                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 69650.058989                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69650.058989                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 69650.058989                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69650.058989                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 69650.058989                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69650.058989                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         1424                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1424                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         1424                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1424                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         1424                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1424                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     96205316                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     96205316                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     96205316                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     96205316                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     96205316                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     96205316                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000131                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000131                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000131                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000131                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 67559.912921                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67559.912921                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 67559.912921                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67559.912921                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 67559.912921                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67559.912921                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               115                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements           197164                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.221985                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5818323                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           197164                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            29.510068                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   511.221985                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.998480                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998480                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          443                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         11150537                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        11150537                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      3746702                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3746702                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1529162                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1529162                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          115                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          115                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         1528                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1528                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         1592                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1592                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      5275864                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5275864                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      5275979                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5275979                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       196817                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       196817                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data          440                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          440                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           26                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data          146                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data           72                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       197257                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        197257                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       197283                       # number of overall misses
system.cpu0.dcache.overall_misses::total       197283                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  18700041562                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18700041562                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data     23248995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     23248995                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data      6299000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6299000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      1639500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1639500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  18723290557                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18723290557                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  18723290557                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18723290557                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      3943519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      3943519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1529602                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1529602                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          141                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          141                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data         1674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         1664                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1664                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      5473121                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5473121                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      5473262                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5473262                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.049909                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.049909                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000288                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000288                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.184397                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.184397                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.087216                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.087216                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.043269                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043269                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.036041                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.036041                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.036045                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.036045                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 95012.329026                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95012.329026                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 52838.625000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52838.625000                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 43143.835616                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43143.835616                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 22770.833333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22770.833333                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 94918.256675                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94918.256675                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 94905.747363                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94905.747363                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1862                       # number of writebacks
system.cpu0.dcache.writebacks::total             1862                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           25                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       196817                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       196817                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data          440                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          440                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           26                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data          121                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data           72                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           72                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       197257                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       197257                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       197283                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       197283                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  18305105616                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  18305105616                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data     22366999                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     22366999                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      1865500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1865500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data      4193500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4193500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      1495500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1495500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  18327472615                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  18327472615                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  18329338115                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  18329338115                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       546484                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       546484                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       297000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       297000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data       843484                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       843484                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.049909                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049909                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000288                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000288                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.184397                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.184397                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.072282                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.072282                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.043269                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.043269                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.036041                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.036041                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.036045                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036045                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 93005.714019                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93005.714019                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 50834.088636                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50834.088636                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data        71750                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        71750                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 34657.024793                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34657.024793                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 20770.833333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20770.833333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 92911.646304                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92911.646304                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 92908.857403                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92908.857403                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              6412                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     3950473                       # DTB read hits
system.cpu1.dtb.read_misses                    207748                       # DTB read misses
system.cpu1.dtb.write_hits                    1533446                       # DTB write hits
system.cpu1.dtb.write_misses                       23                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 4158221                       # DTB read accesses
system.cpu1.dtb.write_accesses                1533469                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          5483919                       # DTB hits
system.cpu1.dtb.misses                         207771                       # DTB misses
system.cpu1.dtb.accesses                      5691690                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    10847895                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                10847895                       # ITB inst accesses
system.cpu1.itb.hits                         10847895                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     10847895                       # DTB accesses
system.cpu1.numCycles                        85493091                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   10825430                       # Number of instructions committed
system.cpu1.committedOps                     10864844                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              8915476                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      19222                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       909681                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     8915476                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           16020408                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           5785965                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            43947916                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            5572592                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      5484744                       # number of memory refs
system.cpu1.num_load_insts                    3950785                       # Number of load instructions
system.cpu1.num_store_insts                   1533959                       # Number of store instructions
system.cpu1.num_idle_cycles              1004001.704160                       # Number of idle cycles
system.cpu1.num_busy_cycles              84489089.295840                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.988256                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.011744                       # Percentage of idle cycles
system.cpu1.Branches                          1455484                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                  5380881     49.52%     49.52% # Class of executed instruction
system.cpu1.op_class::IntMult                     188      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     49.52% # Class of executed instruction
system.cpu1.op_class::MemRead                 3950785     36.36%     85.88% # Class of executed instruction
system.cpu1.op_class::MemWrite                1533959     14.12%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  10865816                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             1230                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11115718                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1230                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          9037.169106                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21697020                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21697020                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     10846665                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10846665                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     10846665                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10846665                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     10846665                       # number of overall hits
system.cpu1.icache.overall_hits::total       10846665                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         1230                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1230                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         1230                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1230                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         1230                       # number of overall misses
system.cpu1.icache.overall_misses::total         1230                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     71987205                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     71987205                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     71987205                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     71987205                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     71987205                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     71987205                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     10847895                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10847895                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     10847895                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10847895                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     10847895                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10847895                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000113                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000113                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000113                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000113                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000113                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 58526.182927                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58526.182927                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 58526.182927                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58526.182927                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 58526.182927                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58526.182927                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         1230                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1230                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         1230                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1230                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         1230                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1230                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     69402795                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     69402795                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     69402795                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     69402795                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     69402795                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     69402795                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 56425.036585                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56425.036585                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 56425.036585                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56425.036585                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 56425.036585                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56425.036585                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry                93                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements           197484                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.294359                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5325434                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           197484                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            26.966407                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   511.294359                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.998622                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998622                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         11165445                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        11165445                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      3751464                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3751464                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1531377                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1531377                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          103                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          103                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data         1538                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1538                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         1603                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1603                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      5282841                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5282841                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      5282944                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5282944                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       197200                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       197200                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data          402                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          402                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           28                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data          123                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data           54                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       197602                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        197602                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       197630                       # number of overall misses
system.cpu1.dcache.overall_misses::total       197630                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  18784848664                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18784848664                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data     22901992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     22901992                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data      3952999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3952999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      1227000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1227000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  18807750656                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18807750656                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  18807750656                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18807750656                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      3948664                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3948664                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1531779                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1531779                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          131                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          131                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data         1661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      5480443                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5480443                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      5480574                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5480574                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.049941                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.049941                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000262                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000262                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.213740                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.213740                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.074052                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.074052                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.032589                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.032589                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.036056                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.036056                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.036060                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.036060                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 95257.853266                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95257.853266                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 56970.129353                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56970.129353                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 32138.203252                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32138.203252                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 22722.222222                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 22722.222222                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 95179.961013                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95179.961013                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 95166.476021                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95166.476021                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1793                       # number of writebacks
system.cpu1.dcache.writebacks::total             1793                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       197200                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       197200                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data          402                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          402                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           28                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data          100                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data           54                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           54                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       197602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       197602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       197630                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       197630                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  18389196534                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18389196534                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data     22096994                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     22096994                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      1647000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1647000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data      2618001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2618001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      1119000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1119000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  18411293528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18411293528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  18412940528                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18412940528                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       565996                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       565996                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       284000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       284000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data       849996                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       849996                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.049941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.049941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000262                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000262                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.213740                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.213740                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.060205                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.060205                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.032589                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.032589                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.036056                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036056                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.036060                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036060                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 93251.503722                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93251.503722                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 54967.646766                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54967.646766                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 58821.428571                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 58821.428571                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 26180.010000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26180.010000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 20722.222222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20722.222222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 93173.619336                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93173.619336                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 93168.752355                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93168.752355                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              6527                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     3923918                       # DTB read hits
system.cpu2.dtb.read_misses                    207887                       # DTB read misses
system.cpu2.dtb.write_hits                    1521124                       # DTB write hits
system.cpu2.dtb.write_misses                       24                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 4131805                       # DTB read accesses
system.cpu2.dtb.write_accesses                1521148                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          5445042                       # DTB hits
system.cpu2.dtb.misses                         207911                       # DTB misses
system.cpu2.dtb.accesses                      5652953                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    10777319                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                10777319                       # ITB inst accesses
system.cpu2.itb.hits                         10777319                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     10777319                       # DTB accesses
system.cpu2.numCycles                        85493409                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   10755428                       # Number of instructions committed
system.cpu2.committedOps                     10791735                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              8852894                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      18695                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       903786                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     8852894                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           15901748                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           5743608                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            43650338                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            5537822                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      5445720                       # number of memory refs
system.cpu2.num_load_insts                    3924145                       # Number of load instructions
system.cpu2.num_store_insts                   1521575                       # Number of store instructions
system.cpu2.num_idle_cycles              1245607.037235                       # Number of idle cycles
system.cpu2.num_busy_cycles              84247801.962765                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.985430                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.014570                       # Percentage of idle cycles
system.cpu2.Branches                          1446346                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  5346622     49.54%     49.54% # Class of executed instruction
system.cpu2.op_class::IntMult                     182      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::MemRead                 3924145     36.36%     85.90% # Class of executed instruction
system.cpu2.op_class::MemWrite                1521575     14.10%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  10792526                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements              886                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11022607                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              886                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         12440.865688                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         21555524                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        21555524                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     10776433                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10776433                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     10776433                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10776433                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     10776433                       # number of overall hits
system.cpu2.icache.overall_hits::total       10776433                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst          886                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          886                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst          886                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           886                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst          886                       # number of overall misses
system.cpu2.icache.overall_misses::total          886                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     84837798                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     84837798                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     84837798                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     84837798                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     84837798                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     84837798                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     10777319                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10777319                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     10777319                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10777319                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     10777319                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10777319                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000082                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000082                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 95753.722348                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95753.722348                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 95753.722348                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95753.722348                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 95753.722348                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95753.722348                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst          886                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          886                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst          886                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          886                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst          886                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          886                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     82956202                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     82956202                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     82956202                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     82956202                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     82956202                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     82956202                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000082                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000082                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000082                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000082                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 93630.024831                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 93630.024831                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 93630.024831                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 93630.024831                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 93630.024831                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 93630.024831                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry                74                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements           196989                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.157056                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5371325                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           196989                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.267132                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   511.157056                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.998354                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998354                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11087217                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11087217                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      3725517                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3725517                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      1519131                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1519131                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           58                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           58                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data         1476                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1476                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         1557                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1557                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      5244648                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5244648                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      5244706                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5244706                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       196705                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       196705                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data          387                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          387                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           24                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data          123                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data           41                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       197092                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        197092                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       197116                       # number of overall misses
system.cpu2.dcache.overall_misses::total       197116                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  18784794580                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18784794580                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data     23358992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     23358992                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data      5067999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5067999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      1055500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1055500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  18808153572                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18808153572                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  18808153572                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18808153572                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      3922222                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3922222                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1519518                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1519518                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data           82                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total           82                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data         1599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      5441740                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5441740                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      5441822                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5441822                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.050151                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.050151                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000255                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000255                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.292683                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.292683                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.025657                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.025657                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.036219                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.036219                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.036222                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.036222                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 95497.290765                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95497.290765                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 60359.152455                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 60359.152455                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 41203.243902                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 41203.243902                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 25743.902439                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 25743.902439                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 95428.295273                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95428.295273                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 95416.676333                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95416.676333                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1707                       # number of writebacks
system.cpu2.dcache.writebacks::total             1707                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           23                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       196705                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       196705                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data          387                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          387                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           24                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data          100                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data           41                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           41                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       197092                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       197092                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       197116                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       197116                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  18390118490                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  18390118490                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data     22581998                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     22581998                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      1992500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      1992500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data      2877501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2877501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data       973500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       973500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  18412700488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  18412700488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  18414692988                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  18414692988                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       535497                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       535497                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       271502                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       271502                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       806999                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       806999                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.050151                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050151                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000255                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000255                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.292683                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.292683                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.062539                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.062539                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.025657                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.025657                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.036219                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.036219                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.036222                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.036222                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 93490.854274                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93490.854274                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 58351.416021                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 58351.416021                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 83020.833333                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 83020.833333                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 28775.010000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28775.010000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 23743.902439                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 23743.902439                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 93421.856230                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93421.856230                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 93420.589846                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93420.589846                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              6416                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     3936993                       # DTB read hits
system.cpu3.dtb.read_misses                    207790                       # DTB read misses
system.cpu3.dtb.write_hits                    1526265                       # DTB write hits
system.cpu3.dtb.write_misses                       22                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 4144783                       # DTB read accesses
system.cpu3.dtb.write_accesses                1526287                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          5463258                       # DTB hits
system.cpu3.dtb.misses                         207812                       # DTB misses
system.cpu3.dtb.accesses                      5671070                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    10806596                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                10806596                       # ITB inst accesses
system.cpu3.itb.hits                         10806596                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     10806596                       # DTB accesses
system.cpu3.numCycles                        85541116                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   10784951                       # Number of instructions committed
system.cpu3.committedOps                     10821688                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              8878744                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      18874                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       905860                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     8878744                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           15952115                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           5761757                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            43777387                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            5552491                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      5463953                       # number of memory refs
system.cpu3.num_load_insts                    3937236                       # Number of load instructions
system.cpu3.num_store_insts                   1526717                       # Number of store instructions
system.cpu3.num_idle_cycles              941749.618530                       # Number of idle cycles
system.cpu3.num_busy_cycles              84599366.381470                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.988991                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.011009                       # Percentage of idle cycles
system.cpu3.Branches                          1449937                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  5358352     49.51%     49.51% # Class of executed instruction
system.cpu3.op_class::IntMult                     194      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     49.51% # Class of executed instruction
system.cpu3.op_class::MemRead                 3937236     36.38%     85.89% # Class of executed instruction
system.cpu3.op_class::MemWrite                1526717     14.11%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  10822501                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements              998                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11032187                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              998                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         11054.295591                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21614190                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21614190                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     10805598                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10805598                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     10805598                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10805598                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     10805598                       # number of overall hits
system.cpu3.icache.overall_hits::total       10805598                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst          998                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          998                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst          998                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           998                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst          998                       # number of overall misses
system.cpu3.icache.overall_misses::total          998                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     55913722                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     55913722                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     55913722                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     55913722                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     55913722                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     55913722                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     10806596                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10806596                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     10806596                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10806596                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     10806596                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10806596                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000092                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000092                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000092                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 56025.773547                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56025.773547                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 56025.773547                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56025.773547                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 56025.773547                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56025.773547                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst          998                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          998                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst          998                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          998                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst          998                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          998                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     53768278                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     53768278                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     53768278                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     53768278                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     53768278                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     53768278                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 53876.030060                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53876.030060                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 53876.030060                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53876.030060                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 53876.030060                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53876.030060                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry                86                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements           198131                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          511.429279                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2074788                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           198131                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.471799                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   511.429279                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.998885                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998885                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11124793                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11124793                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      3737763                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3737763                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1524115                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1524115                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           62                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           62                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data         1382                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1382                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         1456                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1456                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      5261878                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5261878                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      5261940                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5261940                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       197615                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       197615                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data          628                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          628                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           20                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data          135                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          135                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data           56                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       198243                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        198243                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       198263                       # number of overall misses
system.cpu3.dcache.overall_misses::total       198263                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  18888558703                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  18888558703                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data     25535488                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     25535488                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data      4770499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4770499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      1259000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1259000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  18914094191                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18914094191                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  18914094191                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18914094191                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      3935378                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3935378                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1524743                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1524743                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data           82                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           82                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data         1517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         1512                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1512                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      5460121                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5460121                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      5460203                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5460203                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.050215                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.050215                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000412                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000412                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.243902                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.243902                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.088991                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.088991                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.036307                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.036307                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.036311                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.036311                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 95582.616213                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 95582.616213                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 40661.605096                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 40661.605096                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 35337.029630                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35337.029630                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 22482.142857                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 22482.142857                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 95408.635821                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 95408.635821                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 95399.011369                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 95399.011369                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1986                       # number of writebacks
system.cpu3.dcache.writebacks::total             1986                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           19                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       197615                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       197615                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data          628                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          628                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           20                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           20                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data          116                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          116                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data           56                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           56                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       198243                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       198243                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       198263                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       198263                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  18492104521                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18492104521                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data     24271504                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     24271504                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data       711000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       711000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data      3829499                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3829499                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      1147000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1147000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  18516376025                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  18516376025                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  18517087025                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  18517087025                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       601991                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       601991                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       287000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       287000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data       888991                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       888991                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.050215                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.050215                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000412                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000412                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.243902                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.243902                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.076467                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.076467                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.036307                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036307                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.036311                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036311                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 93576.421431                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93576.421431                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 38648.891720                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 38648.891720                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data        35550                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        35550                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 33012.922414                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33012.922414                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 20482.142857                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 20482.142857                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 93402.420388                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93402.420388                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 93396.584461                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93396.584461                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              6584                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     4013430                       # DTB read hits
system.cpu4.dtb.read_misses                    207820                       # DTB read misses
system.cpu4.dtb.write_hits                    1612657                       # DTB write hits
system.cpu4.dtb.write_misses                       24                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 4221250                       # DTB read accesses
system.cpu4.dtb.write_accesses                1612681                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          5626087                       # DTB hits
system.cpu4.dtb.misses                         207844                       # DTB misses
system.cpu4.dtb.accesses                      5833931                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    11133840                       # ITB inst hits
system.cpu4.itb.inst_misses                        10                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                11133850                       # ITB inst accesses
system.cpu4.itb.hits                         11133840                       # DTB hits
system.cpu4.itb.misses                             10                       # DTB misses
system.cpu4.itb.accesses                     11133850                       # DTB accesses
system.cpu4.numCycles                        86462608                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   11111993                       # Number of instructions committed
system.cpu4.committedOps                     11151271                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              9168440                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      19315                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       943373                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     9168440                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           16528717                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           5937088                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            44997101                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes            5655381                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      5627149                       # number of memory refs
system.cpu4.num_load_insts                    4013756                       # Number of load instructions
system.cpu4.num_store_insts                   1613393                       # Number of store instructions
system.cpu4.num_idle_cycles              23546.991167                       # Number of idle cycles
system.cpu4.num_busy_cycles              86439061.008833                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.999728                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.000272                       # Percentage of idle cycles
system.cpu4.Branches                          1489477                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                  5525123     49.54%     49.54% # Class of executed instruction
system.cpu4.op_class::IntMult                     205      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 8      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     49.54% # Class of executed instruction
system.cpu4.op_class::MemRead                 4013756     35.99%     85.53% # Class of executed instruction
system.cpu4.op_class::MemWrite                1613393     14.47%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  11152486                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             1247                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           11286200                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1247                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          9050.681636                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         22268927                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        22268927                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     11132593                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11132593                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     11132593                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11132593                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     11132593                       # number of overall hits
system.cpu4.icache.overall_hits::total       11132593                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         1247                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         1247                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1247                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         1247                       # number of overall misses
system.cpu4.icache.overall_misses::total         1247                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     65415617                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     65415617                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     65415617                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     65415617                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     65415617                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     65415617                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     11133840                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11133840                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     11133840                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11133840                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     11133840                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11133840                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000112                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000112                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000112                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000112                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000112                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000112                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 52458.393745                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 52458.393745                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 52458.393745                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 52458.393745                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 52458.393745                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 52458.393745                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         1247                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         1247                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         1247                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         1247                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         1247                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         1247                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     62749383                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     62749383                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     62749383                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     62749383                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     62749383                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     62749383                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000112                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000112                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000112                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000112                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 50320.275060                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 50320.275060                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 50320.275060                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 50320.275060                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 50320.275060                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 50320.275060                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               115                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements           197785                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          511.694814                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            5332363                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           197785                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            26.960401                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   511.694814                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.999404                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.999404                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         11450185                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        11450185                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      3814314                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3814314                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1610393                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1610393                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          104                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          104                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data         1502                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1502                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         1558                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1558                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      5424707                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         5424707                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      5424811                       # number of overall hits
system.cpu4.dcache.overall_hits::total        5424811                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       197349                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       197349                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data          640                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          640                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           29                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           29                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data          117                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          117                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data           55                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       197989                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        197989                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       198018                       # number of overall misses
system.cpu4.dcache.overall_misses::total       198018                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  18851028720                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  18851028720                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data     29134987                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     29134987                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data      4297999                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      4297999                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data      1281000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      1281000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  18880163707                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  18880163707                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  18880163707                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  18880163707                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      4011663                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      4011663                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1611033                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1611033                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          133                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          133                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data         1619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data         1613                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1613                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      5622696                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5622696                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      5622829                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5622829                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.049194                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.049194                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.000397                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000397                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.218045                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.218045                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.072267                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.072267                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.034098                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.034098                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.035212                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.035212                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.035217                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.035217                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 95521.278142                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 95521.278142                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 45523.417188                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 45523.417188                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 36735.034188                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 36735.034188                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 23290.909091                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 23290.909091                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 95359.659915                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 95359.659915                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 95345.694366                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 95345.694366                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2146                       # number of writebacks
system.cpu4.dcache.writebacks::total             2146                       # number of writebacks
system.cpu4.dcache.WriteReq_mshr_hits::system.cpu4.data            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           24                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            1                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       197349                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       197349                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data          639                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          639                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           29                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data           93                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total           93                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data           55                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total           55                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       197988                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       197988                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       198017                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       198017                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data  18455122506                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  18455122506                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data     27802999                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     27802999                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      1403500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      1403500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data      3091001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      3091001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data      1171000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      1171000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  18482925505                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  18482925505                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  18484329005                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  18484329005                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       518992                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       518992                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       312500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       312500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data       831492                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       831492                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.049194                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.049194                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.000397                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000397                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.218045                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.218045                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.057443                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.057443                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.034098                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.034098                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.035212                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.035212                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.035217                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.035217                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 93515.155922                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 93515.155922                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 43510.170579                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 43510.170579                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 48396.551724                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 48396.551724                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 33236.569892                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33236.569892                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 21290.909091                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 21290.909091                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 93353.766415                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 93353.766415                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 93347.182338                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 93347.182338                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              6430                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     3960754                       # DTB read hits
system.cpu5.dtb.read_misses                    208642                       # DTB read misses
system.cpu5.dtb.write_hits                    1537162                       # DTB write hits
system.cpu5.dtb.write_misses                       23                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 4169396                       # DTB read accesses
system.cpu5.dtb.write_accesses                1537185                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          5497916                       # DTB hits
system.cpu5.dtb.misses                         208665                       # DTB misses
system.cpu5.dtb.accesses                      5706581                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    10876310                       # ITB inst hits
system.cpu5.itb.inst_misses                         9                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                10876319                       # ITB inst accesses
system.cpu5.itb.hits                         10876310                       # DTB hits
system.cpu5.itb.misses                              9                       # DTB misses
system.cpu5.itb.accesses                     10876319                       # DTB accesses
system.cpu5.numCycles                        85713934                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   10853626                       # Number of instructions committed
system.cpu5.committedOps                     10890887                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              8935543                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu5.num_func_calls                      19164                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts       911380                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     8935543                       # number of integer instructions
system.cpu5.num_fp_insts                           64                       # number of float instructions
system.cpu5.num_int_register_reads           16059729                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           5797678                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            44056809                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes            5582815                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      5498933                       # number of memory refs
system.cpu5.num_load_insts                    3961059                       # Number of load instructions
system.cpu5.num_store_insts                   1537874                       # Number of store instructions
system.cpu5.num_idle_cycles              765633.065566                       # Number of idle cycles
system.cpu5.num_busy_cycles              84948300.934434                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.991068                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.008932                       # Percentage of idle cycles
system.cpu5.Branches                          1459693                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                  5392901     49.51%     49.51% # Class of executed instruction
system.cpu5.op_class::IntMult                     193      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                10      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     49.51% # Class of executed instruction
system.cpu5.op_class::MemRead                 3961059     36.37%     85.88% # Class of executed instruction
system.cpu5.op_class::MemWrite                1537874     14.12%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  10892037                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             1126                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           11057313                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1126                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          9819.993783                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         21753746                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        21753746                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     10875184                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       10875184                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     10875184                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        10875184                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     10875184                       # number of overall hits
system.cpu5.icache.overall_hits::total       10875184                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         1126                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1126                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         1126                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1126                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         1126                       # number of overall misses
system.cpu5.icache.overall_misses::total         1126                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     58048206                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     58048206                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     58048206                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     58048206                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     58048206                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     58048206                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     10876310                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     10876310                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     10876310                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     10876310                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     10876310                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     10876310                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000104                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000104                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000104                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000104                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000104                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 51552.580817                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 51552.580817                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 51552.580817                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 51552.580817                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 51552.580817                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 51552.580817                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         1126                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1126                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         1126                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1126                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         1126                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1126                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     55656794                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     55656794                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     55656794                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     55656794                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     55656794                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     55656794                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 49428.769094                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 49428.769094                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 49428.769094                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 49428.769094                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 49428.769094                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 49428.769094                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                83                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements           197916                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          511.688582                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            6269757                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           197916                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            31.678879                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   511.688582                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.999392                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.999392                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         11193970                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        11193970                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      3761118                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3761118                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      1535026                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1535026                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data           79                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           79                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data         1655                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1655                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         1714                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      5296144                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         5296144                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      5296223                       # number of overall hits
system.cpu5.dcache.overall_hits::total        5296223                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       197741                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       197741                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data          360                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          360                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           28                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data          118                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          118                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data           54                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       198101                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        198101                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       198129                       # number of overall misses
system.cpu5.dcache.overall_misses::total       198129                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  18874373170                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  18874373170                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data     22216492                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     22216492                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data      4549495                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      4549495                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data      1284500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      1284500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data        30500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total        30500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  18896589662                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  18896589662                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  18896589662                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  18896589662                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      3958859                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3958859                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1535386                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1535386                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          107                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          107                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         1768                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1768                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      5494245                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      5494245                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      5494352                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      5494352                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.049949                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.049949                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.000234                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000234                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.261682                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.261682                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.066554                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.066554                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.030543                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.030543                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.036056                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.036056                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.036060                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.036060                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 95449.973298                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 95449.973298                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 61712.477778                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 61712.477778                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 38555.042373                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 38555.042373                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 23787.037037                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 23787.037037                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 95388.663672                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 95388.663672                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 95375.183148                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 95375.183148                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1958                       # number of writebacks
system.cpu5.dcache.writebacks::total             1958                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           25                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       197741                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       197741                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data          360                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          360                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           28                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data           93                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total           93                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data           54                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total           54                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       198101                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       198101                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       198129                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       198129                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data  18477681986                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  18477681986                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data     21494496                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     21494496                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      1411001                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      1411001                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data      2960498                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      2960498                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data      1178500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      1178500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  18499176482                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  18499176482                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  18500587483                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  18500587483                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       496997                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       496997                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       279500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       279500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data       776497                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       776497                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.049949                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.049949                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.000234                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000234                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.261682                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.261682                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.052453                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.052453                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.030543                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.030543                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.036056                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.036056                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.036060                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.036060                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 93443.858310                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 93443.858310                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 59706.933333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 59706.933333                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 50392.892857                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 50392.892857                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 31833.311828                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31833.311828                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 21824.074074                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 21824.074074                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 93382.549720                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 93382.549720                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 93376.474332                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 93376.474332                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              6477                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                         219                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                        225                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                     219                       # DTB read accesses
system.cpu6.dtb.write_accesses                    225                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              444                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          444                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         900                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     900                       # ITB inst accesses
system.cpu6.itb.hits                              900                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          900                       # DTB accesses
system.cpu6.numCycles                       111521750                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        880                       # Number of instructions committed
system.cpu6.committedOps                         1193                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                 1131                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         86                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           77                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                        1131                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads               1975                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               804                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                4367                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                270                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          476                       # number of memory refs
system.cpu6.num_load_insts                        241                       # Number of load instructions
system.cpu6.num_store_insts                       235                       # Number of store instructions
system.cpu6.num_idle_cycles              111516291.560757                       # Number of idle cycles
system.cpu6.num_busy_cycles               5458.439243                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000049                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999951                       # Percentage of idle cycles
system.cpu6.Branches                              168                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      753     61.27%     61.27% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::MemRead                     241     19.61%     80.88% # Class of executed instruction
system.cpu6.op_class::MemWrite                    235     19.12%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                      1229                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1800                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1800                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          900                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            900                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          900                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             900                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          900                       # number of overall hits
system.cpu6.icache.overall_hits::total            900                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          900                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          900                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          900                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          900                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          900                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          900                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements                1                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          252.137493                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   252.137493                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.492456                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.492456                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.492188                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              885                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             885                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data          196                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            196                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data          210                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           210                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            4                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            4                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            4                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          406                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             406                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          410                       # number of overall hits
system.cpu6.dcache.overall_hits::total            410                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data           10                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data           17                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data           17                       # number of overall misses
system.cpu6.dcache.overall_misses::total           17                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        62500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        62500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data       316499                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       316499                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data       378999                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total       378999                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data       378999                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total       378999                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data          206                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          206                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data          217                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          217                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          423                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          423                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          427                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          427                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.048544                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.048544                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.032258                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.032258                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.040189                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.040189                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.039813                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.039813                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data         6250                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total         6250                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 45214.142857                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 45214.142857                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 22294.058824                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 22294.058824                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 22294.058824                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 22294.058824                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data           10                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            7                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data           17                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data           17                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        42500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        42500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data       301501                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       301501                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data       344001                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total       344001                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data       344001                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total       344001                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       226500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       226500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       129000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       129000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data       355500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total       355500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.048544                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.048544                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.032258                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.032258                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.040189                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.040189                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.039813                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.039813                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data         4250                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total         4250                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 43071.571429                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 43071.571429                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 20235.352941                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 20235.352941                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 20235.352941                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 20235.352941                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 5                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                       10404                       # DTB read hits
system.cpu7.dtb.read_misses                         5                       # DTB read misses
system.cpu7.dtb.write_hits                       8290                       # DTB write hits
system.cpu7.dtb.write_misses                        1                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                   10409                       # DTB read accesses
system.cpu7.dtb.write_accesses                   8291                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            18694                       # DTB hits
system.cpu7.dtb.misses                              6                       # DTB misses
system.cpu7.dtb.accesses                        18700                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       46932                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   46932                       # ITB inst accesses
system.cpu7.itb.hits                            46932                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        46932                       # DTB accesses
system.cpu7.numCycles                        86485307                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      46158                       # Number of instructions committed
system.cpu7.committedOps                        55132                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                50323                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       2961                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         5751                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       50323                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              87846                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             34630                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              202072                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              20188                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        20188                       # number of memory refs
system.cpu7.num_load_insts                      10766                       # Number of load instructions
system.cpu7.num_store_insts                      9422                       # Number of store instructions
system.cpu7.num_idle_cycles              86206066.081805                       # Number of idle cycles
system.cpu7.num_busy_cycles              279240.918195                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.003229                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.996771                       # Percentage of idle cycles
system.cpu7.Branches                             8861                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    36465     64.22%     64.22% # Class of executed instruction
system.cpu7.op_class::IntMult                     113      0.20%     64.42% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     64.42% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                18      0.03%     64.45% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     64.45% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     64.45% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     64.45% # Class of executed instruction
system.cpu7.op_class::MemRead                   10766     18.96%     83.41% # Class of executed instruction
system.cpu7.op_class::MemWrite                   9422     16.59%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     56784                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              905                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             168675                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              905                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           186.381215                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            94769                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           94769                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        46027                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          46027                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        46027                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           46027                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        46027                       # number of overall hits
system.cpu7.icache.overall_hits::total          46027                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          905                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          905                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          905                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           905                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          905                       # number of overall misses
system.cpu7.icache.overall_misses::total          905                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     31450981                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     31450981                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     31450981                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     31450981                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     31450981                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     31450981                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        46932                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        46932                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        46932                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        46932                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        46932                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        46932                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.019283                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.019283                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.019283                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.019283                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.019283                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.019283                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 34752.465193                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 34752.465193                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 34752.465193                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 34752.465193                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 34752.465193                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 34752.465193                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          905                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          905                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          905                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          905                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          905                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     29628019                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     29628019                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     29628019                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     29628019                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     29628019                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     29628019                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.019283                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.019283                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.019283                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.019283                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.019283                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.019283                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 32738.142541                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 32738.142541                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 32738.142541                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 32738.142541                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 32738.142541                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 32738.142541                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                69                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements              222                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          450.106300                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              35924                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              222                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           161.819820                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   450.106300                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.879114                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.879114                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          350                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            37722                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           37722                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         9691                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           9691                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         7928                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          7928                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          130                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          130                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          197                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          190                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          190                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        17619                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           17619                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        17749                       # number of overall hits
system.cpu7.dcache.overall_hits::total          17749                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          327                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          327                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          133                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           19                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           26                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           29                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          460                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           460                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          479                       # number of overall misses
system.cpu7.dcache.overall_misses::total          479                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      8340497                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      8340497                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      6199998                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6199998                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       885500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       885500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       669000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       669000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     14540495                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     14540495                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     14540495                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     14540495                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data        10018                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        10018                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         8061                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         8061                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          149                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          149                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          219                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          219                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        18079                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        18079                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        18228                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        18228                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.032641                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.032641                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.016499                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.016499                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.127517                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.127517                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.116592                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.116592                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.132420                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.132420                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.025444                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.025444                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.026278                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.026278                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 25506.107034                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 25506.107034                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 46616.526316                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 46616.526316                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 34057.692308                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 34057.692308                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 23068.965517                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 23068.965517                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 31609.771739                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 31609.771739                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 30355.939457                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 30355.939457                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu7.dcache.writebacks::total               95                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           18                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          327                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          133                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           19                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            8                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           29                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           29                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          460                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          479                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          479                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      7684503                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      7684503                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      5932002                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5932002                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       855500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       855500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        16000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        16000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       611000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       611000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     13616505                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     13616505                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     14472005                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     14472005                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       573001                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       573001                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       345500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       345500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       918501                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       918501                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.032641                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.032641                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.016499                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.016499                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.127517                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.127517                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.035874                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.035874                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.132420                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.132420                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.025444                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.025444                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.026278                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.026278                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 23500.009174                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 23500.009174                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 44601.518797                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 44601.518797                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 45026.315789                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 45026.315789                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 21068.965517                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 21068.965517                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 29601.097826                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 29601.097826                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 30212.954071                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 30212.954071                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                55                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.mem_ctrls.total_actEnergy                       -198873840815.999969
system.mem_ctrls.total_actEnergy                       199410592348.799988
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -134160924360.000000
system.mem_ctrls.total_preEnergy                       134523018648.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -1220952953126.400391
system.mem_ctrls.total_readEnergy                       1224416123174.399658
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -48491792501.760017
system.mem_ctrls.total_writeEnergy                       48520409840.639992
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -127868940503285.921875
system.mem_ctrls.total_refreshEnergy                       127916617300377.734375
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -38629323806673.585938
system.mem_ctrls.total_actBackEnergy                       38646976356210.226562
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -411456530847312.000000
system.mem_ctrls.total_preBackEnergy                       411607094872368.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.043242
system.cpu.totalNumCycles                       712204410.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       202843533.343888
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       53707666.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       256.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       8764971.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       23743753.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       9274998.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       65192546.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       96552131.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       34840145.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       256.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       117915.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       53707666.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       256.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       65325906.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       19.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       65325887.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       7816.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       23730529.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       9260339.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       34259903.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       1247918.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1183764.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       2997.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       6331064
system.mem_ctrls.total_reads                       867316.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       8625.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       887488.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       6061593.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       57384.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       866496.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
