

*** CYCLE 0
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000000
ifid:
	instr	NOP
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000004
ifid:
	instr	L.S F0 (96)R0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	L.S F2 (100)R0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (96)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 3
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	L.S F4 (104)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (96)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F2 (100)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 4
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	LW R1 (112)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F2 (100)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F4 (104)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (96)R0


*** CYCLE 5
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F6 (108)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F4 (104)R0
		name 'INT', stage 1 (from end), cycle 0/1, LW R1 (112)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F2 (100)R0


*** CYCLE 6
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F10 (116)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, LW R1 (112)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F6 (108)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F4 (104)R0


*** CYCLE 7
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F8 F6 F2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F6 (108)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F10 (116)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		LW R1 (112)R0


*** CYCLE 8
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F10 (116)R0
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F8 F6 F2
DIV fu:
wb:
		L.S F6 (108)R0


*** CYCLE 9
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F8 F6 F2
DIV fu:
wb:
		L.S F10 (116)R0


*** CYCLE 10
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F8 F6 F2
DIV fu:
wb:



*** CYCLE 11
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F8 F6 F2
DIV fu:
wb:



*** CYCLE 12
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F8 F6 F2


*** CYCLE 13
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 14
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 15
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 16
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 17
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 18
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 19
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 20
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 21
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 22
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 23
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 24
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 25
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 26
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 27
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 28
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 29
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 30
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 31
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 32
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 33
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F8 F8 F0


*** CYCLE 34
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 35
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 36
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 37
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 38
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	BEQZ R1 #48
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F8 F8 F6
MULT fu:
DIV fu:
wb:



*** CYCLE 39
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	BEQZ R1 #48
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #48
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F8 F8 F6
MULT fu:
DIV fu:
wb:



*** CYCLE 40
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	BEQZ R1 #48
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #48
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F8 F8 F6
MULT fu:
DIV fu:
wb:



*** CYCLE 41
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	BEQZ R1 #48
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #48		ADD.S F8 F8 F6


*** CYCLE 42
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000060
ifid:
	instr	HALT
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F8 (120)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 43
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000060
ifid:
	instr	HALT
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F8 (120)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 44
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000060
ifid:
	instr	HALT
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F8 (120)R0


*** CYCLE 45
Memory
	Address		Data
	0x00000000	60 00 00 98 64 00 02 98 68 00 04 98 70 00 01 8C
	0x00000010	6C 00 06 98 74 00 0A 98 02 40 C2 04 03 40 00 05
	0x00000020	00 40 06 05 30 00 20 10 01 00 21 28 02 60 08 05
	0x00000030	02 60 80 05 02 70 02 05 00 60 84 05 00 60 8E 05
	0x00000040	02 70 08 04 02 70 4E 05 00 70 C2 05 03 60 8E 05
	0x00000050	01 40 0C 05 CC FF FF 0B 78 00 08 B8 00 00 00 FC
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00709804	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=2.35907e-38	F31=0         
pc:
	pc	0x00000060
ifid:
	instr	HALT
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:

SIMULATION COMPLETE!
EXECUTED 9 INSTRUCTIONS IN 45 CYCLES
CPI:  5.75
