<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m32r › include › asm › mappi3 › mappi3_pld.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>mappi3_pld.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _MAPPI3_PLD_H</span>
<span class="cp">#define _MAPPI3_PLD_H</span>

<span class="cm">/*</span>
<span class="cm"> * include/asm-m32r/mappi3/mappi3_pld.h</span>
<span class="cm"> *</span>
<span class="cm"> * Definitions for Extended IO Logic on MAPPI3 board.</span>
<span class="cm"> *  based on m32700ut_pld.h</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General</span>
<span class="cm"> * Public License.  See the file &quot;COPYING&quot; in the main directory of</span>
<span class="cm"> * this archive for more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="cm">/* FIXME:</span>
<span class="cm"> * Some C functions use non-cache address, so can&#39;t define non-cache address.</span>
<span class="cm"> */</span>
<span class="cp">#define PLD_BASE		(0x1c000000 </span><span class="cm">/* + NONCACHE_OFFSET */</span><span class="cp">)</span>
<span class="cp">#define __reg8			(volatile unsigned char *)</span>
<span class="cp">#define __reg16			(volatile unsigned short *)</span>
<span class="cp">#define __reg32			(volatile unsigned int *)</span>
<span class="cp">#else</span>
<span class="cp">#define PLD_BASE		(0x1c000000 + NONCACHE_OFFSET)</span>
<span class="cp">#define __reg8</span>
<span class="cp">#define __reg16</span>
<span class="cp">#define __reg32</span>
<span class="cp">#endif </span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>

<span class="cm">/* CFC */</span>
<span class="cp">#define	PLD_CFRSTCR		__reg16(PLD_BASE + 0x0000)</span>
<span class="cp">#define PLD_CFSTS		__reg16(PLD_BASE + 0x0002)</span>
<span class="cp">#define PLD_CFIMASK		__reg16(PLD_BASE + 0x0004)</span>
<span class="cp">#define PLD_CFBUFCR		__reg16(PLD_BASE + 0x0006)</span>
<span class="cp">#define PLD_CFCR0		__reg16(PLD_BASE + 0x000a)</span>
<span class="cp">#define PLD_CFCR1		__reg16(PLD_BASE + 0x000c)</span>

<span class="cm">/* MMC */</span>
<span class="cp">#define PLD_MMCCR		__reg16(PLD_BASE + 0x4000)</span>
<span class="cp">#define PLD_MMCMOD		__reg16(PLD_BASE + 0x4002)</span>
<span class="cp">#define PLD_MMCSTS		__reg16(PLD_BASE + 0x4006)</span>
<span class="cp">#define PLD_MMCBAUR		__reg16(PLD_BASE + 0x400a)</span>
<span class="cp">#define PLD_MMCCMDBCUT		__reg16(PLD_BASE + 0x400c)</span>
<span class="cp">#define PLD_MMCCDTBCUT		__reg16(PLD_BASE + 0x400e)</span>
<span class="cp">#define PLD_MMCDET		__reg16(PLD_BASE + 0x4010)</span>
<span class="cp">#define PLD_MMCWP		__reg16(PLD_BASE + 0x4012)</span>
<span class="cp">#define PLD_MMCWDATA		__reg16(PLD_BASE + 0x5000)</span>
<span class="cp">#define PLD_MMCRDATA		__reg16(PLD_BASE + 0x6000)</span>
<span class="cp">#define PLD_MMCCMDDATA		__reg16(PLD_BASE + 0x7000)</span>
<span class="cp">#define PLD_MMCRSPDATA		__reg16(PLD_BASE + 0x7006)</span>

<span class="cm">/* Power Control of MMC and CF */</span>
<span class="cp">#define PLD_CPCR		__reg16(PLD_BASE + 0x14000)</span>

<span class="cm">/* ICU */</span>
<span class="cp">#define M32R_IRQ_PC104		(5)	</span><span class="cm">/* INT4(PC/104) */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_I2C		(28)	</span><span class="cm">/* I2C-BUS */</span><span class="cp"></span>
<span class="cp">#define PLD_IRQ_CFIREQ		(6)	</span><span class="cm">/* INT5 CFC Card Interrupt */</span><span class="cp"></span>
<span class="cp">#define PLD_IRQ_CFC_INSERT	(7)	</span><span class="cm">/* INT6 CFC Card Insert &amp; Eject */</span><span class="cp"></span>
<span class="cp">#define PLD_IRQ_IDEIREQ		(8)	</span><span class="cm">/* INT7 IDE Interrupt */</span><span class="cp"></span>
<span class="cp">#define PLD_IRQ_MMCCARD		(43)	</span><span class="cm">/* MMC Card Insert */</span><span class="cp"></span>
<span class="cp">#define PLD_IRQ_MMCIRQ		(44)	</span><span class="cm">/* MMC Transfer Done */</span><span class="cp"></span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">/* LED Control</span>
<span class="c"> *</span>
<span class="c"> * 1: DIP swich side</span>
<span class="c"> * 2: Reset switch side</span>
<span class="c"> */</span>
<span class="c">#define PLD_IOLEDCR		__reg16(PLD_BASE + 0x14002)</span>
<span class="c">#define PLD_IOLED_1_ON		0x001</span>
<span class="c">#define PLD_IOLED_1_OFF		0x000</span>
<span class="c">#define PLD_IOLED_2_ON		0x002</span>
<span class="c">#define PLD_IOLED_2_OFF		0x000</span>

<span class="c">/* DIP Switch</span>
<span class="c"> *  0: Write-protect of Flash Memory (0:protected, 1:non-protected)</span>
<span class="c"> *  1: -</span>
<span class="c"> *  2: -</span>
<span class="c"> *  3: -</span>
<span class="c"> */</span>
<span class="c">#define PLD_IOSWSTS		__reg16(PLD_BASE + 0x14004)</span>
<span class="c">#define	PLD_IOSWSTS_IOSW2	0x0200</span>
<span class="c">#define	PLD_IOSWSTS_IOSW1	0x0100</span>
<span class="c">#define	PLD_IOSWSTS_IOWP0	0x0001</span>

<span class="cp">#endif</span>

<span class="cm">/* CRC */</span>
<span class="cp">#define PLD_CRC7DATA		__reg16(PLD_BASE + 0x18000)</span>
<span class="cp">#define PLD_CRC7INDATA		__reg16(PLD_BASE + 0x18002)</span>
<span class="cp">#define PLD_CRC16DATA		__reg16(PLD_BASE + 0x18004)</span>
<span class="cp">#define PLD_CRC16INDATA		__reg16(PLD_BASE + 0x18006)</span>
<span class="cp">#define PLD_CRC16ADATA		__reg16(PLD_BASE + 0x18008)</span>
<span class="cp">#define PLD_CRC16AINDATA	__reg16(PLD_BASE + 0x1800a)</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">/* RTC */</span>
<span class="c">#define PLD_RTCCR		__reg16(PLD_BASE + 0x1c000)</span>
<span class="c">#define PLD_RTCBAUR		__reg16(PLD_BASE + 0x1c002)</span>
<span class="c">#define PLD_RTCWRDATA		__reg16(PLD_BASE + 0x1c004)</span>
<span class="c">#define PLD_RTCRDDATA		__reg16(PLD_BASE + 0x1c006)</span>
<span class="c">#define PLD_RTCRSTODT		__reg16(PLD_BASE + 0x1c008)</span>

<span class="c">/* SIO0 */</span>
<span class="c">#define PLD_ESIO0CR		__reg16(PLD_BASE + 0x20000)</span>
<span class="c">#define	PLD_ESIO0CR_TXEN	0x0001</span>
<span class="c">#define	PLD_ESIO0CR_RXEN	0x0002</span>
<span class="c">#define PLD_ESIO0MOD0		__reg16(PLD_BASE + 0x20002)</span>
<span class="c">#define	PLD_ESIO0MOD0_CTSS	0x0040</span>
<span class="c">#define	PLD_ESIO0MOD0_RTSS	0x0080</span>
<span class="c">#define PLD_ESIO0MOD1		__reg16(PLD_BASE + 0x20004)</span>
<span class="c">#define	PLD_ESIO0MOD1_LMFS	0x0010</span>
<span class="c">#define PLD_ESIO0STS		__reg16(PLD_BASE + 0x20006)</span>
<span class="c">#define	PLD_ESIO0STS_TEMP	0x0001</span>
<span class="c">#define	PLD_ESIO0STS_TXCP	0x0002</span>
<span class="c">#define	PLD_ESIO0STS_RXCP	0x0004</span>
<span class="c">#define	PLD_ESIO0STS_TXSC	0x0100</span>
<span class="c">#define	PLD_ESIO0STS_RXSC	0x0200</span>
<span class="c">#define PLD_ESIO0STS_TXREADY	(PLD_ESIO0STS_TXCP | PLD_ESIO0STS_TEMP)</span>
<span class="c">#define PLD_ESIO0INTCR		__reg16(PLD_BASE + 0x20008)</span>
<span class="c">#define	PLD_ESIO0INTCR_TXIEN	0x0002</span>
<span class="c">#define	PLD_ESIO0INTCR_RXCEN	0x0004</span>
<span class="c">#define PLD_ESIO0BAUR		__reg16(PLD_BASE + 0x2000a)</span>
<span class="c">#define PLD_ESIO0TXB		__reg16(PLD_BASE + 0x2000c)</span>
<span class="c">#define PLD_ESIO0RXB		__reg16(PLD_BASE + 0x2000e)</span>

<span class="c">/* SIM Card */</span>
<span class="c">#define PLD_SCCR		__reg16(PLD_BASE + 0x38000)</span>
<span class="c">#define PLD_SCMOD		__reg16(PLD_BASE + 0x38004)</span>
<span class="c">#define PLD_SCSTS		__reg16(PLD_BASE + 0x38006)</span>
<span class="c">#define PLD_SCINTCR		__reg16(PLD_BASE + 0x38008)</span>
<span class="c">#define PLD_SCBAUR		__reg16(PLD_BASE + 0x3800a)</span>
<span class="c">#define PLD_SCTXB		__reg16(PLD_BASE + 0x3800c)</span>
<span class="c">#define PLD_SCRXB		__reg16(PLD_BASE + 0x3800e)</span>

<span class="cp">#endif</span>

<span class="cm">/* Reset Control */</span>
<span class="cp">#define PLD_REBOOT		__reg16(PLD_BASE + 0x38000)</span>

<span class="cp">#endif </span><span class="cm">/* _MAPPI3_PLD.H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
