--3456789-123456789-123456789-123456789-123456789-123456789-123456789-123456789
--! test for parity
component PARITY
   port (A: in std_logic_vector (7 downto 0); --! test for parity: input byte
         ODD: out std_logic); --! output bit
end component;


--! Architecture contains only connectivity
architecture struc of nanofip is
begin

--! It should be documented now
par1: PARITY --! my dummy parity to let block appear
   port map (); --! I think it's documented now
end par1;

end a1;

-------------------------------------------------------------------------------
--                          E N D   O F   F I L E
-------------------------------------------------------------------------------
