// Seed: 2040028345
module module_0 (
    input id_1,
    input id_2,
    input id_3,
    input logic id_4
    , id_5
);
  reg id_6;
  initial begin
    wait (1);
    id_5 <= #id_7 1;
    id_3 <= 1'd0 !== 1'b0;
    id_5 <= 1;
    id_2 <= id_6;
    id_4 = 1;
  end
  logic id_8;
  logic id_9;
  defparam id_10.id_11 = (1'b0 << id_9);
endmodule
