<profile>

<section name = "Vitis HLS Report for 'Pool'" level="0">
<item name = "Date">Thu Jan 25 13:08:43 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">pool</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">30, ?, 0.300 us, ?, 31, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_216">Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5, 2, 325143, 20.000 ns, 3.251 ms, 2, 325143, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3">5, ?, 36 ~ 325177, -, -, 0 ~ 281462092005375, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 7, -, -, -</column>
<column name="Expression">-, -, 0, 697, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 12, 3102, 3587, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 384, -</column>
<column name="Register">-, -, 924, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 8, 3, 8, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_216">Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5, 0, 6, 1207, 1404, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 278, 428, 0</column>
<column name="fdiv_32ns_32ns_32_16_no_dsp_1_U24">fdiv_32ns_32ns_32_16_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 718, 1318, 0</column>
<column name="mul_16ns_32ns_48_2_1_U29">mul_16ns_32ns_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32ns_16ns_48_2_1_U31">mul_32ns_16ns_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32s_16ns_48_2_1_U30">mul_32s_16ns_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_8ns_8ns_16_1_1_U28">mul_8ns_8ns_16_1_1, 0, 0, 0, 41, 0</column>
<column name="udiv_16ns_8ns_16_20_seq_1_U26">udiv_16ns_8ns_16_20_seq_1, 0, 0, 202, 123, 0</column>
<column name="udiv_16ns_8ns_16_20_seq_1_U27">udiv_16ns_8ns_16_20_seq_1, 0, 0, 202, 123, 0</column>
<column name="uitofp_32ns_32_6_no_dsp_1_U25">uitofp_32ns_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16ns_16ns_16ns_32_4_1_U38">mac_muladd_16ns_16ns_16ns_32_4_1, i0 * i1 + i2</column>
<column name="mul_mul_16ns_16ns_32_4_1_U32">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
<column name="mul_mul_16ns_16ns_32_4_1_U33">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
<column name="mul_mul_16ns_16ns_32_4_1_U36">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
<column name="mul_mul_16ns_8ns_16_4_1_U34">mul_mul_16ns_8ns_16_4_1, i0 * i1</column>
<column name="mul_mul_16ns_8ns_16_4_1_U35">mul_mul_16ns_8ns_16_4_1, i0 * i1</column>
<column name="mul_mul_16ns_8ns_16_4_1_U37">mul_mul_16ns_8ns_16_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1027_1_fu_374_p2">+, 0, 0, 55, 48, 1</column>
<column name="add_ln1027_fu_403_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln24_fu_484_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln51_1_fu_545_p2">+, 0, 0, 55, 48, 48</column>
<column name="add_ln51_fu_563_p2">+, 0, 0, 71, 64, 64</column>
<column name="i_4_fu_433_p2">+, 0, 0, 23, 16, 1</column>
<column name="j_fu_465_p2">+, 0, 0, 23, 16, 1</column>
<column name="cmp_i_i_fu_285_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln1027_2_fu_369_p2">icmp, 0, 0, 23, 48, 48</column>
<column name="icmp_ln1027_3_fu_386_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln1027_4_fu_391_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1027_fu_346_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="switch_selectcmp_fu_321_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="empty_fu_333_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln25_fu_439_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln1027_1_fu_409_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln1027_fu_454_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln1495_1_fu_490_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln1495_2_fu_506_p3">select, 0, 0, 16, 1, 1</column>
<column name="select_ln1495_3_fu_526_p3">select, 0, 0, 48, 1, 1</column>
<column name="select_ln1495_4_fu_396_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln1495_fu_427_p3">select, 0, 0, 16, 1, 1</column>
<column name="select_ln25_1_fu_512_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln25_2_fu_532_p3">select, 0, 0, 48, 1, 48</column>
<column name="select_ln25_fu_443_p3">select, 0, 0, 16, 1, 1</column>
<column name="sum_3_fu_588_p3">select, 0, 0, 32, 1, 32</column>
<column name="sum_fu_338_p3">select, 0, 0, 32, 1, 32</column>
<column name="switch_select_fu_326_p3">select, 0, 0, 31, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">257, 60, 1, 60</column>
<column name="c_fu_140">9, 2, 16, 32</column>
<column name="gmem_ARVALID">9, 2, 1, 2</column>
<column name="gmem_RREADY">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_361_ce">9, 2, 1, 2</column>
<column name="grp_fu_361_p0">14, 3, 33, 99</column>
<column name="grp_fu_361_p1">14, 3, 16, 48</column>
<column name="i_fu_132">9, 2, 16, 32</column>
<column name="indvar_flatten31_fu_144">9, 2, 48, 96</column>
<column name="indvar_flatten9_fu_136">9, 2, 32, 64</column>
<column name="lhs_V_fu_128">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CHin_cast_reg_775">16, 0, 48, 32</column>
<column name="CHin_read_reg_705">16, 0, 16, 0</column>
<column name="Kx_read_reg_689">8, 0, 8, 0</column>
<column name="Win_read_reg_694">16, 0, 16, 0</column>
<column name="add_ln51_2_reg_905">32, 0, 32, 0</column>
<column name="ap_CS_fsm">59, 0, 59, 0</column>
<column name="c_fu_140">16, 0, 16, 0</column>
<column name="cmp_i_i_reg_733">1, 0, 1, 0</column>
<column name="conv_i_reg_792">32, 0, 32, 0</column>
<column name="feature_in_read_reg_677">64, 0, 64, 0</column>
<column name="feature_out_read_reg_672">64, 0, 64, 0</column>
<column name="gmem_addr_reg_923">64, 0, 64, 0</column>
<column name="grp_Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_216_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_132">16, 0, 16, 0</column>
<column name="icmp_ln1027_3_reg_843">1, 0, 1, 0</column>
<column name="icmp_ln1027_reg_807">1, 0, 1, 0</column>
<column name="indvar_flatten31_fu_144">48, 0, 48, 0</column>
<column name="indvar_flatten9_fu_136">32, 0, 32, 0</column>
<column name="lhs_V_fu_128">16, 0, 16, 0</column>
<column name="mode_read_reg_682">2, 0, 2, 0</column>
<column name="mul_i92_reg_740">16, 0, 16, 0</column>
<column name="mul_ln40_reg_900">16, 0, 16, 0</column>
<column name="mul_ln541_1_reg_915">48, 0, 48, 0</column>
<column name="mul_ln541_reg_832">48, 0, 48, 0</column>
<column name="mul_ln6_1_reg_802">48, 0, 48, 0</column>
<column name="mul_ln6_reg_769">32, 0, 32, 0</column>
<column name="ret_V_12_reg_746">16, 0, 16, 0</column>
<column name="ret_V_mid1_reg_895">32, 0, 32, 0</column>
<column name="ret_V_reg_822">32, 0, 32, 0</column>
<column name="rhs_V_1_reg_787">16, 0, 32, 16</column>
<column name="select_ln1495_1_reg_880">16, 0, 16, 0</column>
<column name="select_ln1495_4_reg_852">1, 0, 1, 0</column>
<column name="select_ln25_1_reg_890">16, 0, 16, 0</column>
<column name="sum_3_reg_929">32, 0, 32, 0</column>
<column name="sum_reg_797">18, 0, 32, 14</column>
<column name="zext_ln1513_1_reg_725">8, 0, 16, 8</column>
<column name="zext_ln1513_reg_718">8, 0, 16, 8</column>
<column name="zext_ln541_reg_757">16, 0, 32, 16</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Pool, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Pool, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Pool, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
