m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.4
vd_latch
!s110 1616912609
!i10b 1
!s100 gj5aeV0g7o_<A2P=j:2ho0
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IV^I5J:>3InYEH1Djn4mXk1
Z1 dC:/Users/Aadhithan/Documents/Verilog_labs/Assignment/4
w1616912488
Z2 8C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/dlatch.v
Z3 FC:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/dlatch.v
!i122 14
Z4 L0 1 3
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OV;L;2020.3;71
r1
!s85 0
31
!s108 1616912609.000000
Z7 !s107 C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/dlatch.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/dlatch.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vdef
Z11 !s110 1616910630
!i10b 1
!s100 T=j^85?5mM?0o>TJ1DcQ;3
R0
IEi<gUgNoU0G`zMHIe:bGP2
R1
w1616910624
8def.v
Fdef.v
!i122 8
L0 1 6
R5
R6
r1
!s85 0
31
Z12 !s108 1616910630.000000
Z13 !s107 def.v|C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/4/JKFF.v|
Z14 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/4/JKFF.v|
!i113 1
R9
R10
vdlatch
!s110 1616912390
!i10b 1
!s100 G`9Tlg[9j0;>W<E9ld5ME0
R0
I9zZCE]?CjP5R1]RaloUzg2
R1
w1616912386
R2
R3
!i122 13
R4
R5
R6
r1
!s85 0
31
!s108 1616912390.000000
R7
R8
!i113 1
R9
R10
vJKFF
R11
!i10b 1
!s100 f2[XJkQ@[gf8KbYb:omlU1
R0
I=b?a6LN5N6PDIhAc<lII:3
R1
w1616910552
8C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/4/JKFF.v
FC:/Users/Aadhithan/Documents/Verilog_labs/Assignment/4/JKFF.v
!i122 8
L0 2 13
R5
R6
r1
!s85 0
31
R12
R13
R14
!i113 1
R9
R10
n@j@k@f@f
vmux
!s110 1616911987
!i10b 1
!s100 zzoUXzPi0_j?;5BJ[obM^1
R0
I1OEBBUWg`TKdmHc7k`aDF3
R1
w1616911979
8C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/mux.v
FC:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/mux.v
!i122 12
Z15 L0 1 9
R5
R6
r1
!s85 0
31
!s108 1616911987.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/mux.v|
!i113 1
R9
R10
vrtl
!s110 1616911651
!i10b 1
!s100 OYzAM47da0IPi_?F<hDbY1
R0
IV^ISCN4]]k`WZDl8V`B4L2
R1
w1616911641
8C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/rtl_circ.v
FC:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/rtl_circ.v
!i122 11
R15
R5
R6
r1
!s85 0
31
!s108 1616911651.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/rtl_circ.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/rtl_circ.v|
!i113 1
R9
R10
vseq_det
!s110 1616919439
!i10b 1
!s100 9@TSC_OFfNia2jJHPX`Vi0
R0
IS=;WVRR2kj`Wzc`dL=n7l0
R1
w1616919403
Z16 8C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/6/1010.v
Z17 FC:/Users/Aadhithan/Documents/Verilog_labs/Assignment/6/1010.v
!i122 18
Z18 L0 1 21
R5
R6
r1
!s85 0
31
!s108 1616919438.000000
Z19 !s107 C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/6/1010.v|
Z20 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/6/1010.v|
!i113 1
R9
R10
vseq_det1
!s110 1616919350
!i10b 1
!s100 IO=I1Sf1<5WT6]_RnA5Cg3
R0
IC@kecUHG5?oi4dH^4KA4D2
R1
w1616919346
R16
R17
!i122 15
R18
R5
R6
r1
!s85 0
31
!s108 1616919350.000000
R19
R20
!i113 1
R9
R10
vseq_det_tb
!s110 1616919561
!i10b 1
!s100 Ano7O7^[zHAi[J:cQb4J02
R0
I_n`cUl1Z;_Qen?S55S>gQ1
R1
w1616919523
8C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/6/seq_tb.v
FC:/Users/Aadhithan/Documents/Verilog_labs/Assignment/6/seq_tb.v
!i122 19
L0 25 97
R5
R6
r1
!s85 0
31
!s108 1616919561.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/6/seq_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/6/seq_tb.v|
!i113 1
R9
R10
vsiso
!s110 1616911463
!i10b 1
!s100 <1Y@5[3^N[COimjKQMb:c0
R0
I^Kf]2feCK@1BDWi=I1fNL2
R1
w1616911452
8C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/siso.v
FC:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/siso.v
!i122 10
L0 1 8
R5
R6
r1
!s85 0
31
!s108 1616911463.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/siso.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/siso.v|
!i113 1
R9
R10
