SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -1
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc5vlx50
SET_PREFERENCE projectname vio_sys
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily virtex5
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package ff1153
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry VHDL
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE removerpms false
SET_PARAMETER component_name vio_sys
SET_PARAMETER synchronous_input_port_width 1
SET_PARAMETER example_design false
SET_PARAMETER constraint_type external
SET_PARAMETER enable_synchronous_input_port true
SET_PARAMETER enable_synchronous_output_port true
SET_PARAMETER asynchronous_output_port_width 8
SET_PARAMETER enable_asynchronous_output_port false
SET_PARAMETER enable_asynchronous_input_port false
SET_PARAMETER invert_clock_input false
SET_PARAMETER synchronous_output_port_width 1
SET_PARAMETER asynchronous_input_port_width 8
SET_CORE_CLASS PSF
SET_CORE_PATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_vio_v1_05_a/
SET_CORE_GUIPATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_vio_v1_05_a/tooldata/coregen/gui/chipscope_vio.tcl
SET_CORE_NAME VIO (ChipScope Pro - Virtual Input/Output)
SET_CORE_VERSION 1.05.a
SET_CORE_VLNV xilinx.com:ip:chipscope_vio:1.05.a
SET_CORE_DATASHEET /opt/Xilinx/14.7/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_vio_v1_05_a/doc/chipscope_vio.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_vio_v1_05_a/doc/chipscope_vio.pdf><Data Sheet>
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_vio_v1_05_a/doc/html/change_log.html><Version Information>
