

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Sat Dec 28 18:43:56 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1974|  7854|  1974|  7854|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1972|  7852|        18|          5|          1| 392 ~ 1568 |    yes   |
        +----------+------+------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 5, D = 18, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 20 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 21 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 22 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 23 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 24 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [24 x i16]* %kernel, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 25 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel1_addr = getelementptr [24 x i16]* %kernel1, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 26 'getelementptr' 'kernel1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel2_addr = getelementptr [24 x i16]* %kernel2, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 27 'getelementptr' 'kernel2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i6 %input_height_read to i7" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 28 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln34_2_cast14 = zext i6 %input_width_read to i11" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 29 'zext' 'zext_ln34_2_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %output_height_read to i7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 30 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln40_1_cast = zext i5 %output_width_read to i11" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 31 'zext' 'zext_ln40_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 32 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_50 = trunc i5 %output_height_read to i4" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 33 'trunc' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i4 %empty_50 to i8" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 34 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln5_2 = zext i4 %empty to i8" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 35 'zext' 'zext_ln5_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.34ns)   --->   "%mul_ln5 = mul i8 %zext_ln5, %zext_ln5_2" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 36 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.34> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %mul_ln5, i3 0)" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 37 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %empty, 0" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 38 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.66ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.66>

State 2 <SV = 1> <Delay = 3.78>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i11 [ 0, %0 ], [ %add_ln21, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 40 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %select_ln28_9, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 41 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln22_2, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 42 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i4 %out_d_0 to i7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 43 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.78ns)   --->   "%mul_ln34 = mul i7 %zext_ln40_2, %zext_ln34" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 44 'mul' 'mul_ln34' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.88ns)   --->   "%icmp_ln21 = icmp eq i11 %indvar_flatten39, %tmp_6" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 45 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%out_d = add i4 1, %out_d_0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 46 'add' 'out_d' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln22 = icmp eq i8 %indvar_flatten, %mul_ln5" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 47 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.91ns)   --->   "%add_ln22_2 = add i8 1, %indvar_flatten" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 48 'add' 'add_ln22_2' <Predicate = (!icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.78>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %0 ], [ %select_ln22, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 49 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %0 ], [ %out_w, %hls_label_0 ]"   --->   Operation 50 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln34_4_cast = zext i4 %out_h_0 to i7" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 51 'zext' 'zext_ln34_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.02ns)   --->   "%select_ln28 = select i1 %icmp_ln22, i4 0, i4 %out_h_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 52 'select' 'select_ln28' <Predicate = (!icmp_ln21)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.02ns)   --->   "%select_ln28_9 = select i1 %icmp_ln22, i4 %out_d, i4 %out_d_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 53 'select' 'select_ln28_9' <Predicate = (!icmp_ln21)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i4 %out_d to i7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 54 'zext' 'zext_ln40_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.78ns)   --->   "%mul_ln34_18 = mul i7 %zext_ln34, %zext_ln40_4" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 55 'mul' 'mul_ln34_18' <Predicate = (!icmp_ln21)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i4 %select_ln28_9 to i2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 56 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.30ns)   --->   "%icmp_ln23_2 = icmp eq i4 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 57 'icmp' 'icmp_ln23_2' <Predicate = (!icmp_ln21 & !icmp_ln22)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 58 [1/1] (3.49ns)   --->   "%mul_ln40 = mul i7 %zext_ln40_2, %zext_ln40" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 58 'mul' 'mul_ln40' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.99ns)   --->   "%select_ln28_14 = select i1 %icmp_ln22, i1 %icmp_ln23, i1 %icmp_ln23_2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 59 'select' 'select_ln28_14' <Predicate = (!icmp_ln21)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.73ns)   --->   "%out_h = add i4 1, %select_ln28" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 60 'add' 'out_h' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.49>
ST_5 : Operation 61 [1/1] (1.87ns)   --->   "%tmp_0_0 = add i7 %mul_ln34, %zext_ln34_4_cast" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 61 'add' 'tmp_0_0' <Predicate = (!icmp_ln22 & !select_ln28_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (1.87ns)   --->   "%tmp6 = add i7 %mul_ln40, %zext_ln34_4_cast" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 62 'add' 'tmp6' <Predicate = (!icmp_ln22 & !select_ln28_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.63ns)   --->   "%add_ln21 = add i11 %indvar_flatten39, 1" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 63 'add' 'add_ln21' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %1, label %hls_label_0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln28_10 = select i1 %icmp_ln22, i7 %mul_ln34_18, i7 %mul_ln34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 65 'select' 'select_ln28_10' <Predicate = (!icmp_ln21 & select_ln28_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (3.49ns)   --->   "%mul_ln40_2 = mul i7 %zext_ln40, %zext_ln40_4" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 66 'mul' 'mul_ln40_2' <Predicate = (!icmp_ln21)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_52 = or i1 %select_ln28_14, %icmp_ln22" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 67 'or' 'empty_52' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.02ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_52, i4 0, i4 %out_w_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 68 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln21)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln34_4_cast_mid = zext i4 %out_h to i7" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 69 'zext' 'zext_ln34_4_cast_mid' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i7 %zext_ln34_4_cast_mid, %select_ln28_10" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 70 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln21 & select_ln28_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.02ns)   --->   "%select_ln22 = select i1 %select_ln28_14, i4 %out_h, i4 %select_ln28" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 71 'select' 'select_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid1)   --->   "%select_ln28_11 = select i1 %icmp_ln22, i7 %mul_ln40_2, i7 %mul_ln40" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 72 'select' 'select_ln28_11' <Predicate = (!icmp_ln21 & select_ln28_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp5_0_0_mid2_v_v)   --->   "%select_ln28_12 = select i1 %icmp_ln22, i7 %mul_ln34_18, i7 %tmp_0_0" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 73 'select' 'select_ln28_12' <Predicate = (!icmp_ln21 & !select_ln28_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp5_0_0_mid2_v_v = select i1 %select_ln28_14, i7 %tmp_0_0_mid1, i7 %select_ln28_12" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 74 'select' 'tmp5_0_0_mid2_v_v' <Predicate = (!icmp_ln21)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.87ns) (out node of the LUT)   --->   "%tmp6_mid1 = add i7 %zext_ln34_4_cast_mid, %select_ln28_11" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 75 'add' 'tmp6_mid1' <Predicate = (!icmp_ln21 & select_ln28_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.24ns)   --->   "%select_ln22_2 = select i1 %icmp_ln22, i8 1, i8 %add_ln22_2" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 76 'select' 'select_ln22_2' <Predicate = (!icmp_ln21)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.74>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp7_mid2_v_v)   --->   "%select_ln28_13 = select i1 %icmp_ln22, i7 %mul_ln40_2, i7 %tmp6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 77 'select' 'select_ln28_13' <Predicate = (!icmp_ln21 & !select_ln28_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp5_0_0_mid2_v = zext i7 %tmp5_0_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 78 'zext' 'tmp5_0_0_mid2_v' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (3.74ns)   --->   "%tmp5_0_0_mid2 = mul i11 %zext_ln34_2_cast14, %tmp5_0_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 79 'mul' 'tmp5_0_0_mid2' <Predicate = (!icmp_ln21)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (1.87ns)   --->   "%tmp5_2_0_mid2_v_v = add i7 2, %tmp5_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 80 'add' 'tmp5_2_0_mid2_v_v' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp7_mid2_v_v = select i1 %select_ln28_14, i7 %tmp6_mid1, i7 %select_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 81 'select' 'tmp7_mid2_v_v' <Predicate = (!icmp_ln21)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [2/2] (1.86ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 82 'load' 'kernel_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 83 [2/2] (1.86ns)   --->   "%kernel1_load = load i16* %kernel1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 83 'load' 'kernel1_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 84 [2/2] (1.86ns)   --->   "%kernel2_load = load i16* %kernel2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 84 'load' 'kernel2_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 85 [1/1] (1.73ns)   --->   "%out_w = add i4 1, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 85 'add' 'out_w' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.74>
ST_8 : Operation 86 [1/1] (1.56ns)   --->   "%add_ln28 = add i2 1, %trunc_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 86 'add' 'add_ln28' <Predicate = (!icmp_ln21)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.97ns)   --->   "%xor_ln28 = xor i2 %trunc_ln28, -2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 87 'xor' 'xor_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (1.56ns)   --->   "%add_ln28_6 = add i2 -1, %trunc_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 88 'add' 'add_ln28_6' <Predicate = (!icmp_ln21)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (1.87ns)   --->   "%tmp5_1_0_mid2_v_v = add i7 1, %tmp5_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 89 'add' 'tmp5_1_0_mid2_v_v' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp5_2_0_mid2_v = zext i7 %tmp5_2_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 90 'zext' 'tmp5_2_0_mid2_v' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (3.74ns)   --->   "%tmp5_2_0_mid2 = mul i11 %zext_ln34_2_cast14, %tmp5_2_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 91 'mul' 'tmp5_2_0_mid2' <Predicate = (!icmp_ln21)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln34_21 = zext i4 %out_w_0_mid2 to i11" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 92 'zext' 'zext_ln34_21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.63ns)   --->   "%add_ln34 = add i11 %tmp5_0_0_mid2, %zext_ln34_21" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 93 'add' 'add_ln34' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/2] (1.86ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 94 'load' 'kernel_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 95 [1/2] (1.86ns)   --->   "%kernel1_load = load i16* %kernel1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 95 'load' 'kernel1_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 96 [1/2] (1.86ns)   --->   "%kernel2_load = load i16* %kernel2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 96 'load' 'kernel2_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln34_23 = zext i4 %out_w to i11" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 97 'zext' 'zext_ln34_23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (1.63ns)   --->   "%add_ln34_14 = add i11 %tmp5_0_0_mid2, %zext_ln34_23" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 98 'add' 'add_ln34_14' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.74>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%tmp5_1_0_mid2_v = zext i7 %tmp5_1_0_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 99 'zext' 'tmp5_1_0_mid2_v' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (3.74ns)   --->   "%tmp5_1_0_mid2 = mul i11 %zext_ln34_2_cast14, %tmp5_1_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 100 'mul' 'tmp5_1_0_mid2' <Predicate = (!icmp_ln21)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln34_22 = zext i11 %add_ln34 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 101 'zext' 'zext_ln34_22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_22" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 102 'getelementptr' 'input_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 103 [3/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 103 'load' 'input_load' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 104 [3/3] (1.57ns)   --->   "%tmp_9 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %trunc_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 104 'mux' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln34_24 = zext i11 %add_ln34_14 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 105 'zext' 'zext_ln34_24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_24" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 106 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 107 [3/3] (1.68ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 107 'load' 'input_load_15' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 108 [3/3] (1.57ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 108 'mux' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (1.73ns)   --->   "%add_ln34_15 = add i4 2, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 109 'add' 'add_ln34_15' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [3/3] (1.57ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %xor_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 110 'mux' 'tmp_4' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [3/3] (1.57ns)   --->   "%tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln28_6)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 111 'mux' 'tmp_5' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (1.63ns)   --->   "%add_ln34_20 = add i11 %tmp5_2_0_mid2, %zext_ln34_21" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 112 'add' 'add_ln34_20' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.63ns)   --->   "%add_ln34_21 = add i11 %tmp5_2_0_mid2, %zext_ln34_23" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 113 'add' 'add_ln34_21' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.68>
ST_10 : Operation 114 [2/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 114 'load' 'input_load' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 115 [2/3] (1.57ns)   --->   "%tmp_9 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %trunc_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 115 'mux' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [2/3] (1.68ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 116 'load' 'input_load_15' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 117 [2/3] (1.57ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 117 'mux' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln34_25 = zext i4 %add_ln34_15 to i11" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 118 'zext' 'zext_ln34_25' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (1.63ns)   --->   "%add_ln34_16 = add i11 %tmp5_0_0_mid2, %zext_ln34_25" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 119 'add' 'add_ln34_16' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [2/3] (1.57ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %xor_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 120 'mux' 'tmp_4' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [2/3] (1.57ns)   --->   "%tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln28_6)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 121 'mux' 'tmp_5' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln34_30 = zext i11 %add_ln34_20 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 122 'zext' 'zext_ln34_30' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%input_addr_20 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 123 'getelementptr' 'input_addr_20' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 124 [3/3] (1.68ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 124 'load' 'input_load_20' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln34_31 = zext i11 %add_ln34_21 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 125 'zext' 'zext_ln34_31' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%input_addr_21 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_31" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 126 'getelementptr' 'input_addr_21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 127 [3/3] (1.68ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 127 'load' 'input_load_21' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 128 [1/1] (1.63ns)   --->   "%add_ln34_22 = add i11 %tmp5_2_0_mid2, %zext_ln34_25" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 128 'add' 'add_ln34_22' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%tmp7_mid2_v = zext i7 %tmp7_mid2_v_v to i11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 129 'zext' 'tmp7_mid2_v' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (3.36ns) (grouped into DSP with root node add_ln40)   --->   "%tmp7_mid2 = mul i11 %zext_ln40_1_cast, %tmp7_mid2_v" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 130 'mul' 'tmp7_mid2' <Predicate = (!icmp_ln21)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 131 [1/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 131 'load' 'input_load' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 132 [1/3] (1.57ns)   --->   "%tmp_9 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %trunc_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 132 'mux' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/3] (1.68ns)   --->   "%input_load_15 = load i16* %input_addr_15, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 133 'load' 'input_load_15' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 134 [1/3] (1.57ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 134 'mux' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln34_26 = zext i11 %add_ln34_16 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 135 'zext' 'zext_ln34_26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_26" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 136 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 137 [3/3] (1.68ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 137 'load' 'input_load_16' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 138 [1/3] (1.57ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %xor_ln28)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 138 'mux' 'tmp_4' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (1.63ns)   --->   "%add_ln34_17 = add i11 %tmp5_1_0_mid2, %zext_ln34_21" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 139 'add' 'add_ln34_17' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/3] (1.57ns)   --->   "%tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln28_6)" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 140 'mux' 'tmp_5' <Predicate = (!icmp_ln21)> <Delay = 1.57> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (1.63ns)   --->   "%add_ln34_18 = add i11 %tmp5_1_0_mid2, %zext_ln34_23" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 141 'add' 'add_ln34_18' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (1.63ns)   --->   "%add_ln34_19 = add i11 %tmp5_1_0_mid2, %zext_ln34_25" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 142 'add' 'add_ln34_19' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [2/3] (1.68ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 143 'load' 'input_load_20' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 144 [2/3] (1.68ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 144 'load' 'input_load_21' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln34_32 = zext i11 %add_ln34_22 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 145 'zext' 'zext_ln34_32' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%input_addr_22 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_32" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 146 'getelementptr' 'input_addr_22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 147 [3/3] (1.68ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 147 'load' 'input_load_22' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 148 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln40 = add i11 %tmp7_mid2, %zext_ln34_21" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 148 'add' 'add_ln40' <Predicate = (!icmp_ln21)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 149 'sext' 'sext_ln34' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln34_14 = sext i16 %tmp_9 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 150 'sext' 'sext_ln34_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_9 = mul i30 %sext_ln34, %sext_ln34_14" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 151 'mul' 'mul_ln34_9' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln34_15 = sext i16 %input_load_15 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 152 'sext' 'sext_ln34_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln34_16 = sext i16 %tmp_s to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 153 'sext' 'sext_ln34_16' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_10 = mul i30 %sext_ln34_15, %sext_ln34_16" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 154 'mul' 'mul_ln34_10' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 155 [2/3] (1.68ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 155 'load' 'input_load_16' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln34_27 = zext i11 %add_ln34_17 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 156 'zext' 'zext_ln34_27' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_27" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 157 'getelementptr' 'input_addr_17' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 158 [3/3] (1.68ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 158 'load' 'input_load_17' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln34_28 = zext i11 %add_ln34_18 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 159 'zext' 'zext_ln34_28' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%input_addr_18 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_28" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 160 'getelementptr' 'input_addr_18' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 161 [3/3] (1.68ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 161 'load' 'input_load_18' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 162 [1/3] (1.68ns)   --->   "%input_load_20 = load i16* %input_addr_20, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 162 'load' 'input_load_20' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 163 [1/3] (1.68ns)   --->   "%input_load_21 = load i16* %input_addr_21, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 163 'load' 'input_load_21' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 164 [2/3] (1.68ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 164 'load' 'input_load_22' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 165 'partselect' 'trunc_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln40_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 166 'partselect' 'trunc_ln40_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 167 [1/3] (1.68ns)   --->   "%input_load_16 = load i16* %input_addr_16, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 167 'load' 'input_load_16' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln34_18 = sext i16 %tmp_4 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 168 'sext' 'sext_ln34_18' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 169 [2/3] (1.68ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 169 'load' 'input_load_17' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln34_20 = sext i16 %tmp_5 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 170 'sext' 'sext_ln34_20' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 171 [2/3] (1.68ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 171 'load' 'input_load_18' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln34_29 = zext i11 %add_ln34_19 to i64" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 172 'zext' 'zext_ln34_29' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%input_addr_19 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln34_29" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 173 'getelementptr' 'input_addr_19' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 174 [3/3] (1.68ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 174 'load' 'input_load_19' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln34_23 = sext i16 %input_load_20 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 175 'sext' 'sext_ln34_23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_15 = mul i30 %sext_ln34_23, %sext_ln34_18" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 176 'mul' 'mul_ln34_15' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln34_24 = sext i16 %input_load_21 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 177 'sext' 'sext_ln34_24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_16 = mul i30 %sext_ln34_24, %sext_ln34_20" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 178 'mul' 'mul_ln34_16' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 179 [1/3] (1.68ns)   --->   "%input_load_22 = load i16* %input_addr_22, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 179 'load' 'input_load_22' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 14 <SV = 13> <Delay = 6.38>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %select_ln28_9 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 180 'zext' 'zext_ln28' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %zext_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 181 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 182 [2/2] (1.86ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 182 'load' 'bias_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln34_17 = sext i16 %input_load_16 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 183 'sext' 'sext_ln34_17' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_11 = mul i30 %sext_ln34_17, %sext_ln34_18" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 184 'mul' 'mul_ln34_11' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 185 [1/3] (1.68ns)   --->   "%input_load_17 = load i16* %input_addr_17, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 185 'load' 'input_load_17' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 186 [1/3] (1.68ns)   --->   "%input_load_18 = load i16* %input_addr_18, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 186 'load' 'input_load_18' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 187 [2/3] (1.68ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 187 'load' 'input_load_19' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln40_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_15, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 188 'partselect' 'trunc_ln40_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln40_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_16, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 189 'partselect' 'trunc_ln40_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln34_25 = sext i16 %input_load_22 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 190 'sext' 'sext_ln34_25' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_17 = mul i30 %sext_ln34_25, %sext_ln34_14" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 191 'mul' 'mul_ln34_17' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 6.38>
ST_15 : Operation 192 [1/2] (1.86ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 192 'load' 'bias_load' <Predicate = (!icmp_ln21)> <Delay = 1.86> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln40_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_11, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 193 'partselect' 'trunc_ln40_s' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln34_19 = sext i16 %input_load_17 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 194 'sext' 'sext_ln34_19' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_12 = mul i30 %sext_ln34_19, %sext_ln34_20" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 195 'mul' 'mul_ln34_12' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln34_21 = sext i16 %input_load_18 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 196 'sext' 'sext_ln34_21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_13 = mul i30 %sext_ln34_21, %sext_ln34_14" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 197 'mul' 'mul_ln34_13' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 198 [1/3] (1.68ns)   --->   "%input_load_19 = load i16* %input_addr_19, align 2" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 198 'load' 'input_load_19' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln40_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_17, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 199 'partselect' 'trunc_ln40_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_14 = add i16 %trunc_ln40_4, %trunc_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 200 'add' 'add_ln40_14' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 201 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln40_15 = add i16 %add_ln40_14, %trunc_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 201 'add' 'add_ln40_15' <Predicate = (!icmp_ln21)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 6.38>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln40_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_12, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 202 'partselect' 'trunc_ln40_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_13, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 203 'partselect' 'trunc_ln40_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln34_22 = sext i16 %input_load_19 to i30" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 204 'sext' 'sext_ln34_22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln34_14 = mul i30 %sext_ln34_22, %sext_ln34_16" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 205 'mul' 'mul_ln34_14' <Predicate = (!icmp_ln21)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 206 [1/1] (2.07ns)   --->   "%add_ln40_9 = add i16 %bias_load, %trunc_ln" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 206 'add' 'add_ln40_9' <Predicate = (!icmp_ln21)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_10 = add i16 %trunc_ln40_s, %trunc_ln40_8" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 207 'add' 'add_ln40_10' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 208 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln40_11 = add i16 %add_ln40_10, %trunc_ln40_9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 208 'add' 'add_ln40_11' <Predicate = (!icmp_ln21)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.90>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln34_14, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 209 'partselect' 'trunc_ln40_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_13 = add i16 %trunc_ln40_1, %trunc_ln40_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 210 'add' 'add_ln40_13' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 211 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln40_16 = add i16 %add_ln40_15, %add_ln40_13" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 211 'add' 'add_ln40_16' <Predicate = (!icmp_ln21)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 3.90>
ST_18 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_12 = add i16 %add_ln40_11, %add_ln40_9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 212 'add' 'add_ln40_12' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 213 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln40_17 = add i16 %add_ln40_16, %add_ln40_12" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 213 'add' 'add_ln40_17' <Predicate = (!icmp_ln21)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 1.68>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 1568, i64 0)"   --->   Operation 214 'speclooptripcount' 'empty_51' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 215 'specregionbegin' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 216 'specpipeline' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i11 %add_ln40 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 217 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 218 'getelementptr' 'output_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (1.68ns)   --->   "store i16 %add_ln40_17, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 219 'store' <Predicate = (!icmp_ln21)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 220 'specregionend' 'empty_53' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 221 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 222 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 000000000000000000000]
output_height_read   (read             ) [ 000000000000000000000]
input_width_read     (read             ) [ 000000000000000000000]
input_height_read    (read             ) [ 000000000000000000000]
kernel_addr          (getelementptr    ) [ 001111111111111111110]
kernel1_addr         (getelementptr    ) [ 001111111111111111110]
kernel2_addr         (getelementptr    ) [ 001111111111111111110]
zext_ln34            (zext             ) [ 001111111111111111110]
zext_ln34_2_cast14   (zext             ) [ 001111111111111111110]
zext_ln40            (zext             ) [ 001111111111111111110]
zext_ln40_1_cast     (zext             ) [ 001111111111111111110]
empty                (trunc            ) [ 001111111111111111110]
empty_50             (trunc            ) [ 000000000000000000000]
zext_ln5             (zext             ) [ 000000000000000000000]
zext_ln5_2           (zext             ) [ 000000000000000000000]
mul_ln5              (mul              ) [ 001111111111111111110]
tmp_6                (bitconcatenate   ) [ 001111111111111111110]
icmp_ln23            (icmp             ) [ 001111111111111111110]
br_ln21              (br               ) [ 011111111111111111110]
indvar_flatten39     (phi              ) [ 001111000000000000000]
out_d_0              (phi              ) [ 001100000000000000000]
indvar_flatten       (phi              ) [ 001000000000000000000]
zext_ln40_2          (zext             ) [ 000110000000000000000]
mul_ln34             (mul              ) [ 000111000000000000000]
icmp_ln21            (icmp             ) [ 001111111111111111110]
out_d                (add              ) [ 000100000000000000000]
icmp_ln22            (icmp             ) [ 001111110000000000000]
add_ln22_2           (add              ) [ 000111100000000000000]
out_h_0              (phi              ) [ 001100000000000000000]
out_w_0              (phi              ) [ 001111000000000000000]
zext_ln34_4_cast     (zext             ) [ 000011000000000000000]
select_ln28          (select           ) [ 000011000000000000000]
select_ln28_9        (select           ) [ 011111111111111111110]
zext_ln40_4          (zext             ) [ 000011000000000000000]
mul_ln34_18          (mul              ) [ 000011100000000000000]
trunc_ln28           (trunc            ) [ 001111111111000000000]
icmp_ln23_2          (icmp             ) [ 000010000000000000000]
mul_ln40             (mul              ) [ 000001100000000000000]
select_ln28_14       (select           ) [ 001001110000000000000]
out_h                (add              ) [ 000001000000000000000]
tmp_0_0              (add              ) [ 000000100000000000000]
tmp6                 (add              ) [ 001000110000000000000]
add_ln21             (add              ) [ 011111111111111111110]
br_ln21              (br               ) [ 000000000000000000000]
select_ln28_10       (select           ) [ 000000000000000000000]
mul_ln40_2           (mul              ) [ 001000110000000000000]
empty_52             (or               ) [ 000000000000000000000]
out_w_0_mid2         (select           ) [ 001110111100000000000]
zext_ln34_4_cast_mid (zext             ) [ 000000100000000000000]
tmp_0_0_mid1         (add              ) [ 000000100000000000000]
select_ln22          (select           ) [ 011111111111111111110]
select_ln28_11       (select           ) [ 000000000000000000000]
select_ln28_12       (select           ) [ 000000000000000000000]
tmp5_0_0_mid2_v_v    (select           ) [ 001100011000000000000]
tmp6_mid1            (add              ) [ 001000010000000000000]
select_ln22_2        (select           ) [ 011111111111111111110]
select_ln28_13       (select           ) [ 000000000000000000000]
tmp5_0_0_mid2_v      (zext             ) [ 000000000000000000000]
tmp5_0_0_mid2        (mul              ) [ 000111001110000000000]
tmp5_2_0_mid2_v_v    (add              ) [ 000100001000000000000]
tmp7_mid2_v_v        (select           ) [ 000111101111000000000]
out_w                (add              ) [ 011111101111111111110]
add_ln28             (add              ) [ 000011100111000000000]
xor_ln28             (xor              ) [ 000011100111000000000]
add_ln28_6           (add              ) [ 000011100111000000000]
tmp5_1_0_mid2_v_v    (add              ) [ 000010000100000000000]
tmp5_2_0_mid2_v      (zext             ) [ 000000000000000000000]
tmp5_2_0_mid2        (mul              ) [ 000011000110000000000]
zext_ln34_21         (zext             ) [ 000011100111000000000]
add_ln34             (add              ) [ 000010000100000000000]
kernel_load          (load             ) [ 000011100111000000000]
kernel1_load         (load             ) [ 000011100111000000000]
kernel2_load         (load             ) [ 000011100111000000000]
zext_ln34_23         (zext             ) [ 000011100111000000000]
add_ln34_14          (add              ) [ 000010000100000000000]
tmp5_1_0_mid2_v      (zext             ) [ 000000000000000000000]
tmp5_1_0_mid2        (mul              ) [ 000001100011000000000]
zext_ln34_22         (zext             ) [ 000000000000000000000]
input_addr           (getelementptr    ) [ 000001100011000000000]
zext_ln34_24         (zext             ) [ 000000000000000000000]
input_addr_15        (getelementptr    ) [ 000001100011000000000]
add_ln34_15          (add              ) [ 000001000010000000000]
add_ln34_20          (add              ) [ 000001000010000000000]
add_ln34_21          (add              ) [ 000001000010000000000]
zext_ln34_25         (zext             ) [ 000000100001000000000]
add_ln34_16          (add              ) [ 000000100001000000000]
zext_ln34_30         (zext             ) [ 000000000000000000000]
input_addr_20        (getelementptr    ) [ 001000100001100000000]
zext_ln34_31         (zext             ) [ 000000000000000000000]
input_addr_21        (getelementptr    ) [ 001000100001100000000]
add_ln34_22          (add              ) [ 000000100001000000000]
tmp7_mid2_v          (zext             ) [ 000000000000000000000]
tmp7_mid2            (mul              ) [ 000000000000000000000]
input_load           (load             ) [ 001000000000100000000]
tmp_9                (mux              ) [ 001000000000100000000]
input_load_15        (load             ) [ 001000000000100000000]
tmp_s                (mux              ) [ 001000000000100000000]
zext_ln34_26         (zext             ) [ 000000000000000000000]
input_addr_16        (getelementptr    ) [ 001100000000110000000]
tmp_4                (mux              ) [ 001100000000110000000]
add_ln34_17          (add              ) [ 001000000000100000000]
tmp_5                (mux              ) [ 001100000000110000000]
add_ln34_18          (add              ) [ 001000000000100000000]
add_ln34_19          (add              ) [ 001100000000110000000]
zext_ln34_32         (zext             ) [ 000000000000000000000]
input_addr_22        (getelementptr    ) [ 001100000000110000000]
add_ln40             (add              ) [ 001111100000111111110]
sext_ln34            (sext             ) [ 000000000000000000000]
sext_ln34_14         (sext             ) [ 000111000000011100000]
mul_ln34_9           (mul              ) [ 000100000000010000000]
sext_ln34_15         (sext             ) [ 000000000000000000000]
sext_ln34_16         (sext             ) [ 000111100000011110000]
mul_ln34_10          (mul              ) [ 000100000000010000000]
zext_ln34_27         (zext             ) [ 000000000000000000000]
input_addr_17        (getelementptr    ) [ 000110000000011000000]
zext_ln34_28         (zext             ) [ 000000000000000000000]
input_addr_18        (getelementptr    ) [ 000110000000011000000]
input_load_20        (load             ) [ 000100000000010000000]
input_load_21        (load             ) [ 000100000000010000000]
trunc_ln             (partselect       ) [ 000011100000001110000]
trunc_ln40_9         (partselect       ) [ 000011100000001110000]
input_load_16        (load             ) [ 000010000000001000000]
sext_ln34_18         (sext             ) [ 000010000000001000000]
sext_ln34_20         (sext             ) [ 000011000000001100000]
zext_ln34_29         (zext             ) [ 000000000000000000000]
input_addr_19        (getelementptr    ) [ 000011000000001100000]
sext_ln34_23         (sext             ) [ 000000000000000000000]
mul_ln34_15          (mul              ) [ 000010000000001000000]
sext_ln34_24         (sext             ) [ 000000000000000000000]
mul_ln34_16          (mul              ) [ 000010000000001000000]
input_load_22        (load             ) [ 000010000000001000000]
zext_ln28            (zext             ) [ 000000000000000000000]
bias_addr            (getelementptr    ) [ 000001000000000100000]
sext_ln34_17         (sext             ) [ 000000000000000000000]
mul_ln34_11          (mul              ) [ 000001000000000100000]
input_load_17        (load             ) [ 000001000000000100000]
input_load_18        (load             ) [ 000001000000000100000]
trunc_ln40_3         (partselect       ) [ 000001000000000100000]
trunc_ln40_4         (partselect       ) [ 000001000000000100000]
sext_ln34_25         (sext             ) [ 000000000000000000000]
mul_ln34_17          (mul              ) [ 000001000000000100000]
bias_load            (load             ) [ 000000100000000010000]
trunc_ln40_s         (partselect       ) [ 000000100000000010000]
sext_ln34_19         (sext             ) [ 000000000000000000000]
mul_ln34_12          (mul              ) [ 000000100000000010000]
sext_ln34_21         (sext             ) [ 000000000000000000000]
mul_ln34_13          (mul              ) [ 000000100000000010000]
input_load_19        (load             ) [ 000000100000000010000]
trunc_ln40_5         (partselect       ) [ 000000000000000000000]
add_ln40_14          (add              ) [ 000000000000000000000]
add_ln40_15          (add              ) [ 001000100000000011000]
trunc_ln40_8         (partselect       ) [ 000000000000000000000]
trunc_ln40_1         (partselect       ) [ 001000000000000001000]
sext_ln34_22         (sext             ) [ 000000000000000000000]
mul_ln34_14          (mul              ) [ 001000000000000001000]
add_ln40_9           (add              ) [ 001100000000000001100]
add_ln40_10          (add              ) [ 000000000000000000000]
add_ln40_11          (add              ) [ 001100000000000001100]
trunc_ln40_2         (partselect       ) [ 000000000000000000000]
add_ln40_13          (add              ) [ 000000000000000000000]
add_ln40_16          (add              ) [ 000100000000000000100]
add_ln40_12          (add              ) [ 000000000000000000000]
add_ln40_17          (add              ) [ 000010000000000000010]
empty_51             (speclooptripcount) [ 000000000000000000000]
tmp                  (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln26    (specpipeline     ) [ 000000000000000000000]
zext_ln40_3          (zext             ) [ 000000000000000000000]
output_addr          (getelementptr    ) [ 000000000000000000000]
store_ln40           (store            ) [ 000000000000000000000]
empty_53             (specregionend    ) [ 000000000000000000000]
br_ln23              (br               ) [ 011111111111111111110]
ret_ln0              (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="output_width_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_height_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_width_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input_height_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="kernel_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kernel1_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel1_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="kernel2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel2_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="6"/>
<pin id="134" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="6"/>
<pin id="139" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel1_load/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="6"/>
<pin id="144" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel2_load/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="input_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="11" slack="0"/>
<pin id="151" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/9 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="160" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="1"/>
<pin id="162" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/9 input_load_15/9 input_load_20/10 input_load_21/10 input_load_16/11 input_load_22/11 input_load_17/12 input_load_18/12 input_load_19/13 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_addr_15_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_15/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input_addr_20_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_20/10 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_addr_21_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="11" slack="0"/>
<pin id="184" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_21/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="input_addr_16_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="11" slack="0"/>
<pin id="192" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_16/11 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_addr_22_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="11" slack="0"/>
<pin id="200" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_22/11 "/>
</bind>
</comp>

<comp id="204" class="1004" name="input_addr_17_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="11" slack="0"/>
<pin id="208" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_17/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="input_addr_18_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="11" slack="0"/>
<pin id="216" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_18/12 "/>
</bind>
</comp>

<comp id="220" class="1004" name="input_addr_19_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="11" slack="0"/>
<pin id="224" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_19/13 "/>
</bind>
</comp>

<comp id="228" class="1004" name="bias_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/14 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/14 "/>
</bind>
</comp>

<comp id="241" class="1004" name="output_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="11" slack="0"/>
<pin id="245" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/19 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln40_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="1"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/19 "/>
</bind>
</comp>

<comp id="254" class="1005" name="indvar_flatten39_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="1"/>
<pin id="256" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten39 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="indvar_flatten39_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="11" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten39/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="out_d_0_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="out_d_0_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="4" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="278" class="1005" name="indvar_flatten_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="indvar_flatten_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="8" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="289" class="1005" name="out_h_0_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="2"/>
<pin id="291" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="out_h_0_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="2"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="4" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="out_w_0_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="2"/>
<pin id="302" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="out_w_0_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="2"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="4" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/3 "/>
</bind>
</comp>

<comp id="312" class="1005" name="reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="1"/>
<pin id="314" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_20 input_load_16 input_load_17 input_load_19 "/>
</bind>
</comp>

<comp id="317" class="1005" name="reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="1"/>
<pin id="319" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_15 input_load_21 input_load_22 input_load_18 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln34_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln34_2_cast14_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2_cast14/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln40_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln40_1_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1_cast/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="empty_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="empty_50_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_50/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln5_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln5_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_2/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="mul_ln5_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln23_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln40_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="mul_ln34_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="6" slack="1"/>
<pin id="381" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln21_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="0" index="1" bw="11" slack="1"/>
<pin id="386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="out_d_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="0"/>
<pin id="391" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln22_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="1"/>
<pin id="397" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln22_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_2/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln34_4_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4_cast/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln28_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="4" slack="0"/>
<pin id="413" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln28_9_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="4" slack="1"/>
<pin id="419" dir="0" index="2" bw="4" slack="1"/>
<pin id="420" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_9/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln40_4_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="1"/>
<pin id="424" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="mul_ln34_18_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="2"/>
<pin id="427" dir="0" index="1" bw="4" slack="0"/>
<pin id="428" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_18/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln28_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln23_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="0" index="1" bw="4" slack="2"/>
<pin id="437" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_2/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="mul_ln40_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="2"/>
<pin id="441" dir="0" index="1" bw="5" slack="3"/>
<pin id="442" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln28_14_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="2"/>
<pin id="445" dir="0" index="1" bw="1" slack="3"/>
<pin id="446" dir="0" index="2" bw="1" slack="1"/>
<pin id="447" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_14/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="out_h_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="4" slack="1"/>
<pin id="451" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_0_0_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="3"/>
<pin id="455" dir="0" index="1" bw="4" slack="2"/>
<pin id="456" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp6_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="1"/>
<pin id="459" dir="0" index="1" bw="4" slack="2"/>
<pin id="460" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln21_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="3"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln28_10_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="3"/>
<pin id="469" dir="0" index="1" bw="7" slack="2"/>
<pin id="470" dir="0" index="2" bw="7" slack="3"/>
<pin id="471" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_10/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="mul_ln40_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="4"/>
<pin id="474" dir="0" index="1" bw="4" slack="2"/>
<pin id="475" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_2/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="empty_52_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="0" index="1" bw="1" slack="3"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_52/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="out_w_0_mid2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="4" slack="2"/>
<pin id="484" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln34_4_cast_mid_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="1"/>
<pin id="490" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4_cast_mid/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_0_0_mid1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="7" slack="0"/>
<pin id="494" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_mid1/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln22_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="0" index="1" bw="4" slack="1"/>
<pin id="500" dir="0" index="2" bw="4" slack="2"/>
<pin id="501" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln28_11_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="4"/>
<pin id="504" dir="0" index="1" bw="7" slack="1"/>
<pin id="505" dir="0" index="2" bw="7" slack="2"/>
<pin id="506" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_11/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln28_12_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="4"/>
<pin id="509" dir="0" index="1" bw="7" slack="3"/>
<pin id="510" dir="0" index="2" bw="7" slack="1"/>
<pin id="511" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_12/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp5_0_0_mid2_v_v_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="2"/>
<pin id="514" dir="0" index="1" bw="7" slack="1"/>
<pin id="515" dir="0" index="2" bw="7" slack="0"/>
<pin id="516" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp5_0_0_mid2_v_v/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp6_mid1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="1"/>
<pin id="520" dir="0" index="1" bw="7" slack="0"/>
<pin id="521" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6_mid1/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="select_ln22_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="4"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="8" slack="4"/>
<pin id="527" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_2/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln28_13_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="5"/>
<pin id="531" dir="0" index="1" bw="7" slack="2"/>
<pin id="532" dir="0" index="2" bw="7" slack="2"/>
<pin id="533" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_13/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp5_0_0_mid2_v_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="1"/>
<pin id="536" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_0_0_mid2_v/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp5_0_0_mid2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="6"/>
<pin id="539" dir="0" index="1" bw="7" slack="0"/>
<pin id="540" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_0_0_mid2/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp5_2_0_mid2_v_v_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="0" index="1" bw="7" slack="1"/>
<pin id="545" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5_2_0_mid2_v_v/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp7_mid2_v_v_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="3"/>
<pin id="549" dir="0" index="1" bw="7" slack="1"/>
<pin id="550" dir="0" index="2" bw="7" slack="0"/>
<pin id="551" dir="1" index="3" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp7_mid2_v_v/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="out_w_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="4" slack="2"/>
<pin id="556" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln28_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="2" slack="5"/>
<pin id="561" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/8 "/>
</bind>
</comp>

<comp id="563" class="1004" name="xor_ln28_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="5"/>
<pin id="565" dir="0" index="1" bw="2" slack="0"/>
<pin id="566" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln28_6_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="2" slack="5"/>
<pin id="571" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_6/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp5_1_0_mid2_v_v_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="7" slack="2"/>
<pin id="576" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5_1_0_mid2_v_v/8 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp5_2_0_mid2_v_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="1"/>
<pin id="580" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_2_0_mid2_v/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp5_2_0_mid2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="6" slack="7"/>
<pin id="583" dir="0" index="1" bw="7" slack="0"/>
<pin id="584" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_2_0_mid2/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln34_21_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="3"/>
<pin id="588" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_21/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln34_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="11" slack="1"/>
<pin id="591" dir="0" index="1" bw="4" slack="0"/>
<pin id="592" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln34_23_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="1"/>
<pin id="596" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_23/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln34_14_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="11" slack="1"/>
<pin id="599" dir="0" index="1" bw="4" slack="0"/>
<pin id="600" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_14/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp5_1_0_mid2_v_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="7" slack="1"/>
<pin id="604" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_1_0_mid2_v/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp5_1_0_mid2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="8"/>
<pin id="607" dir="0" index="1" bw="7" slack="0"/>
<pin id="608" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_1_0_mid2/9 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln34_22_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="11" slack="1"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_22/9 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="0"/>
<pin id="616" dir="0" index="1" bw="16" slack="1"/>
<pin id="617" dir="0" index="2" bw="16" slack="1"/>
<pin id="618" dir="0" index="3" bw="16" slack="1"/>
<pin id="619" dir="0" index="4" bw="2" slack="6"/>
<pin id="620" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln34_24_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="11" slack="1"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_24/9 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="1"/>
<pin id="629" dir="0" index="2" bw="16" slack="1"/>
<pin id="630" dir="0" index="3" bw="16" slack="1"/>
<pin id="631" dir="0" index="4" bw="2" slack="1"/>
<pin id="632" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln34_15_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="0"/>
<pin id="636" dir="0" index="1" bw="4" slack="4"/>
<pin id="637" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_15/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="grp_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="0"/>
<pin id="641" dir="0" index="1" bw="16" slack="1"/>
<pin id="642" dir="0" index="2" bw="16" slack="1"/>
<pin id="643" dir="0" index="3" bw="16" slack="1"/>
<pin id="644" dir="0" index="4" bw="2" slack="1"/>
<pin id="645" dir="1" index="5" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="grp_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="0" index="1" bw="16" slack="1"/>
<pin id="650" dir="0" index="2" bw="16" slack="1"/>
<pin id="651" dir="0" index="3" bw="16" slack="1"/>
<pin id="652" dir="0" index="4" bw="2" slack="1"/>
<pin id="653" dir="1" index="5" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln34_20_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="11" slack="1"/>
<pin id="657" dir="0" index="1" bw="4" slack="1"/>
<pin id="658" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_20/9 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln34_21_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="11" slack="1"/>
<pin id="661" dir="0" index="1" bw="4" slack="1"/>
<pin id="662" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_21/9 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln34_25_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="1"/>
<pin id="665" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_25/10 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln34_16_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="3"/>
<pin id="668" dir="0" index="1" bw="4" slack="0"/>
<pin id="669" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_16/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln34_30_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="11" slack="1"/>
<pin id="673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_30/10 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln34_31_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="11" slack="1"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_31/10 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln34_22_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="2"/>
<pin id="681" dir="0" index="1" bw="4" slack="0"/>
<pin id="682" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_22/10 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp7_mid2_v_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="7" slack="4"/>
<pin id="686" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_mid2_v/11 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln34_26_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="11" slack="1"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_26/11 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln34_17_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="11" slack="2"/>
<pin id="693" dir="0" index="1" bw="4" slack="3"/>
<pin id="694" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_17/11 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln34_18_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="11" slack="2"/>
<pin id="697" dir="0" index="1" bw="4" slack="3"/>
<pin id="698" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_18/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="add_ln34_19_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="11" slack="2"/>
<pin id="701" dir="0" index="1" bw="4" slack="1"/>
<pin id="702" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_19/11 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln34_32_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="1"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_32/11 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln34_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="16" slack="1"/>
<pin id="709" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/12 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sext_ln34_14_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="1"/>
<pin id="713" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_14/12 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sext_ln34_15_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="1"/>
<pin id="716" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_15/12 "/>
</bind>
</comp>

<comp id="718" class="1004" name="sext_ln34_16_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="1"/>
<pin id="720" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_16/12 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln34_27_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="1"/>
<pin id="723" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_27/12 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln34_28_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="11" slack="1"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_28/12 "/>
</bind>
</comp>

<comp id="729" class="1004" name="trunc_ln_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="0"/>
<pin id="731" dir="0" index="1" bw="30" slack="1"/>
<pin id="732" dir="0" index="2" bw="5" slack="0"/>
<pin id="733" dir="0" index="3" bw="6" slack="0"/>
<pin id="734" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/13 "/>
</bind>
</comp>

<comp id="738" class="1004" name="trunc_ln40_9_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="0"/>
<pin id="740" dir="0" index="1" bw="30" slack="1"/>
<pin id="741" dir="0" index="2" bw="5" slack="0"/>
<pin id="742" dir="0" index="3" bw="6" slack="0"/>
<pin id="743" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_9/13 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sext_ln34_18_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="2"/>
<pin id="749" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_18/13 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sext_ln34_20_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="2"/>
<pin id="752" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_20/13 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln34_29_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="11" slack="2"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_29/13 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sext_ln34_23_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="1"/>
<pin id="759" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_23/13 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln34_24_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="1"/>
<pin id="763" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_24/13 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln28_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="4" slack="11"/>
<pin id="767" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/14 "/>
</bind>
</comp>

<comp id="769" class="1004" name="sext_ln34_17_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="1"/>
<pin id="771" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_17/14 "/>
</bind>
</comp>

<comp id="773" class="1004" name="trunc_ln40_3_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="0"/>
<pin id="775" dir="0" index="1" bw="30" slack="1"/>
<pin id="776" dir="0" index="2" bw="5" slack="0"/>
<pin id="777" dir="0" index="3" bw="6" slack="0"/>
<pin id="778" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_3/14 "/>
</bind>
</comp>

<comp id="782" class="1004" name="trunc_ln40_4_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="0"/>
<pin id="784" dir="0" index="1" bw="30" slack="1"/>
<pin id="785" dir="0" index="2" bw="5" slack="0"/>
<pin id="786" dir="0" index="3" bw="6" slack="0"/>
<pin id="787" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_4/14 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sext_ln34_25_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="1"/>
<pin id="793" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_25/14 "/>
</bind>
</comp>

<comp id="795" class="1004" name="trunc_ln40_s_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="0"/>
<pin id="797" dir="0" index="1" bw="30" slack="1"/>
<pin id="798" dir="0" index="2" bw="5" slack="0"/>
<pin id="799" dir="0" index="3" bw="6" slack="0"/>
<pin id="800" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_s/15 "/>
</bind>
</comp>

<comp id="804" class="1004" name="sext_ln34_19_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="1"/>
<pin id="806" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_19/15 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sext_ln34_21_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="1"/>
<pin id="810" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_21/15 "/>
</bind>
</comp>

<comp id="812" class="1004" name="trunc_ln40_5_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="0"/>
<pin id="814" dir="0" index="1" bw="30" slack="1"/>
<pin id="815" dir="0" index="2" bw="5" slack="0"/>
<pin id="816" dir="0" index="3" bw="6" slack="0"/>
<pin id="817" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_5/15 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add_ln40_14_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="1"/>
<pin id="823" dir="0" index="1" bw="16" slack="0"/>
<pin id="824" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_14/15 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln40_15_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="0"/>
<pin id="828" dir="0" index="1" bw="16" slack="1"/>
<pin id="829" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_15/15 "/>
</bind>
</comp>

<comp id="831" class="1004" name="trunc_ln40_8_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="0"/>
<pin id="833" dir="0" index="1" bw="30" slack="1"/>
<pin id="834" dir="0" index="2" bw="5" slack="0"/>
<pin id="835" dir="0" index="3" bw="6" slack="0"/>
<pin id="836" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_8/16 "/>
</bind>
</comp>

<comp id="840" class="1004" name="trunc_ln40_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="0"/>
<pin id="842" dir="0" index="1" bw="30" slack="1"/>
<pin id="843" dir="0" index="2" bw="5" slack="0"/>
<pin id="844" dir="0" index="3" bw="6" slack="0"/>
<pin id="845" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_1/16 "/>
</bind>
</comp>

<comp id="849" class="1004" name="sext_ln34_22_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="1"/>
<pin id="851" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_22/16 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln40_9_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="16" slack="1"/>
<pin id="855" dir="0" index="1" bw="16" slack="3"/>
<pin id="856" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_9/16 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln40_10_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="1"/>
<pin id="859" dir="0" index="1" bw="16" slack="0"/>
<pin id="860" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_10/16 "/>
</bind>
</comp>

<comp id="862" class="1004" name="add_ln40_11_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="0"/>
<pin id="864" dir="0" index="1" bw="16" slack="3"/>
<pin id="865" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_11/16 "/>
</bind>
</comp>

<comp id="867" class="1004" name="trunc_ln40_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="0"/>
<pin id="869" dir="0" index="1" bw="30" slack="1"/>
<pin id="870" dir="0" index="2" bw="5" slack="0"/>
<pin id="871" dir="0" index="3" bw="6" slack="0"/>
<pin id="872" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_2/17 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln40_13_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="1"/>
<pin id="878" dir="0" index="1" bw="16" slack="0"/>
<pin id="879" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_13/17 "/>
</bind>
</comp>

<comp id="881" class="1004" name="add_ln40_16_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="2"/>
<pin id="883" dir="0" index="1" bw="16" slack="0"/>
<pin id="884" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_16/17 "/>
</bind>
</comp>

<comp id="886" class="1004" name="add_ln40_12_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="2"/>
<pin id="888" dir="0" index="1" bw="16" slack="2"/>
<pin id="889" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_12/18 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln40_17_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="1"/>
<pin id="892" dir="0" index="1" bw="16" slack="0"/>
<pin id="893" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_17/18 "/>
</bind>
</comp>

<comp id="895" class="1004" name="zext_ln40_3_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="11" slack="8"/>
<pin id="897" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/19 "/>
</bind>
</comp>

<comp id="899" class="1007" name="grp_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="5" slack="10"/>
<pin id="901" dir="0" index="1" bw="7" slack="0"/>
<pin id="902" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="903" dir="1" index="3" bw="11" slack="8"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp7_mid2/11 add_ln40/11 "/>
</bind>
</comp>

<comp id="905" class="1007" name="mul_ln34_9_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="0"/>
<pin id="907" dir="0" index="1" bw="16" slack="0"/>
<pin id="908" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_9/12 "/>
</bind>
</comp>

<comp id="911" class="1007" name="mul_ln34_10_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="0"/>
<pin id="913" dir="0" index="1" bw="16" slack="0"/>
<pin id="914" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_10/12 "/>
</bind>
</comp>

<comp id="917" class="1007" name="mul_ln34_15_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="0"/>
<pin id="919" dir="0" index="1" bw="16" slack="0"/>
<pin id="920" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_15/13 "/>
</bind>
</comp>

<comp id="923" class="1007" name="mul_ln34_16_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="16" slack="0"/>
<pin id="925" dir="0" index="1" bw="16" slack="0"/>
<pin id="926" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_16/13 "/>
</bind>
</comp>

<comp id="929" class="1007" name="mul_ln34_11_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="16" slack="0"/>
<pin id="931" dir="0" index="1" bw="16" slack="1"/>
<pin id="932" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_11/14 "/>
</bind>
</comp>

<comp id="934" class="1007" name="mul_ln34_17_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="0"/>
<pin id="936" dir="0" index="1" bw="16" slack="2"/>
<pin id="937" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_17/14 "/>
</bind>
</comp>

<comp id="939" class="1007" name="mul_ln34_12_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="16" slack="0"/>
<pin id="941" dir="0" index="1" bw="16" slack="2"/>
<pin id="942" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_12/15 "/>
</bind>
</comp>

<comp id="944" class="1007" name="mul_ln34_13_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="0"/>
<pin id="946" dir="0" index="1" bw="16" slack="3"/>
<pin id="947" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_13/15 "/>
</bind>
</comp>

<comp id="949" class="1007" name="mul_ln34_14_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="16" slack="0"/>
<pin id="951" dir="0" index="1" bw="16" slack="4"/>
<pin id="952" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_14/16 "/>
</bind>
</comp>

<comp id="954" class="1005" name="kernel_addr_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="5" slack="6"/>
<pin id="956" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="959" class="1005" name="kernel1_addr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="5" slack="6"/>
<pin id="961" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="kernel1_addr "/>
</bind>
</comp>

<comp id="964" class="1005" name="kernel2_addr_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="5" slack="6"/>
<pin id="966" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="kernel2_addr "/>
</bind>
</comp>

<comp id="969" class="1005" name="zext_ln34_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="7" slack="1"/>
<pin id="971" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="975" class="1005" name="zext_ln34_2_cast14_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="11" slack="6"/>
<pin id="977" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln34_2_cast14 "/>
</bind>
</comp>

<comp id="982" class="1005" name="zext_ln40_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="7" slack="3"/>
<pin id="984" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln40 "/>
</bind>
</comp>

<comp id="988" class="1005" name="zext_ln40_1_cast_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="11" slack="10"/>
<pin id="990" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln40_1_cast "/>
</bind>
</comp>

<comp id="993" class="1005" name="empty_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="4" slack="2"/>
<pin id="995" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="998" class="1005" name="mul_ln5_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="8" slack="1"/>
<pin id="1000" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln5 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp_6_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="11" slack="1"/>
<pin id="1005" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="icmp_ln23_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="3"/>
<pin id="1010" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="zext_ln40_2_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="7" slack="2"/>
<pin id="1015" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_2 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="mul_ln34_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="7" slack="3"/>
<pin id="1020" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="icmp_ln21_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="1"/>
<pin id="1026" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="out_d_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="4" slack="1"/>
<pin id="1030" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1034" class="1005" name="icmp_ln22_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="1"/>
<pin id="1036" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="add_ln22_2_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="4"/>
<pin id="1049" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="add_ln22_2 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="zext_ln34_4_cast_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="7" slack="2"/>
<pin id="1054" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln34_4_cast "/>
</bind>
</comp>

<comp id="1058" class="1005" name="select_ln28_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="4" slack="1"/>
<pin id="1060" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="select_ln28_9_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="4" slack="1"/>
<pin id="1066" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_9 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="zext_ln40_4_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="7" slack="2"/>
<pin id="1072" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_4 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="mul_ln34_18_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="7" slack="2"/>
<pin id="1077" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln34_18 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="trunc_ln28_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="2" slack="5"/>
<pin id="1083" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="icmp_ln23_2_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="1"/>
<pin id="1091" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln23_2 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="mul_ln40_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="7" slack="1"/>
<pin id="1096" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="select_ln28_14_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="1"/>
<pin id="1102" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_14 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="out_h_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="4" slack="1"/>
<pin id="1110" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1114" class="1005" name="tmp_0_0_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="7" slack="1"/>
<pin id="1116" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_0 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="tmp6_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="7" slack="2"/>
<pin id="1121" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="add_ln21_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="11" slack="1"/>
<pin id="1126" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="mul_ln40_2_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="7" slack="1"/>
<pin id="1131" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_2 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="out_w_0_mid2_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="4" slack="2"/>
<pin id="1137" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="zext_ln34_4_cast_mid_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="7" slack="1"/>
<pin id="1144" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_4_cast_mid "/>
</bind>
</comp>

<comp id="1147" class="1005" name="tmp_0_0_mid1_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="7" slack="1"/>
<pin id="1149" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_0_mid1 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="select_ln22_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="4" slack="1"/>
<pin id="1154" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="tmp5_0_0_mid2_v_v_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="7" slack="1"/>
<pin id="1159" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_0_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1164" class="1005" name="tmp6_mid1_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="7" slack="1"/>
<pin id="1166" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp6_mid1 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="select_ln22_2_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="1"/>
<pin id="1171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_2 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="tmp5_0_0_mid2_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="11" slack="1"/>
<pin id="1176" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_0_0_mid2 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="tmp5_2_0_mid2_v_v_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="7" slack="1"/>
<pin id="1183" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_2_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1186" class="1005" name="tmp7_mid2_v_v_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="7" slack="4"/>
<pin id="1188" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="tmp7_mid2_v_v "/>
</bind>
</comp>

<comp id="1191" class="1005" name="out_w_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="4" slack="1"/>
<pin id="1193" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1197" class="1005" name="add_ln28_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="2" slack="1"/>
<pin id="1199" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="xor_ln28_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="2" slack="1"/>
<pin id="1204" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln28 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="add_ln28_6_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="2" slack="1"/>
<pin id="1209" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_6 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="tmp5_1_0_mid2_v_v_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="7" slack="1"/>
<pin id="1214" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_1_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1217" class="1005" name="tmp5_2_0_mid2_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="11" slack="1"/>
<pin id="1219" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_2_0_mid2 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="zext_ln34_21_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="11" slack="1"/>
<pin id="1226" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_21 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="add_ln34_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="11" slack="1"/>
<pin id="1233" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="kernel_load_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="16" slack="1"/>
<pin id="1238" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="1244" class="1005" name="kernel1_load_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="16" slack="1"/>
<pin id="1246" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel1_load "/>
</bind>
</comp>

<comp id="1252" class="1005" name="kernel2_load_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="16" slack="1"/>
<pin id="1254" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel2_load "/>
</bind>
</comp>

<comp id="1260" class="1005" name="zext_ln34_23_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="11" slack="1"/>
<pin id="1262" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_23 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="add_ln34_14_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="11" slack="1"/>
<pin id="1268" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_14 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="tmp5_1_0_mid2_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="11" slack="2"/>
<pin id="1273" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp5_1_0_mid2 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="input_addr_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="14" slack="1"/>
<pin id="1280" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1283" class="1005" name="input_addr_15_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="14" slack="1"/>
<pin id="1285" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_15 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="add_ln34_15_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="4" slack="1"/>
<pin id="1290" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_15 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="add_ln34_20_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="11" slack="1"/>
<pin id="1295" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_20 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="add_ln34_21_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="11" slack="1"/>
<pin id="1300" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_21 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="zext_ln34_25_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="11" slack="1"/>
<pin id="1305" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_25 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="add_ln34_16_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="11" slack="1"/>
<pin id="1310" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_16 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="input_addr_20_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="14" slack="1"/>
<pin id="1315" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_20 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="input_addr_21_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="14" slack="1"/>
<pin id="1320" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_21 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="add_ln34_22_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="11" slack="1"/>
<pin id="1325" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_22 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="tmp_9_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="16" slack="1"/>
<pin id="1330" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="tmp_s_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="16" slack="1"/>
<pin id="1335" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1338" class="1005" name="input_addr_16_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="14" slack="1"/>
<pin id="1340" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_16 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_4_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="16" slack="2"/>
<pin id="1345" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="add_ln34_17_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="11" slack="1"/>
<pin id="1350" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_17 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="tmp_5_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="16" slack="2"/>
<pin id="1355" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="add_ln34_18_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="11" slack="1"/>
<pin id="1360" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_18 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="add_ln34_19_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="11" slack="2"/>
<pin id="1365" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln34_19 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="input_addr_22_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="14" slack="1"/>
<pin id="1370" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_22 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="add_ln40_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="11" slack="8"/>
<pin id="1375" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="sext_ln34_14_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="30" slack="2"/>
<pin id="1380" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln34_14 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="mul_ln34_9_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="30" slack="1"/>
<pin id="1386" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_9 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="sext_ln34_16_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="30" slack="4"/>
<pin id="1391" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln34_16 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="mul_ln34_10_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="30" slack="1"/>
<pin id="1396" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_10 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="input_addr_17_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="14" slack="1"/>
<pin id="1401" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_17 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="input_addr_18_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="14" slack="1"/>
<pin id="1406" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_18 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="trunc_ln_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="16" slack="3"/>
<pin id="1411" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1414" class="1005" name="trunc_ln40_9_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="16" slack="3"/>
<pin id="1416" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln40_9 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="sext_ln34_18_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="30" slack="1"/>
<pin id="1421" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln34_18 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="sext_ln34_20_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="30" slack="2"/>
<pin id="1426" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln34_20 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="input_addr_19_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="14" slack="1"/>
<pin id="1431" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_19 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="mul_ln34_15_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="30" slack="1"/>
<pin id="1436" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_15 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="mul_ln34_16_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="30" slack="1"/>
<pin id="1441" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_16 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="bias_addr_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="3" slack="1"/>
<pin id="1446" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="1449" class="1005" name="mul_ln34_11_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="30" slack="1"/>
<pin id="1451" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_11 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="trunc_ln40_3_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="16" slack="1"/>
<pin id="1456" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40_3 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="trunc_ln40_4_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="16" slack="1"/>
<pin id="1461" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40_4 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="mul_ln34_17_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="30" slack="1"/>
<pin id="1466" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_17 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="bias_load_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="16" slack="1"/>
<pin id="1471" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="1474" class="1005" name="trunc_ln40_s_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="16" slack="1"/>
<pin id="1476" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40_s "/>
</bind>
</comp>

<comp id="1479" class="1005" name="mul_ln34_12_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="30" slack="1"/>
<pin id="1481" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_12 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="mul_ln34_13_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="30" slack="1"/>
<pin id="1486" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_13 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="add_ln40_15_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="16" slack="2"/>
<pin id="1491" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_15 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="trunc_ln40_1_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="16" slack="1"/>
<pin id="1496" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40_1 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="mul_ln34_14_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="30" slack="1"/>
<pin id="1501" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_14 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="add_ln40_9_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="16" slack="2"/>
<pin id="1506" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_9 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="add_ln40_11_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="16" slack="2"/>
<pin id="1511" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_11 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="add_ln40_16_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="16" slack="1"/>
<pin id="1516" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_16 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="add_ln40_17_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="16" slack="1"/>
<pin id="1521" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="163"><net_src comp="147" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="10" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="154" pin="7"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="154" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="154" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="154" pin="7"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="102" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="96" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="90" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="84" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="84" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="90" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="338" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="346" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="26" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="354" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="338" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="30" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="270" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="258" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="36" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="270" pin="4"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="282" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="38" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="282" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="293" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="30" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="415"><net_src comp="293" pin="4"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="266" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="416" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="304" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="452"><net_src comp="36" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="465"><net_src comp="254" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="40" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="30" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="300" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="495"><net_src comp="488" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="467" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="517"><net_src comp="507" pin="3"/><net_sink comp="512" pin=2"/></net>

<net id="522"><net_src comp="502" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="38" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="541"><net_src comp="534" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="42" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="552"><net_src comp="529" pin="3"/><net_sink comp="547" pin=2"/></net>

<net id="557"><net_src comp="36" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="44" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="46" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="48" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="50" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="585"><net_src comp="578" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="601"><net_src comp="594" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="610" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="621"><net_src comp="52" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="625"><net_src comp="622" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="633"><net_src comp="52" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="638"><net_src comp="54" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="646"><net_src comp="52" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="654"><net_src comp="52" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="670"><net_src comp="663" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="671" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="678"><net_src comp="675" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="683"><net_src comp="663" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="687" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="706"><net_src comp="703" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="710"><net_src comp="312" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="717"><net_src comp="317" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="724"><net_src comp="721" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="728"><net_src comp="725" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="735"><net_src comp="56" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="58" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="737"><net_src comp="60" pin="0"/><net_sink comp="729" pin=3"/></net>

<net id="744"><net_src comp="56" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="58" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="746"><net_src comp="60" pin="0"/><net_sink comp="738" pin=3"/></net>

<net id="756"><net_src comp="753" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="760"><net_src comp="312" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="317" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="765" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="772"><net_src comp="312" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="779"><net_src comp="56" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="58" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="781"><net_src comp="60" pin="0"/><net_sink comp="773" pin=3"/></net>

<net id="788"><net_src comp="56" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="58" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="790"><net_src comp="60" pin="0"/><net_sink comp="782" pin=3"/></net>

<net id="794"><net_src comp="317" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="801"><net_src comp="56" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="58" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="803"><net_src comp="60" pin="0"/><net_sink comp="795" pin=3"/></net>

<net id="807"><net_src comp="312" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="317" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="818"><net_src comp="56" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="58" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="820"><net_src comp="60" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="825"><net_src comp="812" pin="4"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="821" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="837"><net_src comp="56" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="58" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="839"><net_src comp="60" pin="0"/><net_sink comp="831" pin=3"/></net>

<net id="846"><net_src comp="56" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="58" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="848"><net_src comp="60" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="852"><net_src comp="312" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="861"><net_src comp="831" pin="4"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="857" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="873"><net_src comp="56" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="58" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="875"><net_src comp="60" pin="0"/><net_sink comp="867" pin=3"/></net>

<net id="880"><net_src comp="867" pin="4"/><net_sink comp="876" pin=1"/></net>

<net id="885"><net_src comp="876" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="894"><net_src comp="886" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="898"><net_src comp="895" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="904"><net_src comp="684" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="707" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="711" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="714" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="718" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="757" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="747" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="761" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="750" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="769" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="938"><net_src comp="791" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="943"><net_src comp="804" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="948"><net_src comp="808" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="953"><net_src comp="849" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="957"><net_src comp="108" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="962"><net_src comp="116" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="967"><net_src comp="124" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="972"><net_src comp="322" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="978"><net_src comp="326" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="981"><net_src comp="975" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="985"><net_src comp="330" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="991"><net_src comp="334" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="996"><net_src comp="338" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="1001"><net_src comp="354" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="1006"><net_src comp="360" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="1011"><net_src comp="368" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1016"><net_src comp="374" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1021"><net_src comp="378" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1027"><net_src comp="383" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="388" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1037"><net_src comp="394" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1040"><net_src comp="1034" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1041"><net_src comp="1034" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1042"><net_src comp="1034" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1043"><net_src comp="1034" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1044"><net_src comp="1034" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1045"><net_src comp="1034" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1046"><net_src comp="1034" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1050"><net_src comp="399" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1055"><net_src comp="405" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="1061"><net_src comp="409" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1067"><net_src comp="416" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1073"><net_src comp="422" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1078"><net_src comp="425" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="1084"><net_src comp="430" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1087"><net_src comp="1081" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1088"><net_src comp="1081" pin="1"/><net_sink comp="614" pin=4"/></net>

<net id="1092"><net_src comp="434" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1097"><net_src comp="439" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1103"><net_src comp="443" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1106"><net_src comp="1100" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1107"><net_src comp="1100" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1111"><net_src comp="448" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="1117"><net_src comp="453" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="1122"><net_src comp="457" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="1127"><net_src comp="461" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1132"><net_src comp="472" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1138"><net_src comp="480" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1141"><net_src comp="1135" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1145"><net_src comp="488" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1150"><net_src comp="491" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="1155"><net_src comp="497" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1160"><net_src comp="512" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1162"><net_src comp="1157" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1163"><net_src comp="1157" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="1167"><net_src comp="518" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1172"><net_src comp="523" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1177"><net_src comp="537" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1180"><net_src comp="1174" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1184"><net_src comp="542" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1189"><net_src comp="547" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1194"><net_src comp="553" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1196"><net_src comp="1191" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1200"><net_src comp="558" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="626" pin=4"/></net>

<net id="1205"><net_src comp="563" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="639" pin=4"/></net>

<net id="1210"><net_src comp="568" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="647" pin=4"/></net>

<net id="1215"><net_src comp="573" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1220"><net_src comp="581" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1223"><net_src comp="1217" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1227"><net_src comp="586" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1230"><net_src comp="1224" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1234"><net_src comp="589" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1239"><net_src comp="132" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1242"><net_src comp="1236" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1243"><net_src comp="1236" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1247"><net_src comp="137" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="1250"><net_src comp="1244" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="1251"><net_src comp="1244" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="1255"><net_src comp="142" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="614" pin=3"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="626" pin=3"/></net>

<net id="1258"><net_src comp="1252" pin="1"/><net_sink comp="639" pin=3"/></net>

<net id="1259"><net_src comp="1252" pin="1"/><net_sink comp="647" pin=3"/></net>

<net id="1263"><net_src comp="594" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1269"><net_src comp="597" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1274"><net_src comp="605" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1277"><net_src comp="1271" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1281"><net_src comp="147" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1286"><net_src comp="164" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1291"><net_src comp="634" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1296"><net_src comp="655" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1301"><net_src comp="659" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1306"><net_src comp="663" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1311"><net_src comp="666" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1316"><net_src comp="172" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1321"><net_src comp="180" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1326"><net_src comp="679" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1331"><net_src comp="614" pin="5"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1336"><net_src comp="626" pin="5"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1341"><net_src comp="188" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1346"><net_src comp="639" pin="5"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1351"><net_src comp="691" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1356"><net_src comp="647" pin="5"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1361"><net_src comp="695" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1366"><net_src comp="699" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1371"><net_src comp="196" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1376"><net_src comp="899" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1381"><net_src comp="711" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1383"><net_src comp="1378" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1387"><net_src comp="905" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="1392"><net_src comp="718" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1397"><net_src comp="911" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1402"><net_src comp="204" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1407"><net_src comp="212" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1412"><net_src comp="729" pin="4"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1417"><net_src comp="738" pin="4"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1422"><net_src comp="747" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1427"><net_src comp="750" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1432"><net_src comp="220" pin="3"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1437"><net_src comp="917" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1442"><net_src comp="923" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1447"><net_src comp="228" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1452"><net_src comp="929" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1457"><net_src comp="773" pin="4"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1462"><net_src comp="782" pin="4"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1467"><net_src comp="934" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1472"><net_src comp="235" pin="3"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1477"><net_src comp="795" pin="4"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1482"><net_src comp="939" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1487"><net_src comp="944" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1492"><net_src comp="826" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1497"><net_src comp="840" pin="4"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1502"><net_src comp="949" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1507"><net_src comp="853" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1512"><net_src comp="862" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1517"><net_src comp="881" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1522"><net_src comp="890" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="248" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {19 }
 - Input state : 
	Port: depthwise_conv2d_fix.1 : input_height | {1 }
	Port: depthwise_conv2d_fix.1 : input_width | {1 }
	Port: depthwise_conv2d_fix.1 : input_r | {9 10 11 12 13 14 15 }
	Port: depthwise_conv2d_fix.1 : output_height | {1 }
	Port: depthwise_conv2d_fix.1 : output_width | {1 }
	Port: depthwise_conv2d_fix.1 : bias | {14 15 }
	Port: depthwise_conv2d_fix.1 : kernel | {7 8 }
	Port: depthwise_conv2d_fix.1 : kernel1 | {7 8 }
	Port: depthwise_conv2d_fix.1 : kernel2 | {7 8 }
  - Chain level:
	State 1
		zext_ln5 : 1
		zext_ln5_2 : 1
		mul_ln5 : 2
		tmp_6 : 3
		icmp_ln23 : 1
	State 2
		zext_ln40_2 : 1
		mul_ln34 : 2
		icmp_ln21 : 1
		out_d : 1
		icmp_ln22 : 1
		add_ln22_2 : 1
	State 3
		zext_ln34_4_cast : 1
		select_ln28 : 1
		mul_ln34_18 : 1
		trunc_ln28 : 1
		icmp_ln23_2 : 1
	State 4
	State 5
		tmp_0_0_mid1 : 1
	State 6
		tmp5_0_0_mid2_v_v : 1
		tmp6_mid1 : 1
	State 7
		tmp5_0_0_mid2 : 1
		tmp7_mid2_v_v : 1
	State 8
		tmp5_2_0_mid2 : 1
		add_ln34 : 1
		add_ln34_14 : 1
	State 9
		tmp5_1_0_mid2 : 1
		input_addr : 1
		input_load : 2
		input_addr_15 : 1
		input_load_15 : 2
	State 10
		add_ln34_16 : 1
		input_addr_20 : 1
		input_load_20 : 2
		input_addr_21 : 1
		input_load_21 : 2
		add_ln34_22 : 1
	State 11
		tmp7_mid2 : 1
		input_addr_16 : 1
		input_load_16 : 2
		input_addr_22 : 1
		input_load_22 : 2
		add_ln40 : 2
	State 12
		mul_ln34_9 : 1
		mul_ln34_10 : 1
		input_addr_17 : 1
		input_load_17 : 2
		input_addr_18 : 1
		input_load_18 : 2
	State 13
		input_addr_19 : 1
		input_load_19 : 2
		mul_ln34_15 : 1
		mul_ln34_16 : 1
	State 14
		bias_addr : 1
		bias_load : 2
		mul_ln34_11 : 1
		mul_ln34_17 : 1
	State 15
		mul_ln34_12 : 1
		mul_ln34_13 : 1
		add_ln40_14 : 1
		add_ln40_15 : 2
	State 16
		mul_ln34_14 : 1
		add_ln40_10 : 1
		add_ln40_11 : 2
	State 17
		add_ln40_13 : 1
		add_ln40_16 : 2
	State 18
		add_ln40_17 : 1
	State 19
		output_addr : 1
		store_ln40 : 2
		empty_53 : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |          out_d_fu_388         |    0    |    0    |    13   |
|          |       add_ln22_2_fu_399       |    0    |    0    |    15   |
|          |          out_h_fu_448         |    0    |    0    |    13   |
|          |         tmp_0_0_fu_453        |    0    |    0    |    15   |
|          |          tmp6_fu_457          |    0    |    0    |    15   |
|          |        add_ln21_fu_461        |    0    |    0    |    13   |
|          |      tmp_0_0_mid1_fu_491      |    0    |    0    |    15   |
|          |        tmp6_mid1_fu_518       |    0    |    0    |    15   |
|          |    tmp5_2_0_mid2_v_v_fu_542   |    0    |    0    |    15   |
|          |          out_w_fu_553         |    0    |    0    |    13   |
|          |        add_ln28_fu_558        |    0    |    0    |    10   |
|          |       add_ln28_6_fu_568       |    0    |    0    |    10   |
|          |    tmp5_1_0_mid2_v_v_fu_573   |    0    |    0    |    15   |
|          |        add_ln34_fu_589        |    0    |    0    |    13   |
|          |       add_ln34_14_fu_597      |    0    |    0    |    13   |
|    add   |       add_ln34_15_fu_634      |    0    |    0    |    13   |
|          |       add_ln34_20_fu_655      |    0    |    0    |    13   |
|          |       add_ln34_21_fu_659      |    0    |    0    |    13   |
|          |       add_ln34_16_fu_666      |    0    |    0    |    13   |
|          |       add_ln34_22_fu_679      |    0    |    0    |    13   |
|          |       add_ln34_17_fu_691      |    0    |    0    |    13   |
|          |       add_ln34_18_fu_695      |    0    |    0    |    13   |
|          |       add_ln34_19_fu_699      |    0    |    0    |    13   |
|          |       add_ln40_14_fu_821      |    0    |    0    |    16   |
|          |       add_ln40_15_fu_826      |    0    |    0    |    16   |
|          |       add_ln40_9_fu_853       |    0    |    0    |    23   |
|          |       add_ln40_10_fu_857      |    0    |    0    |    16   |
|          |       add_ln40_11_fu_862      |    0    |    0    |    16   |
|          |       add_ln40_13_fu_876      |    0    |    0    |    16   |
|          |       add_ln40_16_fu_881      |    0    |    0    |    16   |
|          |       add_ln40_12_fu_886      |    0    |    0    |    16   |
|          |       add_ln40_17_fu_890      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_614          |    0    |    91   |    17   |
|    mux   |           grp_fu_626          |    0    |    91   |    17   |
|          |           grp_fu_639          |    0    |    91   |    17   |
|          |           grp_fu_647          |    0    |    91   |    17   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln5_fu_354        |    0    |    0    |    13   |
|          |        mul_ln34_fu_378        |    0    |    0    |    26   |
|          |       mul_ln34_18_fu_425      |    0    |    0    |    26   |
|          |        mul_ln40_fu_439        |    0    |    0    |    17   |
|          |       mul_ln40_2_fu_472       |    0    |    0    |    17   |
|          |      tmp5_0_0_mid2_fu_537     |    0    |    0    |    33   |
|          |      tmp5_2_0_mid2_fu_581     |    0    |    0    |    33   |
|          |      tmp5_1_0_mid2_fu_605     |    0    |    0    |    33   |
|    mul   |       mul_ln34_9_fu_905       |    1    |    0    |    0    |
|          |       mul_ln34_10_fu_911      |    1    |    0    |    0    |
|          |       mul_ln34_15_fu_917      |    1    |    0    |    0    |
|          |       mul_ln34_16_fu_923      |    1    |    0    |    0    |
|          |       mul_ln34_11_fu_929      |    1    |    0    |    0    |
|          |       mul_ln34_17_fu_934      |    1    |    0    |    0    |
|          |       mul_ln34_12_fu_939      |    1    |    0    |    0    |
|          |       mul_ln34_13_fu_944      |    1    |    0    |    0    |
|          |       mul_ln34_14_fu_949      |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln28_fu_409      |    0    |    0    |    4    |
|          |      select_ln28_9_fu_416     |    0    |    0    |    4    |
|          |     select_ln28_14_fu_443     |    0    |    0    |    2    |
|          |     select_ln28_10_fu_467     |    0    |    0    |    7    |
|          |      out_w_0_mid2_fu_480      |    0    |    0    |    4    |
|  select  |       select_ln22_fu_497      |    0    |    0    |    4    |
|          |     select_ln28_11_fu_502     |    0    |    0    |    7    |
|          |     select_ln28_12_fu_507     |    0    |    0    |    7    |
|          |    tmp5_0_0_mid2_v_v_fu_512   |    0    |    0    |    7    |
|          |      select_ln22_2_fu_523     |    0    |    0    |    8    |
|          |     select_ln28_13_fu_529     |    0    |    0    |    7    |
|          |      tmp7_mid2_v_v_fu_547     |    0    |    0    |    7    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln23_fu_368       |    0    |    0    |    9    |
|   icmp   |        icmp_ln21_fu_383       |    0    |    0    |    13   |
|          |        icmp_ln22_fu_394       |    0    |    0    |    11   |
|          |       icmp_ln23_2_fu_434      |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|    or    |        empty_52_fu_476        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln28_fu_563        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_899          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_84 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_90 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_96  |    0    |    0    |    0    |
|          | input_height_read_read_fu_102 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln34_fu_322       |    0    |    0    |    0    |
|          |   zext_ln34_2_cast14_fu_326   |    0    |    0    |    0    |
|          |        zext_ln40_fu_330       |    0    |    0    |    0    |
|          |    zext_ln40_1_cast_fu_334    |    0    |    0    |    0    |
|          |        zext_ln5_fu_346        |    0    |    0    |    0    |
|          |       zext_ln5_2_fu_350       |    0    |    0    |    0    |
|          |       zext_ln40_2_fu_374      |    0    |    0    |    0    |
|          |    zext_ln34_4_cast_fu_405    |    0    |    0    |    0    |
|          |       zext_ln40_4_fu_422      |    0    |    0    |    0    |
|          |  zext_ln34_4_cast_mid_fu_488  |    0    |    0    |    0    |
|          |     tmp5_0_0_mid2_v_fu_534    |    0    |    0    |    0    |
|          |     tmp5_2_0_mid2_v_fu_578    |    0    |    0    |    0    |
|          |      zext_ln34_21_fu_586      |    0    |    0    |    0    |
|   zext   |      zext_ln34_23_fu_594      |    0    |    0    |    0    |
|          |     tmp5_1_0_mid2_v_fu_602    |    0    |    0    |    0    |
|          |      zext_ln34_22_fu_610      |    0    |    0    |    0    |
|          |      zext_ln34_24_fu_622      |    0    |    0    |    0    |
|          |      zext_ln34_25_fu_663      |    0    |    0    |    0    |
|          |      zext_ln34_30_fu_671      |    0    |    0    |    0    |
|          |      zext_ln34_31_fu_675      |    0    |    0    |    0    |
|          |       tmp7_mid2_v_fu_684      |    0    |    0    |    0    |
|          |      zext_ln34_26_fu_687      |    0    |    0    |    0    |
|          |      zext_ln34_32_fu_703      |    0    |    0    |    0    |
|          |      zext_ln34_27_fu_721      |    0    |    0    |    0    |
|          |      zext_ln34_28_fu_725      |    0    |    0    |    0    |
|          |      zext_ln34_29_fu_753      |    0    |    0    |    0    |
|          |        zext_ln28_fu_765       |    0    |    0    |    0    |
|          |       zext_ln40_3_fu_895      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_338         |    0    |    0    |    0    |
|   trunc  |        empty_50_fu_342        |    0    |    0    |    0    |
|          |       trunc_ln28_fu_430       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_6_fu_360         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln34_fu_707       |    0    |    0    |    0    |
|          |      sext_ln34_14_fu_711      |    0    |    0    |    0    |
|          |      sext_ln34_15_fu_714      |    0    |    0    |    0    |
|          |      sext_ln34_16_fu_718      |    0    |    0    |    0    |
|          |      sext_ln34_18_fu_747      |    0    |    0    |    0    |
|          |      sext_ln34_20_fu_750      |    0    |    0    |    0    |
|   sext   |      sext_ln34_23_fu_757      |    0    |    0    |    0    |
|          |      sext_ln34_24_fu_761      |    0    |    0    |    0    |
|          |      sext_ln34_17_fu_769      |    0    |    0    |    0    |
|          |      sext_ln34_25_fu_791      |    0    |    0    |    0    |
|          |      sext_ln34_19_fu_804      |    0    |    0    |    0    |
|          |      sext_ln34_21_fu_808      |    0    |    0    |    0    |
|          |      sext_ln34_22_fu_849      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_729        |    0    |    0    |    0    |
|          |      trunc_ln40_9_fu_738      |    0    |    0    |    0    |
|          |      trunc_ln40_3_fu_773      |    0    |    0    |    0    |
|          |      trunc_ln40_4_fu_782      |    0    |    0    |    0    |
|partselect|      trunc_ln40_s_fu_795      |    0    |    0    |    0    |
|          |      trunc_ln40_5_fu_812      |    0    |    0    |    0    |
|          |      trunc_ln40_8_fu_831      |    0    |    0    |    0    |
|          |      trunc_ln40_1_fu_840      |    0    |    0    |    0    |
|          |      trunc_ln40_2_fu_867      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    10   |   364   |   838   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln21_reg_1124      |   11   |
|     add_ln22_2_reg_1047     |    8   |
|     add_ln28_6_reg_1207     |    2   |
|      add_ln28_reg_1197      |    2   |
|     add_ln34_14_reg_1266    |   11   |
|     add_ln34_15_reg_1288    |    4   |
|     add_ln34_16_reg_1308    |   11   |
|     add_ln34_17_reg_1348    |   11   |
|     add_ln34_18_reg_1358    |   11   |
|     add_ln34_19_reg_1363    |   11   |
|     add_ln34_20_reg_1293    |   11   |
|     add_ln34_21_reg_1298    |   11   |
|     add_ln34_22_reg_1323    |   11   |
|      add_ln34_reg_1231      |   11   |
|     add_ln40_11_reg_1509    |   16   |
|     add_ln40_15_reg_1489    |   16   |
|     add_ln40_16_reg_1514    |   16   |
|     add_ln40_17_reg_1519    |   16   |
|     add_ln40_9_reg_1504     |   16   |
|      add_ln40_reg_1373      |   11   |
|      bias_addr_reg_1444     |    3   |
|      bias_load_reg_1469     |   16   |
|        empty_reg_993        |    4   |
|      icmp_ln21_reg_1024     |    1   |
|      icmp_ln22_reg_1034     |    1   |
|     icmp_ln23_2_reg_1089    |    1   |
|      icmp_ln23_reg_1008     |    1   |
|   indvar_flatten39_reg_254  |   11   |
|    indvar_flatten_reg_278   |    8   |
|    input_addr_15_reg_1283   |   14   |
|    input_addr_16_reg_1338   |   14   |
|    input_addr_17_reg_1399   |   14   |
|    input_addr_18_reg_1404   |   14   |
|    input_addr_19_reg_1429   |   14   |
|    input_addr_20_reg_1313   |   14   |
|    input_addr_21_reg_1318   |   14   |
|    input_addr_22_reg_1368   |   14   |
|     input_addr_reg_1278     |   14   |
|     kernel1_addr_reg_959    |    5   |
|    kernel1_load_reg_1244    |   16   |
|     kernel2_addr_reg_964    |    5   |
|    kernel2_load_reg_1252    |   16   |
|     kernel_addr_reg_954     |    5   |
|     kernel_load_reg_1236    |   16   |
|     mul_ln34_10_reg_1394    |   30   |
|     mul_ln34_11_reg_1449    |   30   |
|     mul_ln34_12_reg_1479    |   30   |
|     mul_ln34_13_reg_1484    |   30   |
|     mul_ln34_14_reg_1499    |   30   |
|     mul_ln34_15_reg_1434    |   30   |
|     mul_ln34_16_reg_1439    |   30   |
|     mul_ln34_17_reg_1464    |   30   |
|     mul_ln34_18_reg_1075    |    7   |
|     mul_ln34_9_reg_1384     |   30   |
|      mul_ln34_reg_1018      |    7   |
|     mul_ln40_2_reg_1129     |    7   |
|      mul_ln40_reg_1094      |    7   |
|       mul_ln5_reg_998       |    8   |
|       out_d_0_reg_266       |    4   |
|        out_d_reg_1028       |    4   |
|       out_h_0_reg_289       |    4   |
|        out_h_reg_1108       |    4   |
|    out_w_0_mid2_reg_1135    |    4   |
|       out_w_0_reg_300       |    4   |
|        out_w_reg_1191       |    4   |
|           reg_312           |   16   |
|           reg_317           |   16   |
|    select_ln22_2_reg_1169   |    8   |
|     select_ln22_reg_1152    |    4   |
|   select_ln28_14_reg_1100   |    1   |
|    select_ln28_9_reg_1064   |    4   |
|     select_ln28_reg_1058    |    4   |
|    sext_ln34_14_reg_1378    |   30   |
|    sext_ln34_16_reg_1389    |   30   |
|    sext_ln34_18_reg_1419    |   30   |
|    sext_ln34_20_reg_1424    |   30   |
|    tmp5_0_0_mid2_reg_1174   |   11   |
|  tmp5_0_0_mid2_v_v_reg_1157 |    7   |
|    tmp5_1_0_mid2_reg_1271   |   11   |
|  tmp5_1_0_mid2_v_v_reg_1212 |    7   |
|    tmp5_2_0_mid2_reg_1217   |   11   |
|  tmp5_2_0_mid2_v_v_reg_1181 |    7   |
|      tmp6_mid1_reg_1164     |    7   |
|        tmp6_reg_1119        |    7   |
|    tmp7_mid2_v_v_reg_1186   |    7   |
|    tmp_0_0_mid1_reg_1147    |    7   |
|       tmp_0_0_reg_1114      |    7   |
|        tmp_4_reg_1343       |   16   |
|        tmp_5_reg_1353       |   16   |
|        tmp_6_reg_1003       |   11   |
|        tmp_9_reg_1328       |   16   |
|        tmp_s_reg_1333       |   16   |
|     trunc_ln28_reg_1081     |    2   |
|    trunc_ln40_1_reg_1494    |   16   |
|    trunc_ln40_3_reg_1454    |   16   |
|    trunc_ln40_4_reg_1459    |   16   |
|    trunc_ln40_9_reg_1414    |   16   |
|    trunc_ln40_s_reg_1474    |   16   |
|      trunc_ln_reg_1409      |   16   |
|      xor_ln28_reg_1202      |    2   |
|    zext_ln34_21_reg_1224    |   11   |
|    zext_ln34_23_reg_1260    |   11   |
|    zext_ln34_25_reg_1303    |   11   |
|  zext_ln34_2_cast14_reg_975 |   11   |
|zext_ln34_4_cast_mid_reg_1142|    7   |
|  zext_ln34_4_cast_reg_1052  |    7   |
|      zext_ln34_reg_969      |    7   |
|   zext_ln40_1_cast_reg_988  |   11   |
|     zext_ln40_2_reg_1013    |    7   |
|     zext_ln40_4_reg_1070    |    7   |
|      zext_ln40_reg_982      |    7   |
+-----------------------------+--------+
|            Total            |  1320  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_154    |  p0  |  10  |  14  |   140  ||    47   |
|     grp_access_fu_154    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_235    |  p0  |   2  |   3  |    6   ||    9    |
| indvar_flatten39_reg_254 |  p0  |   2  |  11  |   22   ||    9    |
|      out_d_0_reg_266     |  p0  |   2  |   4  |    8   ||    9    |
|      out_w_0_reg_300     |  p0  |   2  |   4  |    8   ||    9    |
|          reg_312         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_317         |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_899        |  p1  |   2  |   7  |   14   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   262  || 16.4352 ||   151   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   364  |   838  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   151  |
|  Register |    -   |    -   |  1320  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   16   |  1684  |   989  |
+-----------+--------+--------+--------+--------+
