vhdtdtfi -prj Mechanical_clock -o C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/UART_TX.vhi -module UART_TX -template C:/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work UART_TX.vhd 
vhdtdtfi -lib work UART_TX.vhd -prj Mechanical_clock -o UART_TX.spl -module UART_TX -template C:/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 UART_TX.spl C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/UART_TX.sym 
vhdtdtfi -prj Mechanical_clock -o C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/UART_TX.vhi -module UART_TX -template C:/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work UART_TX.vhd 
vhdtdtfi -prj Mechanical_clock -o C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/UART_TX.vhi -module UART_TX -template C:/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work UART_TX.vhd 
