Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 19:57:51 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/UniformILPNew/splin_pf_UniformILPNew_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 Delay1No24_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.945ns (27.360%)  route 2.509ns (72.640%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 7.227 - 4.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.862ns (routing 1.832ns, distribution 1.030ns)
  Clock Net Delay (Destination): 2.580ns (routing 1.663ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=7173, routed)        2.862     3.799    Delay1No24_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X118Y196       FDCE                                         r  Delay1No24_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y196       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.877 r  Delay1No24_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.454     4.331    Delay1No23_instance/Y_reg[33]_0[2]
    SLICE_X126Y192       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     4.456 r  Delay1No23_instance/geqOp_carry_i_15__1/O
                         net (fo=1, routed)           0.016     4.472    SumTree0_2_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X126Y192       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.662 r  SumTree0_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.688    SumTree0_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X126Y193       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.703 r  SumTree0_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.729    SumTree0_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y194       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.781 r  SumTree0_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.426     5.207    Delay1No23_instance/CO[0]
    SLICE_X129Y194       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     5.344 r  Delay1No23_instance/shiftedFracY_d1[32]_i_16__1/O
                         net (fo=2, routed)           0.135     5.479    Delay1No23_instance/SumTree0_2_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X130Y194       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.603 r  Delay1No23_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.090     5.693    Delay1No23_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X130Y193       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.728 r  Delay1No23_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.482     6.210    Delay1No24_instance/shiftVal__5[0]
    SLICE_X126Y189       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     6.310 r  Delay1No24_instance/shiftedFracY_d1[38]_i_2__1/O
                         net (fo=4, routed)           0.418     6.728    Delay1No24_instance/SumTree0_2_impl_instance/level2[15]
    SLICE_X129Y187       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     6.781 r  Delay1No24_instance/shiftedFracY_d1[38]_i_1__1/O
                         net (fo=2, routed)           0.385     7.166    Delay1No24_instance/level4__0[16]
    SLICE_X125Y187       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     7.202 r  Delay1No24_instance/shiftedFracY_d1[22]_i_1__1/O
                         net (fo=1, routed)           0.051     7.253    SumTree0_2_impl_instance/FPAddSubOp_instance/D[11]
    SLICE_X125Y187       FDRE                                         r  SumTree0_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=7173, routed)        2.580     7.227    SumTree0_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X125Y187       FDRE                                         r  SumTree0_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.511     7.737    
                         clock uncertainty           -0.035     7.702    
    SLICE_X125Y187       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.727    SumTree0_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  0.474    




