0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/Justin/Lab5_Part2/Lab5_Part2.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/Justin/Lab5_Part2/Lab5_Part2.srcs/sim_1/new/tb_CLA_4bits.v,1510115296,verilog,,,,tb_RCA_4bits,,,,,,,,
C:/Users/Justin/Lab5_Part2/Lab5_Part2.srcs/sources_1/new/CLA_4bits.v,1510359759,verilog,,,,CLA_4bits,,,,,,,,
C:/Users/Justin/Lab5_Part2/Lab5_Part2.srcs/sources_1/new/register_logic.v,1510113072,verilog,,,,register_logic,,,,,,,,
