#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jun 19 19:59:04 2025
# Process ID: 7184
# Current directory: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4292 D:\project\FPGA\doc\FPGA_SIKWON\0619\PWM_2021\PWM.xpr
# Log file: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/vivado.log
# Journal file: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.xpr
INFO: [Project 1-313] Project file moved from 'D:/project/Verilog/PWM' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.gen/sources_1', nor could it be found using path 'D:/project/Verilog/PWM/PWM.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'PWM.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 32
[Thu Jun 19 20:00:13 2025] Launched synth_1...
Run output will be captured here: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 32
[Thu Jun 19 20:00:35 2025] Launched impl_1...
Run output will be captured here: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1465.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1552.863 ; gain = 0.137
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1552.863 ; gain = 0.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1960.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2094.699 ; gain = 811.184
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Thu Jun 19 20:01:31 2025] Launched impl_1...
Run output will be captured here: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 32
[Thu Jun 19 20:02:15 2025] Launched impl_1...
Run output will be captured here: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.runs/impl_1/runme.log
close_design
reset_run impl_1
launch_runs impl_1 -jobs 32
[Thu Jun 19 20:02:30 2025] Launched impl_1...
Run output will be captured here: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Thu Jun 19 20:03:13 2025] Launched impl_1...
Run output will be captured here: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse D:/project/FPGA/241217/TEST/05_1DCMOTOR_PWM_CONTROL_FND/05_1DCMOTOR_PWM_CONTROL_FND.srcs/constrs_1/imports/digilent-xdc-master/Basys3-Master_orginal.xdc
import_files -fileset constrs_1 D:/project/FPGA/241217/TEST/05_1DCMOTOR_PWM_CONTROL_FND/05_1DCMOTOR_PWM_CONTROL_FND.srcs/constrs_1/imports/digilent-xdc-master/Basys3-Master_orginal.xdc
reset_run synth_1
launch_runs synth_1 -jobs 32
[Thu Jun 19 20:08:56 2025] Launched synth_1...
Run output will be captured here: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 32
[Thu Jun 19 20:09:27 2025] Launched impl_1...
Run output will be captured here: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Thu Jun 19 20:10:06 2025] Launched impl_1...
Run output will be captured here: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-02:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2182.715 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B81A3DA
set_property PROGRAM.FILE {D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.runs/impl_1/pwm_dcmotor.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.runs/impl_1/pwm_dcmotor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.runs/impl_1/pwm_dcmotor.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {mx25l3233f-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Thu Jun 19 21:18:57 2025] Launched impl_1...
Run output will be captured here: D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.runs/impl_1/runme.log
delete_hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [get_hw_devices xc7a35t_0 ]]
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {mx25l3233f-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "D:/project/FPGA/doc/FPGA_SIKWON/0619/PWM_2021/PWM.runs/impl_1/pwm_dcmotor.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : c2   Memory Type : 20   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3877.336 ; gain = 0.000
endgroup
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE false [get_runs impl_1]
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 19 21:48:08 2025...
