#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Thu Dec  7 15:52:25 2017
# Process ID: 13528
# Current directory: C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.runs/synth_1
# Command line: vivado.exe -log Stopwatch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Stopwatch.tcl
# Log file: C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.runs/synth_1/Stopwatch.vds
# Journal file: C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Stopwatch.tcl -notrace
Command: synth_design -top Stopwatch -part xc7a35tcpg236-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 339.711 ; gain = 100.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Stopwatch' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:44]
INFO: [Synth 8-3491] module 'Stopwatch_Statemachine' declared at 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Statemachine.vhd:37' bound to instance 'statemachine' of component 'Stopwatch_Statemachine' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Stopwatch_Statemachine' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Statemachine.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Statemachine.vhd:58]
WARNING: [Synth 8-614] signal 'CURRENT_STATE' is read in the process but is not in the sensitivity list [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Statemachine.vhd:51]
WARNING: [Synth 8-614] signal 'NEXT_STATE' is read in the process but is not in the sensitivity list [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Statemachine.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Stopwatch_Statemachine' (1#1) [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Statemachine.vhd:45]
INFO: [Synth 8-3491] module 'Binary_Counter' declared at 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Binary_Counter.vhd:36' bound to instance 'counter' of component 'Binary_Counter' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Binary_Counter' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Binary_Counter.vhd:45]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Binary_Counter.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Binary_Counter' (2#1) [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Binary_Counter.vhd:45]
INFO: [Synth 8-3491] module 'Display_Controller' declared at 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:34' bound to instance 'disp_control' of component 'Display_Controller' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Display_Controller' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:44]
INFO: [Synth 8-3491] module 'bin2bcd' declared at 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Bin2BCD.vhd:32' bound to instance 'u1' of component 'bin2bcd' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:89]
INFO: [Synth 8-638] synthesizing module 'bin2bcd' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Bin2BCD.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd' (3#1) [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Bin2BCD.vhd:42]
INFO: [Synth 8-3491] module 'Mux_4' declared at 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Mux.vhd:34' bound to instance 'u2' of component 'Mux_4' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Mux_4' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Mux.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Mux.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Mux_4' (4#1) [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Mux.vhd:45]
INFO: [Synth 8-3491] module 'Bin2Seg' declared at 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Bin2Seg.vhd:37' bound to instance 'u3' of component 'Bin2Seg' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Bin2Seg' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Bin2Seg.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Bin2Seg' (5#1) [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Bin2Seg.vhd:44]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Decoder.vhd:34' bound to instance 'u4' of component 'Decoder' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:105]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Decoder.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Decoder.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (6#1) [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Decoder.vhd:41]
INFO: [Synth 8-3491] module 'Select_Controller' declared at 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Select_Controller.vhd:35' bound to instance 'u5' of component 'Select_Controller' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Select_Controller' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Select_Controller.vhd:43]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Select_Controller.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Select_Controller' (7#1) [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Select_Controller.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Display_Controller' (8#1) [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:44]
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Clock_Divider.vhd:34' bound to instance 'clock_div' of component 'Clock_Divider' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Clock_Divider.vhd:42]
WARNING: [Synth 8-614] signal 'clk_div_state' is read in the process but is not in the sensitivity list [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Clock_Divider.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (9#1) [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Clock_Divider.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Stopwatch' (10#1) [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:44]
WARNING: [Synth 8-3331] design bin2bcd has unconnected port I[15]
WARNING: [Synth 8-3331] design bin2bcd has unconnected port I[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 392.039 ; gain = 152.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 392.039 ; gain = 152.488
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/constrs_1/new/Basys3_Master_Constraints.xdc]
Finished Parsing XDC File [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/constrs_1/new/Basys3_Master_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/constrs_1/new/Basys3_Master_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 727.926 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 727.926 ; gain = 488.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 727.926 ; gain = 488.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 727.926 ; gain = 488.375
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "En" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Binary_Counter.vhd:54]
INFO: [Synth 8-5546] ROM "clk_div_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 727.926 ; gain = 488.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 33    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 26    
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Stopwatch_Statemachine 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bin2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 33    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 26    
Module Mux_4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Select_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module Clock_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Binary_Counter.vhd:54]
INFO: [Synth 8-5546] ROM "clk_div_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design bin2bcd has unconnected port I[15]
WARNING: [Synth 8-3331] design bin2bcd has unconnected port I[14]
WARNING: [Synth 8-3332] Sequential element (counter_reg[14]) is unused and will be removed from module Binary_Counter.
WARNING: [Synth 8-3332] Sequential element (counter_reg[15]) is unused and will be removed from module Binary_Counter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 727.926 ; gain = 488.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 768.883 ; gain = 529.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 788.418 ; gain = 548.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 807.254 ; gain = 567.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 807.254 ; gain = 567.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 807.254 ; gain = 567.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 807.254 ; gain = 567.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     2|
|4     |LUT2   |    30|
|5     |LUT3   |     1|
|6     |LUT4   |    19|
|7     |LUT5   |     8|
|8     |LUT6   |    47|
|9     |FDCE   |    39|
|10    |FDPE   |     1|
|11    |LDC    |     1|
|12    |IBUF   |     5|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |   174|
|2     |  statemachine |Stopwatch_Statemachine |     5|
|3     |  counter      |Binary_Counter         |    19|
|4     |  disp_control |Display_Controller     |    75|
|5     |    u1         |bin2bcd                |    56|
|6     |    u2         |Mux_4                  |     4|
|7     |    u3         |Bin2Seg                |     7|
|8     |    u4         |Decoder                |     4|
|9     |    u5         |Select_Controller      |     4|
|10    |  clock_div    |Clock_Divider          |    58|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 807.254 ; gain = 567.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 807.254 ; gain = 231.816
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 807.254 ; gain = 567.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 807.254 ; gain = 580.387
INFO: [Common 17-1381] The checkpoint 'C:/Users/jlrei/Documents/SourceTree/EE324_Lab7/EE324_Lab7.runs/synth_1/Stopwatch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Stopwatch_utilization_synth.rpt -pb Stopwatch_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 807.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 15:53:30 2017...
