{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560853567528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560853567532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 15:56:07 2019 " "Processing started: Tue Jun 18 15:56:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560853567532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853567532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_robot -c fpga_robot " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_robot -c fpga_robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853567532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560853568153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560853568153 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 movements.v(140) " "Verilog HDL Expression warning at movements.v(140): truncated literal to match 7 bits" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1560853575994 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "movements.v(128) " "Verilog HDL information at movements.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560853575994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movements.v 2 2 " "Found 2 design units, including 2 entities, in source file movements.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_direction " "Found entity 1: set_direction" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853575994 ""} { "Info" "ISGN_ENTITY_NAME" "2 motor_pwm " "Found entity 2: motor_pwm" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853575994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853575994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_sensor_robot_movement.v 1 1 " "Found 1 design units, including 1 entities, in source file line_sensor_robot_movement.v" { { "Info" "ISGN_ENTITY_NAME" "1 robot_movement_line_sensor " "Found entity 1: robot_movement_line_sensor" {  } { { "line_sensor_robot_movement.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/line_sensor_robot_movement.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853575998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853575998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853575998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853575998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_robot.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_robot.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_robot " "Found entity 1: fpga_robot" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_values.v 1 1 " "Found 1 design units, including 1 entities, in source file display_values.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_values " "Found entity 1: display_values" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_interface " "Found entity 1: adc_interface" {  } { { "adc_interface.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_robot " "Elaborating entity \"fpga_robot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560853576078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpga_robot.v(85) " "Verilog HDL assignment warning at fpga_robot.v(85): truncated value with size 32 to match size of target (8)" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576082 "|fpga_robot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpga_robot.v(87) " "Verilog HDL assignment warning at fpga_robot.v(87): truncated value with size 32 to match size of target (8)" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576082 "|fpga_robot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_interface adc_interface:line_sensor_module " "Elaborating entity \"adc_interface\" for hierarchy \"adc_interface:line_sensor_module\"" {  } { { "fpga_robot.v" "line_sensor_module" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853576092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 5 adc_interface.v(38) " "Verilog HDL assignment warning at adc_interface.v(38): truncated value with size 25 to match size of target (5)" {  } { { "adc_interface.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576092 "|fpga_robot|adc_interface:line_sensor_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_values display_values:lcd_module " "Elaborating entity \"display_values\" for hierarchy \"display_values:lcd_module\"" {  } { { "fpga_robot.v" "lcd_module" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853576092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(36) " "Verilog HDL assignment warning at display_values.v(36): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576092 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(37) " "Verilog HDL assignment warning at display_values.v(37): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576092 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(38) " "Verilog HDL assignment warning at display_values.v(38): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(39) " "Verilog HDL assignment warning at display_values.v(39): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(41) " "Verilog HDL assignment warning at display_values.v(41): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(42) " "Verilog HDL assignment warning at display_values.v(42): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(43) " "Verilog HDL assignment warning at display_values.v(43): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(44) " "Verilog HDL assignment warning at display_values.v(44): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(46) " "Verilog HDL assignment warning at display_values.v(46): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(47) " "Verilog HDL assignment warning at display_values.v(47): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(48) " "Verilog HDL assignment warning at display_values.v(48): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(49) " "Verilog HDL assignment warning at display_values.v(49): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "movement_direction display_values.v(51) " "Verilog HDL Always Construct warning at display_values.v(51): variable \"movement_direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(51) " "Verilog HDL assignment warning at display_values.v(51): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "movement_direction display_values.v(52) " "Verilog HDL Always Construct warning at display_values.v(52): variable \"movement_direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(52) " "Verilog HDL assignment warning at display_values.v(52): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "movement_direction display_values.v(53) " "Verilog HDL Always Construct warning at display_values.v(53): variable \"movement_direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(53) " "Verilog HDL assignment warning at display_values.v(53): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "movement_direction display_values.v(54) " "Verilog HDL Always Construct warning at display_values.v(54): variable \"movement_direction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 8 display_values.v(54) " "Verilog HDL assignment warning at display_values.v(54): truncated value with size 33 to match size of target (8)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 display_values.v(88) " "Verilog HDL assignment warning at display_values.v(88): truncated value with size 32 to match size of target (18)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display_values.v(96) " "Verilog HDL assignment warning at display_values.v(96): truncated value with size 32 to match size of target (6)" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller display_values:lcd_module\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"display_values:lcd_module\|LCD_Controller:u0\"" {  } { { "display_values.v" "u0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|display_values:lcd_module|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_direction set_direction:robot_direction " "Elaborating entity \"set_direction\" for hierarchy \"set_direction:robot_direction\"" {  } { { "fpga_robot.v" "robot_direction" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_motor_duty_cycle movements.v(30) " "Verilog HDL or VHDL warning at movements.v(30): object \"left_motor_duty_cycle\" assigned a value but never read" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|set_direction:robot_direction"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_motor_duty_cycle movements.v(31) " "Verilog HDL or VHDL warning at movements.v(31): object \"right_motor_duty_cycle\" assigned a value but never read" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 "|fpga_robot|set_direction:robot_direction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_pwm motor_pwm:right_motor " "Elaborating entity \"motor_pwm\" for hierarchy \"motor_pwm:right_motor\"" {  } { { "fpga_robot.v" "right_motor" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853576096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 movements.v(138) " "Verilog HDL assignment warning at movements.v(138): truncated value with size 32 to match size of target (7)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576100 "|fpga_robot|motor_pwm:right_motor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 movements.v(139) " "Verilog HDL assignment warning at movements.v(139): truncated value with size 32 to match size of target (1)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560853576100 "|fpga_robot|motor_pwm:right_motor"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "23 " "Inferred 23 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div2\"" {  } { { "display_values.v" "Div2" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod1\"" {  } { { "display_values.v" "Mod1" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div1\"" {  } { { "display_values.v" "Div1" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod0\"" {  } { { "display_values.v" "Mod0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div0\"" {  } { { "display_values.v" "Div0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod2\"" {  } { { "display_values.v" "Mod2" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div8\"" {  } { { "display_values.v" "Div8" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod7\"" {  } { { "display_values.v" "Mod7" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div7\"" {  } { { "display_values.v" "Div7" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod6\"" {  } { { "display_values.v" "Mod6" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div6\"" {  } { { "display_values.v" "Div6" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div5\"" {  } { { "display_values.v" "Div5" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod4\"" {  } { { "display_values.v" "Mod4" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div4\"" {  } { { "display_values.v" "Div4" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod3\"" {  } { { "display_values.v" "Mod3" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div3\"" {  } { { "display_values.v" "Div3" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod5\"" {  } { { "display_values.v" "Mod5" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div11\"" {  } { { "display_values.v" "Div11" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod10\"" {  } { { "display_values.v" "Mod10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod8\"" {  } { { "display_values.v" "Mod8" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Div10\"" {  } { { "display_values.v" "Div10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod9\"" {  } { { "display_values.v" "Mod9" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_values:lcd_module\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_values:lcd_module\|Mod11\"" {  } { { "display_values.v" "Mod11" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853576377 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560853576377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Div2\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853576437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Div2 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576437 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560853576437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Mod1\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853576617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Mod1 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576617 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560853576617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_1bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Div1\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853576674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Div1 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576674 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560853576674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Div0\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853576782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Div0 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576782 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560853576782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkm " "Found entity 1: lpm_divide_bkm" {  } { { "db/lpm_divide_bkm.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_bkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_q9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853576867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853576867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Div11 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Div11\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853576993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Div11 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Div11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853576993 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560853576993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853577038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853577038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853577058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853577058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853577078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853577078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Mod10 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Mod10\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853577088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Mod10 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Mod10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853577088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853577088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853577088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853577088 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560853577088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853577135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853577135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_values:lcd_module\|lpm_divide:Div10 " "Elaborated megafunction instantiation \"display_values:lcd_module\|lpm_divide:Div10\"" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853577157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_values:lcd_module\|lpm_divide:Div10 " "Instantiated megafunction \"display_values:lcd_module\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853577157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853577157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853577157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560853577157 ""}  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560853577157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853577199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853577199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853577217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853577217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560853577237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853577237 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adc_interface.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560853577574 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560853577574 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560853577847 "|fpga_robot|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560853577847 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560853577928 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560853578871 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod0\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod7\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod6\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod3\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_values:lcd_module\|lpm_divide:Mod1\|lpm_divide_1bm:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_07f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_07f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/db/alt_u_div_07f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853578883 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1560853578883 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.map.smsg " "Generated suppressed messages file D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853578919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560853579055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560853579055 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_left_a " "No output dependent on input pin \"motor_left_a\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853579179 "|fpga_robot|motor_left_a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_left_b " "No output dependent on input pin \"motor_left_b\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853579179 "|fpga_robot|motor_left_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_right_a " "No output dependent on input pin \"motor_right_a\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853579179 "|fpga_robot|motor_right_a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_right_b " "No output dependent on input pin \"motor_right_b\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560853579179 "|fpga_robot|motor_right_b"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560853579179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2020 " "Implemented 2020 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560853579179 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560853579179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1981 " "Implemented 1981 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560853579179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560853579179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560853579195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 15:56:19 2019 " "Processing ended: Tue Jun 18 15:56:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560853579195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560853579195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560853579195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560853579195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560853580529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560853580533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 15:56:20 2019 " "Processing started: Tue Jun 18 15:56:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560853580533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560853580533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga_robot -c fpga_robot " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga_robot -c fpga_robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560853580533 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560853580713 ""}
{ "Info" "0" "" "Project  = fpga_robot" {  } {  } 0 0 "Project  = fpga_robot" 0 0 "Fitter" 0 0 1560853580713 ""}
{ "Info" "0" "" "Revision = fpga_robot" {  } {  } 0 0 "Revision = fpga_robot" 0 0 "Fitter" 0 0 1560853580713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1560853580801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560853580801 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_robot EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"fpga_robot\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560853580817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560853580865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560853580865 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560853580996 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560853581004 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560853581378 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560853581378 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560853581378 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560853581378 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 4592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560853581382 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 4594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560853581382 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 4596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560853581382 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 4598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560853581382 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 4600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560853581382 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560853581382 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560853581382 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga_robot.sdc " "Synopsys Design Constraints File file not found: 'fpga_robot.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560853581971 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560853581971 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1560853581983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1560853581983 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560853581983 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560853582079 ""}  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 4585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560853582079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "Automatically promoted node adc_interface:line_sensor_module\|clock_division_counter\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560853582079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_interface:line_sensor_module\|clock_division_counter\[4\]~10 " "Destination node adc_interface:line_sensor_module\|clock_division_counter\[4\]~10" {  } { { "adc_interface.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 1796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560853582079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_sck~output " "Destination node adc_sck~output" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 4549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560853582079 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560853582079 ""}  } { { "adc_interface.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560853582079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_counter\[20\]  " "Automatically promoted node clock_counter\[20\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560853582079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_counter\[20\]~58 " "Destination node clock_counter\[20\]~58" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 4268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560853582079 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560853582079 ""}  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560853582079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "motor_pwm:left_motor\|clock_division_counter\[14\]  " "Automatically promoted node motor_pwm:left_motor\|clock_division_counter\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560853582079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motor_pwm:left_motor\|clock_division_counter\[14\]~40 " "Destination node motor_pwm:left_motor\|clock_division_counter\[14\]~40" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 4149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560853582079 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560853582079 ""}  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560853582079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "motor_pwm:right_motor\|clock_division_counter\[14\]  " "Automatically promoted node motor_pwm:right_motor\|clock_division_counter\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560853582079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motor_pwm:right_motor\|clock_division_counter\[14\]~27 " "Destination node motor_pwm:right_motor\|clock_division_counter\[14\]~27" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 4193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560853582079 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560853582079 ""}  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 120 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560853582079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560853582079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_direction:robot_direction\|motor_left_forward~0 " "Destination node set_direction:robot_direction\|motor_left_forward~0" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 1786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560853582079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_direction:robot_direction\|motor_left_backward~0 " "Destination node set_direction:robot_direction\|motor_left_backward~0" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 1787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560853582079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_direction:robot_direction\|motor_right_forward~0 " "Destination node set_direction:robot_direction\|motor_right_forward~0" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 1788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560853582079 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_direction:robot_direction\|motor_right_backward~0 " "Destination node set_direction:robot_direction\|motor_right_backward~0" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 1789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560853582079 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560853582079 ""}  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 4584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560853582079 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560853582322 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560853582322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560853582322 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560853582326 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560853582326 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560853582326 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560853582326 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560853582326 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560853582378 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1560853582378 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560853582378 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560853582450 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1560853582454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560853583050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560853583385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560853583401 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560853585890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560853585890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560853586217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560853587285 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560853587285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560853588459 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560853588459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560853588463 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.90 " "Total time spent on timing analysis during the Fitter is 0.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560853588575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560853588587 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560853588791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560853588795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560853588979 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560853589390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.fit.smsg " "Generated suppressed messages file D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560853589723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5726 " "Peak virtual memory: 5726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560853590050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 15:56:30 2019 " "Processing ended: Tue Jun 18 15:56:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560853590050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560853590050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560853590050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560853590050 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560853591198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560853591202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 15:56:31 2019 " "Processing started: Tue Jun 18 15:56:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560853591202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560853591202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga_robot -c fpga_robot " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga_robot -c fpga_robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560853591202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1560853591536 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560853592054 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560853592078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560853592200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 15:56:32 2019 " "Processing ended: Tue Jun 18 15:56:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560853592200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560853592200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560853592200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560853592200 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560853592851 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560853593488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560853593496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 15:56:33 2019 " "Processing started: Tue Jun 18 15:56:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560853593496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1560853593496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga_robot -c fpga_robot " "Command: quartus_sta fpga_robot -c fpga_robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1560853593496 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1560853593680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1560853594083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1560853594083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853594128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853594128 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga_robot.sdc " "Synopsys Design Constraints File file not found: 'fpga_robot.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1560853594337 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853594337 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560853594345 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name start_bot start_bot " "create_clock -period 1.000 -name start_bot start_bot" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560853594345 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_interface:line_sensor_module\|clock_division_counter\[4\] adc_interface:line_sensor_module\|clock_division_counter\[4\] " "create_clock -period 1.000 -name adc_interface:line_sensor_module\|clock_division_counter\[4\] adc_interface:line_sensor_module\|clock_division_counter\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560853594345 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_counter\[20\] clock_counter\[20\] " "create_clock -period 1.000 -name clock_counter\[20\] clock_counter\[20\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560853594345 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name motor_pwm:left_motor\|clock_division_counter\[14\] motor_pwm:left_motor\|clock_division_counter\[14\] " "create_clock -period 1.000 -name motor_pwm:left_motor\|clock_division_counter\[14\] motor_pwm:left_motor\|clock_division_counter\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560853594345 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name motor_pwm:right_motor\|clock_division_counter\[14\] motor_pwm:right_motor\|clock_division_counter\[14\] " "create_clock -period 1.000 -name motor_pwm:right_motor\|clock_division_counter\[14\] motor_pwm:right_motor\|clock_division_counter\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560853594345 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560853594345 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1560853594349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560853594349 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1560853594349 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560853594357 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560853594389 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560853594389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.168 " "Worst-case setup slack is -21.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.168            -193.335 clock  " "  -21.168            -193.335 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.276             -87.232 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "   -2.276             -87.232 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.714             -10.478 motor_pwm:left_motor\|clock_division_counter\[14\]  " "   -1.714             -10.478 motor_pwm:left_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.604             -10.971 motor_pwm:right_motor\|clock_division_counter\[14\]  " "   -1.604             -10.971 motor_pwm:right_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854              -5.758 clock_counter\[20\]  " "   -0.854              -5.758 clock_counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853594389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 clock  " "    0.344               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "    0.357               0.000 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clock_counter\[20\]  " "    0.358               0.000 clock_counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 motor_pwm:right_motor\|clock_division_counter\[14\]  " "    0.384               0.000 motor_pwm:right_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 motor_pwm:left_motor\|clock_division_counter\[14\]  " "    0.562               0.000 motor_pwm:left_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853594397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.737 " "Worst-case recovery slack is -0.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737              -3.685 clock  " "   -0.737              -3.685 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.572             -21.414 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "   -0.572             -21.414 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853594397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.498 " "Worst-case removal slack is 0.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "    0.498               0.000 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.200               0.000 clock  " "    1.200               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853594401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -96.000 clock  " "   -3.000             -96.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 start_bot  " "   -3.000              -4.000 start_bot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -55.000 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "   -1.000             -55.000 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 clock_counter\[20\]  " "   -1.000              -9.000 clock_counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 motor_pwm:left_motor\|clock_division_counter\[14\]  " "   -1.000              -8.000 motor_pwm:left_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 motor_pwm:right_motor\|clock_division_counter\[14\]  " "   -1.000              -8.000 motor_pwm:right_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853594401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853594401 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560853594581 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560853594597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560853594955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560853595015 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560853595027 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560853595027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.803 " "Worst-case setup slack is -18.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.803            -163.127 clock  " "  -18.803            -163.127 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.996             -74.808 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "   -1.996             -74.808 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.402              -8.688 motor_pwm:left_motor\|clock_division_counter\[14\]  " "   -1.402              -8.688 motor_pwm:left_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.288              -9.139 motor_pwm:right_motor\|clock_division_counter\[14\]  " "   -1.288              -9.139 motor_pwm:right_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644              -4.128 clock_counter\[20\]  " "   -0.644              -4.128 clock_counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853595031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clock  " "    0.299               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "    0.310               0.000 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clock_counter\[20\]  " "    0.311               0.000 clock_counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 motor_pwm:right_motor\|clock_division_counter\[14\]  " "    0.343               0.000 motor_pwm:right_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 motor_pwm:left_motor\|clock_division_counter\[14\]  " "    0.506               0.000 motor_pwm:left_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853595039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.615 " "Worst-case recovery slack is -0.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.615              -3.075 clock  " "   -0.615              -3.075 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534             -17.006 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "   -0.534             -17.006 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853595043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.523 " "Worst-case removal slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "    0.523               0.000 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.143               0.000 clock  " "    1.143               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853595047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -96.000 clock  " "   -3.000             -96.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 start_bot  " "   -3.000              -4.000 start_bot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -55.000 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "   -1.000             -55.000 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 clock_counter\[20\]  " "   -1.000              -9.000 clock_counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 motor_pwm:left_motor\|clock_division_counter\[14\]  " "   -1.000              -8.000 motor_pwm:left_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 motor_pwm:right_motor\|clock_division_counter\[14\]  " "   -1.000              -8.000 motor_pwm:right_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853595047 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560853595255 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560853595327 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560853595335 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560853595335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.464 " "Worst-case setup slack is -11.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.464             -72.904 clock  " "  -11.464             -72.904 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857             -25.952 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "   -0.857             -25.952 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.588              -2.198 motor_pwm:left_motor\|clock_division_counter\[14\]  " "   -0.588              -2.198 motor_pwm:left_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.501              -2.434 motor_pwm:right_motor\|clock_division_counter\[14\]  " "   -0.501              -2.434 motor_pwm:right_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.088 clock_counter\[20\]  " "   -0.046              -0.088 clock_counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853595339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clock  " "    0.179               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "    0.186               0.000 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clock_counter\[20\]  " "    0.187               0.000 clock_counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 motor_pwm:right_motor\|clock_division_counter\[14\]  " "    0.202               0.000 motor_pwm:right_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 motor_pwm:left_motor\|clock_division_counter\[14\]  " "    0.301               0.000 motor_pwm:left_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853595367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.046 " "Worst-case recovery slack is 0.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 clock  " "    0.046               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "    0.057               0.000 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853595371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.142 " "Worst-case removal slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "    0.142               0.000 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.605               0.000 clock  " "    0.605               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853595379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -101.497 clock  " "   -3.000            -101.497 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.167 start_bot  " "   -3.000              -4.167 start_bot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -55.000 adc_interface:line_sensor_module\|clock_division_counter\[4\]  " "   -1.000             -55.000 adc_interface:line_sensor_module\|clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 clock_counter\[20\]  " "   -1.000              -9.000 clock_counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 motor_pwm:left_motor\|clock_division_counter\[14\]  " "   -1.000              -8.000 motor_pwm:left_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 motor_pwm:right_motor\|clock_division_counter\[14\]  " "   -1.000              -8.000 motor_pwm:right_motor\|clock_division_counter\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560853595383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560853595383 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560853595902 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560853595902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560853595978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 15:56:35 2019 " "Processing ended: Tue Jun 18 15:56:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560853595978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560853595978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560853595978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560853595978 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560853596693 ""}
