# é˜¶æ®µ1å¼€å‘è®¡åˆ’

## é¡¹ç›®ç»“æ„

```
Prime_Finder/
â”œâ”€â”€ Prime_Finder.qpf          -- Quartusé¡¹ç›®æ–‡ä»¶
â”œâ”€â”€ Prime_Finder.qsf          -- Quartusè®¾ç½®æ–‡ä»¶ï¼ˆå«å¼•è„šåˆ†é…ï¼‰
â”œâ”€â”€ db/                       -- Quartusæ•°æ®åº“ï¼ˆè‡ªåŠ¨ç”Ÿæˆï¼‰
â”œâ”€â”€ And_2bit_Group55.vhd       -- 2ä½ä¸é—¨æ¨¡å—
â”œâ”€â”€ Full_adder_Group55.vhd     -- å…¨åŠ å™¨æ¨¡å—
â”œâ”€â”€ RipSub_4bit_Group55.vhd    -- 4ä½çº¹æ³¢å‡æ³•å™¨
â”œâ”€â”€ Multiplier_4bit_Group55.vhd -- 4ä½ä¹˜æ³•å™¨
â”œâ”€â”€ LongDivision_4bit_Group55.vhd -- 4ä½é•¿é™¤æ³•å™¨
â”œâ”€â”€ Prime_Finder_Group55.vhd   -- é¡¶å±‚æ¨¡å—
â””â”€â”€ *_tb.vhd                  -- å„æ¨¡å—æµ‹è¯•æ–‡ä»¶
```

---

## å¼€å‘é¡ºåº

æŒ‰ä¾èµ–å…³ç³»ä»åº•å±‚åˆ°é¡¶å±‚å¼€å‘ï¼š

```
1. And_2bit â”€â”€â”€â”€â”€â”€â”
                  â”œâ”€â”€> 3. Multiplier_4bit â”€â”€â”
2. Full_adder â”€â”€â”€â”€â”˜                         â”‚
                                            â”œâ”€â”€> 5. LongDivision_4bit â”€â”€> 6. Prime_Finder
4. RipSub_4bit â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ç¬¬ä¸€æ­¥ï¼šAnd_2bit æ¨¡å—

**æ–‡ä»¶**ï¼š`And_2bit_Group55.vhd`

```vhdl
library IEEE;
use IEEE.std_logic_1164.all;

entity And_2bit_Group55 is
    port(
        A, B : in  std_logic;
        Y    : out std_logic
    );
end entity;

architecture rtl of And_2bit_Group55 is
begin
    Y <= A and B;
end architecture;
```

**æµ‹è¯•è¦ç‚¹**ï¼š
- [ ] 00â†’0, 01â†’0, 10â†’0, 11â†’1

---

## ç¬¬äºŒæ­¥ï¼šFull_adder æ¨¡å—

**æ–‡ä»¶**ï¼š`Full_adder_Group55.vhd`

```vhdl
library IEEE;
use IEEE.std_logic_1164.all;

entity Full_adder_Group55 is
    port(
        A, B, Cin : in  std_logic;
        Sum, Cout : out std_logic
    );
end entity;

architecture rtl of Full_adder_Group55 is
begin
    -- å¿…é¡»ä½¿ç”¨ AND, OR, XOR é—¨å®ç°
    Sum  <= A xor B xor Cin;
    Cout <= (A and B) or (Cin and (A xor B));
end architecture;
```

**æµ‹è¯•è¦ç‚¹**ï¼š
- [ ] æµ‹è¯•å…¨éƒ¨8ç§è¾“å…¥ç»„åˆï¼ˆ000~111ï¼‰
- [ ] éªŒè¯è¿›ä½é“¾æ­£ç¡®

---

## ç¬¬ä¸‰æ­¥ï¼šMultiplier_4bit æ¨¡å—

**æ–‡ä»¶**ï¼š`Multiplier_4bit_Group55.vhd`

**å…³é”®è¦æ±‚**ï¼š
- å¿…é¡»ä½¿ç”¨ `component` å’Œ `port map` å®ä¾‹åŒ–å­æ¨¡å—
- éœ€è¦16ä¸ª And_2bit ç”Ÿæˆéƒ¨åˆ†ç§¯
- éœ€è¦å¤šä¸ª Full_adder è¿›è¡Œç´¯åŠ 

```vhdl
library IEEE;
use IEEE.std_logic_1164.all;

entity Multiplier_4bit_Group55 is
    port(
        A, B    : in  std_logic_vector(3 downto 0);
        Product : out std_logic_vector(7 downto 0)
    );
end entity;

architecture structural of Multiplier_4bit_Group55 is
    component And_2bit_Group55 is
        port(A, B : in std_logic; Y : out std_logic);
    end component;
    
    component Full_adder_Group55 is
        port(A, B, Cin : in std_logic; Sum, Cout : out std_logic);
    end component;
    
    -- éƒ¨åˆ†ç§¯ä¿¡å·
    signal pp : std_logic_vector(15 downto 0);
    -- ä¸­é—´è¿›ä½å’Œæ±‚å’Œä¿¡å·...
begin
    -- ç”Ÿæˆéƒ¨åˆ†ç§¯ï¼špp(i*4+j) = A(i) and B(j)
    -- ä½¿ç”¨å…¨åŠ å™¨é˜µåˆ—ç´¯åŠ éƒ¨åˆ†ç§¯
end architecture;
```

**æµ‹è¯•è¦ç‚¹**ï¼š
- [ ] 0Ã—0=0, 1Ã—1=1
- [ ] 15Ã—15=225, 7Ã—8=56
- [ ] 3Ã—5=15, 12Ã—11=132

---

## ç¬¬å››æ­¥ï¼šRipSub_4bit æ¨¡å—

**æ–‡ä»¶**ï¼š`RipSub_4bit_Group55.vhd`

**å®ç°åŸç†**ï¼šA - B = A + (~B) + 1ï¼ˆè¡¥ç å‡æ³•ï¼‰

```vhdl
library IEEE;
use IEEE.std_logic_1164.all;

entity RipSub_4bit_Group55 is
    port(
        A, B : in  std_logic_vector(3 downto 0);
        Diff : out std_logic_vector(3 downto 0);
        Bout : out std_logic
    );
end entity;

architecture structural of RipSub_4bit_Group55 is
    component Full_adder_Group55 is
        port(A, B, Cin : in std_logic; Sum, Cout : out std_logic);
    end component;
    
    signal B_inv : std_logic_vector(3 downto 0);
    signal carry : std_logic_vector(4 downto 0);
begin
    B_inv <= not B;  -- å–å
    carry(0) <= '1'; -- +1ï¼ˆåˆå§‹è¿›ä½ï¼‰
    
    -- 4ä¸ªå…¨åŠ å™¨çº§è”
    GEN: for i in 0 to 3 generate
        FA: Full_adder_Group55 port map(
            A => A(i), B => B_inv(i), Cin => carry(i),
            Sum => Diff(i), Cout => carry(i+1)
        );
    end generate;
    
    Bout <= not carry(4); -- å€Ÿä½ = æ— è¿›ä½
end architecture;
```

**æµ‹è¯•è¦ç‚¹**ï¼š
- [ ] 5-3=2, 10-7=3
- [ ] 3-5=14ï¼ˆä¸‹æº¢ï¼‰, 0-1=15
- [ ] 15-15=0, 8-8=0

---

## ç¬¬äº”æ­¥ï¼šLongDivision_4bit æ¨¡å—

**æ–‡ä»¶**ï¼š`LongDivision_4bit_Group55.vhd`

**å…³é”®è¦æ±‚**ï¼š
- å¿…é¡»æœ‰ CLK å’Œ Load ä¿¡å·
- ä½¿ç”¨ process + if è¯­å¥
- å¯ç”¨ `std_logic_unsigned` ä»…é™è®¡æ•°å™¨å¢å‡

```vhdl
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;  -- ä»…ç”¨äºè®¡æ•°å™¨

entity LongDivision_4bit_Group55 is
    port(
        Dividend  : in  std_logic_vector(3 downto 0);
        Divisor   : in  std_logic_vector(3 downto 0);
        CLK       : in  std_logic;
        Load      : in  std_logic;
        Quotient  : out std_logic_vector(3 downto 0);
        Remainder : out std_logic_vector(3 downto 0)
    );
end entity;

architecture rtl of LongDivision_4bit_Group55 is
    -- å®ä¾‹åŒ–å­æ¨¡å—
    component Multiplier_4bit_Group55 is ... end component;
    component RipSub_4bit_Group55 is ... end component;
    
    signal counter : std_logic_vector(3 downto 0);
begin
    process(CLK)
    begin
        if rising_edge(CLK) then
            if Load = '1' then
                -- åŠ è½½æ–°æ•°æ®ï¼Œé‡ç½®è®¡æ•°å™¨
            else
                -- é•¿é™¤æ³•é€»è¾‘
                -- å¯ä½¿ç”¨: counter <= counter + 1;
            end if;
        end if;
    end process;
end architecture;
```

**æµ‹è¯•è¦ç‚¹**ï¼š
- [ ] 15Ã·3=5ä½™0, 13Ã·4=3ä½™1
- [ ] 7Ã·2=3ä½™1, 5Ã·7=0ä½™5
- [ ] 0Ã·5=0ä½™0, é™¤ä»¥0å¤„ç†

---

## ç¬¬å…­æ­¥ï¼šPrime_Finder é¡¶å±‚æ¨¡å—

**æ–‡ä»¶**ï¼š`Prime_Finder_Group55.vhd`

**è´¨æ•°åˆ¤æ–­é€»è¾‘**ï¼ˆ0-15èŒƒå›´ï¼‰ï¼š
- è´¨æ•°ï¼š2, 3, 5, 7, 11, 13
- éè´¨æ•°ï¼š0, 1, 4, 6, 8, 9, 10, 12, 14, 15

```vhdl
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity Prime_Finder_Group55 is
    port(
        Dividend  : in  std_logic_vector(3 downto 0);
        Divisor   : in  std_logic_vector(3 downto 0);
        CLK       : in  std_logic;
        Load      : in  std_logic;
        Q_out     : out std_logic_vector(3 downto 0);
        R_out     : out std_logic_vector(3 downto 0);
        Is_Prime  : out std_logic
    );
end entity;

architecture rtl of Prime_Finder_Group55 is
    component LongDivision_4bit_Group55 is ... end component;
begin
    -- å®ä¾‹åŒ–é™¤æ³•å™¨
    -- å®ç°è´¨æ•°åˆ¤æ–­çŠ¶æ€æœº
end architecture;
```

**æµ‹è¯•è¦ç‚¹**ï¼š
- [ ] Is_Prime=1ï¼š2,3,5,7,11,13
- [ ] Is_Prime=0ï¼š0,1,4,6,8,9,10,12,14,15

---

## ç¬¬ä¸ƒæ­¥ï¼šä¸ƒæ®µæ˜¾ç¤ºå™¨é©±åŠ¨

**åŠŸèƒ½**ï¼šå°†4ä½äºŒè¿›åˆ¶è½¬ä¸ºåè¿›åˆ¶æ˜¾ç¤º

| è¾“å…¥ | HEX1(åä½) | HEX0(ä¸ªä½) |
|------|------------|------------|
| 0-9  | æ˜¾ç¤º0      | æ˜¾ç¤º0-9    |
| 10-15| æ˜¾ç¤º1      | æ˜¾ç¤º0-5    |

**ä¸ƒæ®µç¼–ç **ï¼ˆå…±é˜³æï¼Œä½ç”µå¹³æœ‰æ•ˆï¼‰ï¼š
```
0: 1000000  1: 1111001  2: 0100100  3: 0110000  4: 0011001
5: 0010010  6: 0000010  7: 1111000  8: 0000000  9: 0010000
```

---

## ç¬¬å…«æ­¥ï¼šå¼•è„šåˆ†é…

åœ¨ `Prime_Finder.qsf` ä¸­é…ç½®ï¼š

| ä¿¡å· | DE10-Liteå¼•è„š | è¯´æ˜ |
|------|---------------|------|
| CLK | PIN_P11 | MAX10_CLK1_50 |
| Dividend[3:0] | PIN_A12,B12,A13,A14 | SW7-SW4 |
| Divisor[3:0] | PIN_C10,C11,D12,C12 | SW3-SW0 |
| Load | PIN_B14 | SW9 |
| Is_Prime | PIN_B11 | LED9 |
| HEX0[6:0] | PIN_C14-C17,D17,E16,C16 | ä¸ªä½(Q) |
| HEX1[6:0] | ... | åä½(Q) |
| HEX4[6:0] | ... | ä¸ªä½(R) |
| HEX5[6:0] | ... | åä½(R) |

---

## ç¬¬ä¹æ­¥ï¼šç¼–è¯‘ä¸æ¿çº§æµ‹è¯•

1. **Quartusç¼–è¯‘**
   - [ ] Analysis & Synthesis é€šè¿‡
   - [ ] Fitter é€šè¿‡
   - [ ] æ— ä¸¥é‡è­¦å‘Š

2. **ä¸‹è½½åˆ°DE10-Lite**
   - [ ] Programmerè¿æ¥æˆåŠŸ
   - [ ] ä¸‹è½½.sofæ–‡ä»¶

3. **åŠŸèƒ½éªŒè¯**
   - [ ] SWè¾“å…¥æ­£ç¡®å“åº”
   - [ ] ä¸ƒæ®µæ˜¾ç¤ºå™¨æ˜¾ç¤ºåè¿›åˆ¶
   - [ ] LED9è´¨æ•°æŒ‡ç¤ºæ­£ç¡®

---

## ç¬¬åæ­¥ï¼šå½•åˆ¶æ¼”ç¤ºè§†é¢‘

è§†é¢‘å†…å®¹ï¼š
1. [ ] å±•ç¤º6ä¸ªæ¨¡å—VHDLä»£ç 
2. [ ] å±•ç¤ºModelSimä»¿çœŸæ³¢å½¢
3. [ ] æ¼”ç¤ºDE10-Liteè¿è¡Œ
4. [ ] æµ‹è¯•è´¨æ•°å’Œéè´¨æ•°è¾“å…¥

---

## è¿›åº¦æ£€æŸ¥æ¸…å•

| æ­¥éª¤ | ä»»åŠ¡ | çŠ¶æ€ |
|------|------|------|
| 1 | And_2bit å®Œæˆå¹¶æµ‹è¯• | â¬œ |
| 2 | Full_adder å®Œæˆå¹¶æµ‹è¯• | â¬œ |
| 3 | Multiplier_4bit å®Œæˆå¹¶æµ‹è¯• | â¬œ |
| 4 | RipSub_4bit å®Œæˆå¹¶æµ‹è¯• | â¬œ |
| 5 | LongDivision_4bit å®Œæˆå¹¶æµ‹è¯• | â¬œ |
| 6 | Prime_Finder å®Œæˆå¹¶æµ‹è¯• | â¬œ |
| 7 | ä¸ƒæ®µæ˜¾ç¤ºå™¨é©±åŠ¨å®Œæˆ | â¬œ |
| 8 | å¼•è„šåˆ†é…å®Œæˆ | â¬œ |
| 9 | æ¿çº§æµ‹è¯•é€šè¿‡ | â¬œ |
| 10 | æ¼”ç¤ºè§†é¢‘å½•åˆ¶ | â¬œ |

**çŠ¶æ€**ï¼šâ¬œ æœªå¼€å§‹ | ğŸ”„ è¿›è¡Œä¸­ | âœ… å·²å®Œæˆ
