
Loading design for application trce from file sdi2_impl1.ncd.
Design name: TOP_LEVEL
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ep5c97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Tue Jan 26 07:55:38 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o SDI2_impl1.twr -gui SDI2_impl1.ncd SDI2_impl1.prf 
Design file:     sdi2_impl1.ncd
Preference file: sdi2_impl1.prf
Device,speed:    LFE3-70E,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

WARNING - trce: Input and feedback clock frequencies do not match their divider settings for PLL1/PLLInst_0. If you desire to change the PLL frequency settings, you may do so by regenerating your PLL module.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_125M_c" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "Clk148_5Mhz" 180.000000 MHz ;
            2553 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[4]  (from Clk148_5Mhz +)
   Destination:    FF         Data in        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[3]  (to Clk148_5Mhz +)
                   FF                        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[2]

   Delay:               3.971ns  (20.9% logic, 79.1% route), 5 logic levels.

 Constraint Details:

      3.971ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_235 meets
      5.556ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 5.303ns) by 1.332ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C99C.CLK to     R67C99C.Q0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 (from Clk148_5Mhz)
ROUTE         2     0.747     R67C99C.Q0 to    R69C100D.B0 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[4]
CTOF_DEL    ---     0.147    R69C100D.B0 to    R69C100D.F0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_501
ROUTE         2     0.555    R69C100D.F0 to     R69C99D.A1 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr_0_sqmuxa_1_0_1_o2_10
CTOF_DEL    ---     0.147     R69C99D.A1 to     R69C99D.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_482
ROUTE         1     0.365     R69C99D.F1 to     R69C98B.D1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0
CTOF_DEL    ---     0.147     R69C98B.D1 to     R69C98B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_273
ROUTE        21     0.822     R69C98B.F1 to     R69C95B.B1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0_RNI4E751
CTOF_DEL    ---     0.147     R69C95B.B1 to     R69C95B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_484
ROUTE         7     0.651     R69C95B.F1 to     R68C93A.CE top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntre (to Clk148_5Mhz)
                  --------
                    3.971   (20.9% logic, 79.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R67C99C.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R68C93A.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[4]  (from Clk148_5Mhz +)
   Destination:    FF         Data in        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[7]  (to Clk148_5Mhz +)
                   FF                        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[6]

   Delay:               3.971ns  (20.9% logic, 79.1% route), 5 logic levels.

 Constraint Details:

      3.971ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_237 meets
      5.556ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 5.303ns) by 1.332ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C99C.CLK to     R67C99C.Q0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 (from Clk148_5Mhz)
ROUTE         2     0.747     R67C99C.Q0 to    R69C100D.B0 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[4]
CTOF_DEL    ---     0.147    R69C100D.B0 to    R69C100D.F0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_501
ROUTE         2     0.555    R69C100D.F0 to     R69C99D.A1 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr_0_sqmuxa_1_0_1_o2_10
CTOF_DEL    ---     0.147     R69C99D.A1 to     R69C99D.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_482
ROUTE         1     0.365     R69C99D.F1 to     R69C98B.D1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0
CTOF_DEL    ---     0.147     R69C98B.D1 to     R69C98B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_273
ROUTE        21     0.822     R69C98B.F1 to     R69C95B.B1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0_RNI4E751
CTOF_DEL    ---     0.147     R69C95B.B1 to     R69C95B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_484
ROUTE         7     0.651     R69C95B.F1 to     R68C93C.CE top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntre (to Clk148_5Mhz)
                  --------
                    3.971   (20.9% logic, 79.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R67C99C.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R68C93C.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[4]  (from Clk148_5Mhz +)
   Destination:    FF         Data in        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[13]  (to Clk148_5Mhz +)
                   FF                        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[12]

   Delay:               3.971ns  (20.9% logic, 79.1% route), 5 logic levels.

 Constraint Details:

      3.971ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_240 meets
      5.556ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 5.303ns) by 1.332ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C99C.CLK to     R67C99C.Q0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 (from Clk148_5Mhz)
ROUTE         2     0.747     R67C99C.Q0 to    R69C100D.B0 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[4]
CTOF_DEL    ---     0.147    R69C100D.B0 to    R69C100D.F0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_501
ROUTE         2     0.555    R69C100D.F0 to     R69C99D.A1 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr_0_sqmuxa_1_0_1_o2_10
CTOF_DEL    ---     0.147     R69C99D.A1 to     R69C99D.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_482
ROUTE         1     0.365     R69C99D.F1 to     R69C98B.D1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0
CTOF_DEL    ---     0.147     R69C98B.D1 to     R69C98B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_273
ROUTE        21     0.822     R69C98B.F1 to     R69C95B.B1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0_RNI4E751
CTOF_DEL    ---     0.147     R69C95B.B1 to     R69C95B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_484
ROUTE         7     0.651     R69C95B.F1 to     R68C94B.CE top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntre (to Clk148_5Mhz)
                  --------
                    3.971   (20.9% logic, 79.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R67C99C.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R68C94B.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[4]  (from Clk148_5Mhz +)
   Destination:    FF         Data in        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[9]  (to Clk148_5Mhz +)
                   FF                        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[8]

   Delay:               3.971ns  (20.9% logic, 79.1% route), 5 logic levels.

 Constraint Details:

      3.971ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_238 meets
      5.556ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 5.303ns) by 1.332ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C99C.CLK to     R67C99C.Q0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 (from Clk148_5Mhz)
ROUTE         2     0.747     R67C99C.Q0 to    R69C100D.B0 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[4]
CTOF_DEL    ---     0.147    R69C100D.B0 to    R69C100D.F0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_501
ROUTE         2     0.555    R69C100D.F0 to     R69C99D.A1 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr_0_sqmuxa_1_0_1_o2_10
CTOF_DEL    ---     0.147     R69C99D.A1 to     R69C99D.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_482
ROUTE         1     0.365     R69C99D.F1 to     R69C98B.D1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0
CTOF_DEL    ---     0.147     R69C98B.D1 to     R69C98B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_273
ROUTE        21     0.822     R69C98B.F1 to     R69C95B.B1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0_RNI4E751
CTOF_DEL    ---     0.147     R69C95B.B1 to     R69C95B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_484
ROUTE         7     0.651     R69C95B.F1 to     R68C94C.CE top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntre (to Clk148_5Mhz)
                  --------
                    3.971   (20.9% logic, 79.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R67C99C.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R68C94C.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[4]  (from Clk148_5Mhz +)
   Destination:    FF         Data in        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[5]  (to Clk148_5Mhz +)
                   FF                        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[4]

   Delay:               3.971ns  (20.9% logic, 79.1% route), 5 logic levels.

 Constraint Details:

      3.971ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_236 meets
      5.556ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 5.303ns) by 1.332ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C99C.CLK to     R67C99C.Q0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 (from Clk148_5Mhz)
ROUTE         2     0.747     R67C99C.Q0 to    R69C100D.B0 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[4]
CTOF_DEL    ---     0.147    R69C100D.B0 to    R69C100D.F0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_501
ROUTE         2     0.555    R69C100D.F0 to     R69C99D.A1 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr_0_sqmuxa_1_0_1_o2_10
CTOF_DEL    ---     0.147     R69C99D.A1 to     R69C99D.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_482
ROUTE         1     0.365     R69C99D.F1 to     R69C98B.D1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0
CTOF_DEL    ---     0.147     R69C98B.D1 to     R69C98B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_273
ROUTE        21     0.822     R69C98B.F1 to     R69C95B.B1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0_RNI4E751
CTOF_DEL    ---     0.147     R69C95B.B1 to     R69C95B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_484
ROUTE         7     0.651     R69C95B.F1 to     R68C93B.CE top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntre (to Clk148_5Mhz)
                  --------
                    3.971   (20.9% logic, 79.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R67C99C.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R68C93B.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.450ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[4]  (from Clk148_5Mhz +)
   Destination:    FF         Data in        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[1]  (to Clk148_5Mhz +)
                   FF                        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[0]

   Delay:               3.853ns  (21.6% logic, 78.4% route), 5 logic levels.

 Constraint Details:

      3.853ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_234 meets
      5.556ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 5.303ns) by 1.450ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C99C.CLK to     R67C99C.Q0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_228 (from Clk148_5Mhz)
ROUTE         2     0.747     R67C99C.Q0 to    R69C100D.B0 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[4]
CTOF_DEL    ---     0.147    R69C100D.B0 to    R69C100D.F0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_501
ROUTE         2     0.555    R69C100D.F0 to     R69C99D.A1 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr_0_sqmuxa_1_0_1_o2_10
CTOF_DEL    ---     0.147     R69C99D.A1 to     R69C99D.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_482
ROUTE         1     0.365     R69C99D.F1 to     R69C98B.D1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0
CTOF_DEL    ---     0.147     R69C98B.D1 to     R69C98B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_273
ROUTE        21     0.822     R69C98B.F1 to     R69C95B.B1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0_RNI4E751
CTOF_DEL    ---     0.147     R69C95B.B1 to     R69C95B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_484
ROUTE         7     0.533     R69C95B.F1 to     R69C94C.CE top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntre (to Clk148_5Mhz)
                  --------
                    3.853   (21.6% logic, 78.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R67C99C.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R69C94C.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.511ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[9]  (from Clk148_5Mhz +)
   Destination:    FF         Data in        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[7]  (to Clk148_5Mhz +)
                   FF                        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[6]

   Delay:               3.792ns  (21.9% logic, 78.1% route), 5 logic levels.

 Constraint Details:

      3.792ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_230 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_237 meets
      5.556ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 5.303ns) by 1.511ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_230 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R67C100B.CLK to    R67C100B.Q1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_230 (from Clk148_5Mhz)
ROUTE         2     0.568    R67C100B.Q1 to    R69C100D.A0 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[9]
CTOF_DEL    ---     0.147    R69C100D.A0 to    R69C100D.F0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_501
ROUTE         2     0.555    R69C100D.F0 to     R69C99D.A1 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr_0_sqmuxa_1_0_1_o2_10
CTOF_DEL    ---     0.147     R69C99D.A1 to     R69C99D.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_482
ROUTE         1     0.365     R69C99D.F1 to     R69C98B.D1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0
CTOF_DEL    ---     0.147     R69C98B.D1 to     R69C98B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_273
ROUTE        21     0.822     R69C98B.F1 to     R69C95B.B1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0_RNI4E751
CTOF_DEL    ---     0.147     R69C95B.B1 to     R69C95B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_484
ROUTE         7     0.651     R69C95B.F1 to     R68C93C.CE top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntre (to Clk148_5Mhz)
                  --------
                    3.792   (21.9% logic, 78.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to   R67C100B.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R68C93C.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.511ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[9]  (from Clk148_5Mhz +)
   Destination:    FF         Data in        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[13]  (to Clk148_5Mhz +)
                   FF                        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[12]

   Delay:               3.792ns  (21.9% logic, 78.1% route), 5 logic levels.

 Constraint Details:

      3.792ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_230 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_240 meets
      5.556ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 5.303ns) by 1.511ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_230 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R67C100B.CLK to    R67C100B.Q1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_230 (from Clk148_5Mhz)
ROUTE         2     0.568    R67C100B.Q1 to    R69C100D.A0 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[9]
CTOF_DEL    ---     0.147    R69C100D.A0 to    R69C100D.F0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_501
ROUTE         2     0.555    R69C100D.F0 to     R69C99D.A1 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr_0_sqmuxa_1_0_1_o2_10
CTOF_DEL    ---     0.147     R69C99D.A1 to     R69C99D.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_482
ROUTE         1     0.365     R69C99D.F1 to     R69C98B.D1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0
CTOF_DEL    ---     0.147     R69C98B.D1 to     R69C98B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_273
ROUTE        21     0.822     R69C98B.F1 to     R69C95B.B1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0_RNI4E751
CTOF_DEL    ---     0.147     R69C95B.B1 to     R69C95B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_484
ROUTE         7     0.651     R69C95B.F1 to     R68C94B.CE top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntre (to Clk148_5Mhz)
                  --------
                    3.792   (21.9% logic, 78.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to   R67C100B.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R68C94B.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.511ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[9]  (from Clk148_5Mhz +)
   Destination:    FF         Data in        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[9]  (to Clk148_5Mhz +)
                   FF                        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[8]

   Delay:               3.792ns  (21.9% logic, 78.1% route), 5 logic levels.

 Constraint Details:

      3.792ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_230 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_238 meets
      5.556ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 5.303ns) by 1.511ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_230 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R67C100B.CLK to    R67C100B.Q1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_230 (from Clk148_5Mhz)
ROUTE         2     0.568    R67C100B.Q1 to    R69C100D.A0 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[9]
CTOF_DEL    ---     0.147    R69C100D.A0 to    R69C100D.F0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_501
ROUTE         2     0.555    R69C100D.F0 to     R69C99D.A1 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr_0_sqmuxa_1_0_1_o2_10
CTOF_DEL    ---     0.147     R69C99D.A1 to     R69C99D.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_482
ROUTE         1     0.365     R69C99D.F1 to     R69C98B.D1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0
CTOF_DEL    ---     0.147     R69C98B.D1 to     R69C98B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_273
ROUTE        21     0.822     R69C98B.F1 to     R69C95B.B1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0_RNI4E751
CTOF_DEL    ---     0.147     R69C95B.B1 to     R69C95B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_484
ROUTE         7     0.651     R69C95B.F1 to     R68C94C.CE top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntre (to Clk148_5Mhz)
                  --------
                    3.792   (21.9% logic, 78.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to   R67C100B.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R68C94C.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.511ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[9]  (from Clk148_5Mhz +)
   Destination:    FF         Data in        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[5]  (to Clk148_5Mhz +)
                   FF                        top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntr[4]

   Delay:               3.792ns  (21.9% logic, 78.1% route), 5 logic levels.

 Constraint Details:

      3.792ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_230 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_236 meets
      5.556ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 5.303ns) by 1.511ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_230 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R67C100B.CLK to    R67C100B.Q1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_230 (from Clk148_5Mhz)
ROUTE         2     0.568    R67C100B.Q1 to    R69C100D.A0 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr[9]
CTOF_DEL    ---     0.147    R69C100D.A0 to    R69C100D.F0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_501
ROUTE         2     0.555    R69C100D.F0 to     R69C99D.A1 top_level_reveal_coretop_instance/core0/tm_u/post_trig_cntr_0_sqmuxa_1_0_1_o2_10
CTOF_DEL    ---     0.147     R69C99D.A1 to     R69C99D.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_482
ROUTE         1     0.365     R69C99D.F1 to     R69C98B.D1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0
CTOF_DEL    ---     0.147     R69C98B.D1 to     R69C98B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_273
ROUTE        21     0.822     R69C98B.F1 to     R69C95B.B1 top_level_reveal_coretop_instance/core0/tm_u/full_reg_6_u_i_0_o2_x0_RNI4E751
CTOF_DEL    ---     0.147     R69C95B.B1 to     R69C95B.F1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_484
ROUTE         7     0.651     R69C95B.F1 to     R68C93B.CE top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntre (to Clk148_5Mhz)
                  --------
                    3.792   (21.9% logic, 78.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to   R67C100B.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     1.214 *L_R79C5.CLKOP to    R68C93B.CLK Clk148_5Mhz
                  --------
                    1.214   (0.0% logic, 100.0% route), 0 logic levels.

Report:  236.742MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "CLKOP1" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY PORT "clk_125M" 125.000000 MHz ;
            279 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.861ns (weighted slack = 1.722ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/cs_illegalpipe1  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/cs_illegalpipe2  (to PCS/refclkdiv2_rx_ch3 -)

   Delay:               3.004ns  (8.1% logic, 91.9% route), 1 logic levels.

 Constraint Details:

      3.004ns physical path delay PCS/rx_reset_sm_ch3/SLICE_73 to PCS/rx_reset_sm_ch3/SLICE_74 meets
      4.000ns delay constraint less
      0.004ns skew and
      0.131ns M_SET requirement (totaling 3.865ns) by 0.861ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_73 to PCS/rx_reset_sm_ch3/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R76C70A.CLK to     R76C70A.Q0 PCS/rx_reset_sm_ch3/SLICE_73 (from PCS/refclkdiv2_rx_ch3)
ROUTE         1     2.761     R76C70A.Q0 to    R56C114B.M0 PCS/rx_reset_sm_ch3/cs_illegalpipe1 (to PCS/refclkdiv2_rx_ch3)
                  --------
                    3.004   (8.1% logic, 91.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R76C70A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.989      R41C2A.Q0 to   R56C114B.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.989   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.877ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/cs[2]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/rx_pcs_rst_ch_c  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               2.788ns  (8.7% logic, 91.3% route), 1 logic levels.

 Constraint Details:

      2.788ns physical path delay PCS/rx_reset_sm_ch3/SLICE_72 to SLICE_67_ppo_0 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 7.665ns) by 4.877ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_72 to SLICE_67_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R82C57C.CLK to     R82C57C.Q0 PCS/rx_reset_sm_ch3/SLICE_72 (from PCS/refclkdiv2_rx_ch3)
ROUTE         7     2.545     R82C57C.Q0 to    R71C74A.LSR PCS/rx_reset_sm_ch3/cs_dup[2] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    2.788   (8.7% logic, 91.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R82C57C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to SLICE_67_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R71C74A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.930ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/cs[1]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/cs_illegalpipe1  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               2.936ns  (13.3% logic, 86.7% route), 2 logic levels.

 Constraint Details:

      2.936ns physical path delay PCS/rx_reset_sm_ch3/SLICE_71 to PCS/rx_reset_sm_ch3/SLICE_73 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 7.866ns) by 4.930ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_71 to PCS/rx_reset_sm_ch3/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R82C56A.CLK to     R82C56A.Q1 PCS/rx_reset_sm_ch3/SLICE_71 (from PCS/refclkdiv2_rx_ch3)
ROUTE         9     1.385     R82C56A.Q1 to     R80C66A.B0 PCS/rx_reset_sm_ch3/cs_dup[1]
CTOF_DEL    ---     0.147     R80C66A.B0 to     R80C66A.F0 PCS/rx_reset_sm_ch3/SLICE_521
ROUTE         1     1.161     R80C66A.F0 to     R76C70A.M0 PCS/rx_reset_sm_ch3/N_15_ip (to PCS/refclkdiv2_rx_ch3)
                  --------
                    2.936   (13.3% logic, 86.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R82C56A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R76C70A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.143ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/cs[2]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/cs_illegalpipe1  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               2.723ns  (14.3% logic, 85.7% route), 2 logic levels.

 Constraint Details:

      2.723ns physical path delay PCS/rx_reset_sm_ch3/SLICE_72 to PCS/rx_reset_sm_ch3/SLICE_73 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 7.866ns) by 5.143ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_72 to PCS/rx_reset_sm_ch3/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R82C57C.CLK to     R82C57C.Q0 PCS/rx_reset_sm_ch3/SLICE_72 (from PCS/refclkdiv2_rx_ch3)
ROUTE         7     1.172     R82C57C.Q0 to     R80C66A.D0 PCS/rx_reset_sm_ch3/cs_dup[2]
CTOF_DEL    ---     0.147     R80C66A.D0 to     R80C66A.F0 PCS/rx_reset_sm_ch3/SLICE_521
ROUTE         1     1.161     R80C66A.F0 to     R76C70A.M0 PCS/rx_reset_sm_ch3/N_15_ip (to PCS/refclkdiv2_rx_ch3)
                  --------
                    2.723   (14.3% logic, 85.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R82C57C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R76C70A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.275ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/cs[1]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/rx_serdes_rst_ch_c  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               2.390ns  (16.3% logic, 83.7% route), 2 logic levels.

 Constraint Details:

      2.390ns physical path delay PCS/rx_reset_sm_ch3/SLICE_71 to PCS/rx_reset_sm_ch3/SLICE_77 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 7.665ns) by 5.275ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_71 to PCS/rx_reset_sm_ch3/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R82C56A.CLK to     R82C56A.Q1 PCS/rx_reset_sm_ch3/SLICE_71 (from PCS/refclkdiv2_rx_ch3)
ROUTE         9     1.193     R82C56A.Q1 to     R83C56C.A0 PCS/rx_reset_sm_ch3/cs_dup[1]
CTOF_DEL    ---     0.147     R83C56C.A0 to     R83C56C.F0 PCS/rx_reset_sm_ch3/SLICE_520
ROUTE         1     0.807     R83C56C.F0 to    R83C56B.LSR PCS/rx_reset_sm_ch3/N_58 (to PCS/refclkdiv2_rx_ch3)
                  --------
                    2.390   (16.3% logic, 83.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R82C56A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R83C56B.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.450ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/rx_lol_los_del  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/cs[2]  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               2.489ns  (27.5% logic, 72.5% route), 4 logic levels.

 Constraint Details:

      2.489ns physical path delay PCS/rx_reset_sm_ch3/SLICE_75 to PCS/rx_reset_sm_ch3/SLICE_72 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 7.939ns) by 5.450ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_75 to PCS/rx_reset_sm_ch3/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R83C45A.CLK to     R83C45A.Q0 PCS/rx_reset_sm_ch3/SLICE_75 (from PCS/refclkdiv2_rx_ch3)
ROUTE         4     0.903     R83C45A.Q0 to     R82C56D.C1 PCS/rx_reset_sm_ch3/rx_lol_los_del
CTOF_DEL    ---     0.147     R82C56D.C1 to     R82C56D.F1 PCS/rx_reset_sm_ch3/SLICE_414
ROUTE         1     0.360     R82C56D.F1 to     R82C56D.A0 PCS/rx_reset_sm_ch3/N_10
CTOF_DEL    ---     0.147     R82C56D.A0 to     R82C56D.F0 PCS/rx_reset_sm_ch3/SLICE_414
ROUTE         1     0.542     R82C56D.F0 to     R82C57C.B0 PCS/rx_reset_sm_ch3/m17_bm
CTOF_DEL    ---     0.147     R82C57C.B0 to     R82C57C.F0 PCS/rx_reset_sm_ch3/SLICE_72
ROUTE         1     0.000     R82C57C.F0 to    R82C57C.DI0 PCS/rx_reset_sm_ch3/cs_ns[2] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    2.489   (27.5% logic, 72.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R83C45A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R82C57C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.451ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/cs[2]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/counter1[1]  (to PCS/refclkdiv2_rx_ch3 +)
                   FF                        PCS/rx_reset_sm_ch3/counter1[0]

   Delay:               2.163ns  (18.0% logic, 82.0% route), 2 logic levels.

 Constraint Details:

      2.163ns physical path delay PCS/rx_reset_sm_ch3/SLICE_72 to PCS/rx_reset_sm_ch3/SLICE_70 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 7.614ns) by 5.451ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_72 to PCS/rx_reset_sm_ch3/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R82C57C.CLK to     R82C57C.Q0 PCS/rx_reset_sm_ch3/SLICE_72 (from PCS/refclkdiv2_rx_ch3)
ROUTE         7     1.189     R82C57C.Q0 to     R83C56D.A0 PCS/rx_reset_sm_ch3/cs_dup[2]
CTOF_DEL    ---     0.147     R83C56D.A0 to     R83C56D.F0 PCS/rx_reset_sm_ch3/SLICE_518
ROUTE         3     0.584     R83C56D.F0 to    R82C55A.LSR PCS/rx_reset_sm_ch3/cs_d[4] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    2.163   (18.0% logic, 82.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R82C57C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R82C55A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.502ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/cs[2]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/TIMER1  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               2.163ns  (18.0% logic, 82.0% route), 2 logic levels.

 Constraint Details:

      2.163ns physical path delay PCS/rx_reset_sm_ch3/SLICE_72 to PCS/rx_reset_sm_ch3/SLICE_68 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 7.665ns) by 5.502ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_72 to PCS/rx_reset_sm_ch3/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R82C57C.CLK to     R82C57C.Q0 PCS/rx_reset_sm_ch3/SLICE_72 (from PCS/refclkdiv2_rx_ch3)
ROUTE         7     1.189     R82C57C.Q0 to     R83C56D.A0 PCS/rx_reset_sm_ch3/cs_dup[2]
CTOF_DEL    ---     0.147     R83C56D.A0 to     R83C56D.F0 PCS/rx_reset_sm_ch3/SLICE_518
ROUTE         3     0.584     R83C56D.F0 to    R82C55C.LSR PCS/rx_reset_sm_ch3/cs_d[4] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    2.163   (18.0% logic, 82.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R82C57C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R82C55C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.517ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/rx_lol_los_del  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/cs[0]  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               2.422ns  (28.2% logic, 71.8% route), 4 logic levels.

 Constraint Details:

      2.422ns physical path delay PCS/rx_reset_sm_ch3/SLICE_75 to PCS/rx_reset_sm_ch3/SLICE_71 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 7.939ns) by 5.517ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_75 to PCS/rx_reset_sm_ch3/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R83C45A.CLK to     R83C45A.Q0 PCS/rx_reset_sm_ch3/SLICE_75 (from PCS/refclkdiv2_rx_ch3)
ROUTE         4     0.903     R83C45A.Q0 to     R82C56C.C1 PCS/rx_reset_sm_ch3/rx_lol_los_del
CTOF_DEL    ---     0.147     R82C56C.C1 to     R82C56C.F1 PCS/rx_reset_sm_ch3/SLICE_403
ROUTE         1     0.529     R82C56C.F1 to     R82C56C.B0 PCS/rx_reset_sm_ch3/N_19_mux
CTOF_DEL    ---     0.147     R82C56C.B0 to     R82C56C.F0 PCS/rx_reset_sm_ch3/SLICE_403
ROUTE         1     0.306     R82C56C.F0 to     R82C56A.D0 PCS/rx_reset_sm_ch3/m8_am
CTOF_DEL    ---     0.147     R82C56A.D0 to     R82C56A.F0 PCS/rx_reset_sm_ch3/SLICE_71
ROUTE         1     0.000     R82C56A.F0 to    R82C56A.DI0 PCS/rx_reset_sm_ch3/cs_ns[0] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    2.422   (28.2% logic, 71.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R83C45A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R82C56A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.535ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/cs[1]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/counter1[1]  (to PCS/refclkdiv2_rx_ch3 +)
                   FF                        PCS/rx_reset_sm_ch3/counter1[0]

   Delay:               2.079ns  (18.8% logic, 81.2% route), 2 logic levels.

 Constraint Details:

      2.079ns physical path delay PCS/rx_reset_sm_ch3/SLICE_71 to PCS/rx_reset_sm_ch3/SLICE_70 meets
      8.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 7.614ns) by 5.535ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_71 to PCS/rx_reset_sm_ch3/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R82C56A.CLK to     R82C56A.Q1 PCS/rx_reset_sm_ch3/SLICE_71 (from PCS/refclkdiv2_rx_ch3)
ROUTE         9     1.105     R82C56A.Q1 to     R83C56D.C0 PCS/rx_reset_sm_ch3/cs_dup[1]
CTOF_DEL    ---     0.147     R83C56D.C0 to     R83C56D.F0 PCS/rx_reset_sm_ch3/SLICE_518
ROUTE         3     0.584     R83C56D.F0 to    R82C55A.LSR PCS/rx_reset_sm_ch3/cs_d[4] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    2.079   (18.8% logic, 81.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R82C56A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     1.993      R41C2A.Q0 to    R82C55A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    1.993   (0.0% logic, 100.0% route), 0 logic levels.

Report:  159.286MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_125M_c" 125.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "Clk148_5Mhz" 180.000000  |             |             |
MHz ;                                   |  180.000 MHz|  236.742 MHz|   5  
                                        |             |             |
FREQUENCY NET "CLKOP1" 125.000000 MHz ; |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_125M" 125.000000    |             |             |
MHz ;                                   |  125.000 MHz|  159.286 MHz|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 5 clocks:

Clock Domain: jtaghub16_jtck   Source: ep5chub/genblk5_jtage_u.JTCK   Loads: 222
   No transfer within this clock domain is found

Clock Domain: clk_125M_c   Source: clk_125M.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PCS/refclkdiv2_rx_ch3   Source: SLICE_66_ppo_0.Q0   Loads: 22
   Covered under: FREQUENCY PORT "clk_125M" 125.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: ep5chub/genblk5_jtage_u.JTCK

Clock Domain: Clk148_5Mhz   Source: PLL2/PLLInst_0.CLKOP   Loads: 178
   Covered under: FREQUENCY NET "Clk148_5Mhz" 180.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: ep5chub/genblk5_jtage_u.JTCK

Clock Domain: CLKOP1   Source: PLL1/PLLInst_0.CLKOP   Loads: 4
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2832 paths, 4 nets, and 5320 connections (97.20% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Tue Jan 26 07:55:39 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o SDI2_impl1.twr -gui SDI2_impl1.ncd SDI2_impl1.prf 
Design file:     sdi2_impl1.ncd
Preference file: sdi2_impl1.prf
Device,speed:    LFE3-70E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_125M_c" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "Clk148_5Mhz" 180.000000 MHz ;
            2553 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[2]  (from Clk148_5Mhz +)
   Destination:    DP16KC     Port           top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_4_0_11(ASIC)  (to Clk148_5Mhz +)

   Delay:               0.301ns  (31.2% logic, 68.8% route), 1 logic levels.

 Constraint Details:

      0.301ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_261 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_4_0_11 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.129ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_261 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_4_0_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R80C73A.CLK to     R80C73A.Q0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_261 (from Clk148_5Mhz)
ROUTE         8     0.207     R80C73A.Q0 to *R_R79C74.DIA2 top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[2] (to Clk148_5Mhz)
                  --------
                    0.301   (31.2% logic, 68.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_261:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.544 *L_R79C5.CLKOP to    R80C73A.CLK Clk148_5Mhz
                  --------
                    0.544   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_4_0_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.603 *L_R79C5.CLKOP to *R_R79C74.CLKA Clk148_5Mhz
                  --------
                    0.603   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.149ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[10]  (from Clk148_5Mhz +)
   Destination:    DP16KC     Port           top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_1_4(ASIC)  (to Clk148_5Mhz +)

   Delay:               0.321ns  (29.3% logic, 70.7% route), 1 logic levels.

 Constraint Details:

      0.321ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_265 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_1_4 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.149ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_265 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_1_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R62C74A.CLK to     R62C74A.Q0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_265 (from Clk148_5Mhz)
ROUTE         8     0.227     R62C74A.Q0 to *R_R61C74.DIA1 top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[10] (to Clk148_5Mhz)
                  --------
                    0.321   (29.3% logic, 70.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_265:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.543 *L_R79C5.CLKOP to    R62C74A.CLK Clk148_5Mhz
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_1_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.602 *L_R79C5.CLKOP to *R_R61C74.CLKA Clk148_5Mhz
                  --------
                    0.602   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[23]  (from Clk148_5Mhz +)
   Destination:    DP16KC     Port           top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_1_2_18(ASIC)  (to Clk148_5Mhz +)

   Delay:               0.325ns  (28.9% logic, 71.1% route), 1 logic levels.

 Constraint Details:

      0.325ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_270 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_1_2_18 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.058ns skew requirement (totaling 0.171ns) by 0.154ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_270 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_1_2_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R73C91A.CLK to     R73C91A.Q1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_270 (from Clk148_5Mhz)
ROUTE         8     0.231     R73C91A.Q1 to *R_R70C89.DIA5 top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[23] (to Clk148_5Mhz)
                  --------
                    0.325   (28.9% logic, 71.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.544 *L_R79C5.CLKOP to    R73C91A.CLK Clk148_5Mhz
                  --------
                    0.544   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_1_2_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.602 *L_R79C5.CLKOP to *R_R70C89.CLKA Clk148_5Mhz
                  --------
                    0.602   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[15]  (from Clk148_5Mhz +)
   Destination:    DP16KC     Port           top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_1_4(ASIC)  (to Clk148_5Mhz +)

   Delay:               0.347ns  (27.1% logic, 72.9% route), 1 logic levels.

 Constraint Details:

      0.347ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_267 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_1_4 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.175ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_267 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_1_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R62C74C.CLK to     R62C74C.Q1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_267 (from Clk148_5Mhz)
ROUTE         8     0.253     R62C74C.Q1 to *R_R61C74.DIA6 top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[15] (to Clk148_5Mhz)
                  --------
                    0.347   (27.1% logic, 72.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.543 *L_R79C5.CLKOP to    R62C74C.CLK Clk148_5Mhz
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_1_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.602 *L_R79C5.CLKOP to *R_R61C74.CLKA Clk148_5Mhz
                  --------
                    0.602   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[26]  (from Clk148_5Mhz +)
   Destination:    DP16KC     Port           top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_0_2_21(ASIC)  (to Clk148_5Mhz +)

   Delay:               0.348ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      0.348ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_272 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_0_2_21 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.176ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_272 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_0_2_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R77C92C.CLK to     R77C92C.Q0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_272 (from Clk148_5Mhz)
ROUTE         8     0.254     R77C92C.Q0 to *R_R79C89.DIA8 top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[26] (to Clk148_5Mhz)
                  --------
                    0.348   (27.0% logic, 73.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_272:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.544 *L_R79C5.CLKOP to    R77C92C.CLK Clk148_5Mhz
                  --------
                    0.544   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_0_2_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.603 *L_R79C5.CLKOP to *R_R79C89.CLKA Clk148_5Mhz
                  --------
                    0.603   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[18]  (from Clk148_5Mhz +)
   Destination:    DP16KC     Port           top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_2_3(ASIC)  (to Clk148_5Mhz +)

   Delay:               0.349ns  (26.9% logic, 73.1% route), 1 logic levels.

 Constraint Details:

      0.349ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_269 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_2_3 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.177ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_269 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_2_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R80C86B.CLK to     R80C86B.Q0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_269 (from Clk148_5Mhz)
ROUTE         8     0.255     R80C86B.Q0 to *R_R79C86.DIA0 top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[18] (to Clk148_5Mhz)
                  --------
                    0.349   (26.9% logic, 73.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_269:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.544 *L_R79C5.CLKOP to    R80C86B.CLK Clk148_5Mhz
                  --------
                    0.544   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_6_2_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.603 *L_R79C5.CLKOP to *R_R79C86.CLKA Clk148_5Mhz
                  --------
                    0.603   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[0]  (from Clk148_5Mhz +)
   Destination:    DP16KC     Port           top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_4_0_11(ASIC)  (to Clk148_5Mhz +)

   Delay:               0.349ns  (26.9% logic, 73.1% route), 1 logic levels.

 Constraint Details:

      0.349ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_260 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_4_0_11 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.177ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_260 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_4_0_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R80C74B.CLK to     R80C74B.Q0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_260 (from Clk148_5Mhz)
ROUTE         8     0.255     R80C74B.Q0 to *R_R79C74.DIA0 top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[0] (to Clk148_5Mhz)
                  --------
                    0.349   (26.9% logic, 73.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_260:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.544 *L_R79C5.CLKOP to    R80C74B.CLK Clk148_5Mhz
                  --------
                    0.544   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_4_0_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.603 *L_R79C5.CLKOP to *R_R79C74.CLKA Clk148_5Mhz
                  --------
                    0.603   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.183ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[23]  (from Clk148_5Mhz +)
   Destination:    DP16KC     Port           top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_0_2_21(ASIC)  (to Clk148_5Mhz +)

   Delay:               0.355ns  (26.5% logic, 73.5% route), 1 logic levels.

 Constraint Details:

      0.355ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_270 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_0_2_21 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.183ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_270 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_0_2_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R73C91A.CLK to     R73C91A.Q1 top_level_reveal_coretop_instance/core0/tm_u/SLICE_270 (from Clk148_5Mhz)
ROUTE         8     0.261     R73C91A.Q1 to *R_R79C89.DIA5 top_level_reveal_coretop_instance/core0/tm_u/trace_din_d[23] (to Clk148_5Mhz)
                  --------
                    0.355   (26.5% logic, 73.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.544 *L_R79C5.CLKOP to    R73C91A.CLK Clk148_5Mhz
                  --------
                    0.544   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr271416384271416384p13baf45e_0_2_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.603 *L_R79C5.CLKOP to *R_R79C89.CLKA Clk148_5Mhz
                  --------
                    0.603   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              top_level_reveal_coretop_instance/core0/tm_u/trig_cntr[0]  (from Clk148_5Mhz +)
   Destination:    FF         Data in        top_level_reveal_coretop_instance/core0/tm_u/trig_cntr[0]  (to Clk148_5Mhz +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay top_level_reveal_coretop_instance/core0/tm_u/SLICE_273 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_273 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path top_level_reveal_coretop_instance/core0/tm_u/SLICE_273 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R69C98B.CLK to     R69C98B.Q0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_273 (from Clk148_5Mhz)
ROUTE         2     0.042     R69C98B.Q0 to     R69C98B.D0 top_level_reveal_coretop_instance/core0/tm_u/trig_cntr[0]
CTOF_DEL    ---     0.056     R69C98B.D0 to     R69C98B.F0 top_level_reveal_coretop_instance/core0/tm_u/SLICE_273
ROUTE         1     0.000     R69C98B.F0 to    R69C98B.DI0 top_level_reveal_coretop_instance/core0/tm_u/N_51_i (to Clk148_5Mhz)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.543 *L_R79C5.CLKOP to    R69C98B.CLK Clk148_5Mhz
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to top_level_reveal_coretop_instance/core0/tm_u/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.543 *L_R79C5.CLKOP to    R69C98B.CLK Clk148_5Mhz
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/refclkdiv2_rx_ch3  (from Clk148_5Mhz +)
   Destination:    FF         Data in        PCS/refclkdiv2_rx_ch3  (to Clk148_5Mhz +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay SLICE_66_ppo_0 to SLICE_66_ppo_0 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path SLICE_66_ppo_0 to SLICE_66_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094     R41C2A.CLK to      R41C2A.Q0 SLICE_66_ppo_0 (from Clk148_5Mhz)
ROUTE        22     0.042      R41C2A.Q0 to      R41C2A.D0 PCS/refclkdiv2_rx_ch3
CTOF_DEL    ---     0.056      R41C2A.D0 to      R41C2A.F0 SLICE_66_ppo_0
ROUTE         1     0.000      R41C2A.F0 to     R41C2A.DI0 PCS/refclkdiv2_rx_ch3_i_i (to Clk148_5Mhz)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL2/PLLInst_0 to SLICE_66_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.543 *L_R79C5.CLKOP to     R41C2A.CLK Clk148_5Mhz
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL2/PLLInst_0 to SLICE_66_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       178     0.543 *L_R79C5.CLKOP to     R41C2A.CLK Clk148_5Mhz
                  --------
                    0.543   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "CLKOP1" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY PORT "clk_125M" 125.000000 MHz ;
            279 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/cs[2]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/cs[2]  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               0.222ns  (67.6% logic, 32.4% route), 2 logic levels.

 Constraint Details:

      0.222ns physical path delay PCS/rx_reset_sm_ch3/SLICE_72 to PCS/rx_reset_sm_ch3/SLICE_72 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.233ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_72 to PCS/rx_reset_sm_ch3/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R82C57C.CLK to     R82C57C.Q0 PCS/rx_reset_sm_ch3/SLICE_72 (from PCS/refclkdiv2_rx_ch3)
ROUTE         7     0.072     R82C57C.Q0 to     R82C57C.C0 PCS/rx_reset_sm_ch3/cs_dup[2]
CTOF_DEL    ---     0.056     R82C57C.C0 to     R82C57C.F0 PCS/rx_reset_sm_ch3/SLICE_72
ROUTE         1     0.000     R82C57C.F0 to    R82C57C.DI0 PCS/rx_reset_sm_ch3/cs_ns[2] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    0.222   (67.6% logic, 32.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R82C57C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R82C57C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.240ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/counter1[1]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/TIMER1  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               0.192ns  (49.0% logic, 51.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay PCS/rx_reset_sm_ch3/SLICE_70 to PCS/rx_reset_sm_ch3/SLICE_68 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.240ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_70 to PCS/rx_reset_sm_ch3/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R82C55A.CLK to     R82C55A.Q1 PCS/rx_reset_sm_ch3/SLICE_70 (from PCS/refclkdiv2_rx_ch3)
ROUTE         3     0.098     R82C55A.Q1 to     R82C55C.M0 PCS/rx_reset_sm_ch3/counter1[1] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    0.192   (49.0% logic, 51.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R82C55A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R82C55C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/counter2[16]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/counter2[16]  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               0.266ns  (56.4% logic, 43.6% route), 2 logic levels.

 Constraint Details:

      0.266ns physical path delay PCS/rx_reset_sm_ch3/SLICE_9 to PCS/rx_reset_sm_ch3/SLICE_9 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.277ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_9 to PCS/rx_reset_sm_ch3/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R80C55C.CLK to     R80C55C.Q1 PCS/rx_reset_sm_ch3/SLICE_9 (from PCS/refclkdiv2_rx_ch3)
ROUTE         1     0.116     R80C55C.Q1 to     R80C55C.A1 PCS/rx_reset_sm_ch3/counter2[16]
CTOF_DEL    ---     0.056     R80C55C.A1 to     R80C55C.F1 PCS/rx_reset_sm_ch3/SLICE_9
ROUTE         1     0.000     R80C55C.F1 to    R80C55C.DI1 PCS/rx_reset_sm_ch3/un1_counter2_1[17] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    0.266   (56.4% logic, 43.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C55C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C55C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/counter2[4]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/counter2[4]  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               0.266ns  (56.4% logic, 43.6% route), 2 logic levels.

 Constraint Details:

      0.266ns physical path delay PCS/rx_reset_sm_ch3/SLICE_3 to PCS/rx_reset_sm_ch3/SLICE_3 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.277ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_3 to PCS/rx_reset_sm_ch3/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R80C53C.CLK to     R80C53C.Q1 PCS/rx_reset_sm_ch3/SLICE_3 (from PCS/refclkdiv2_rx_ch3)
ROUTE         1     0.116     R80C53C.Q1 to     R80C53C.A1 PCS/rx_reset_sm_ch3/counter2[4]
CTOF_DEL    ---     0.056     R80C53C.A1 to     R80C53C.F1 PCS/rx_reset_sm_ch3/SLICE_3
ROUTE         1     0.000     R80C53C.F1 to    R80C53C.DI1 PCS/rx_reset_sm_ch3/un1_counter2_1[5] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    0.266   (56.4% logic, 43.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C53C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C53C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/counter2[10]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/counter2[10]  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               0.266ns  (56.4% logic, 43.6% route), 2 logic levels.

 Constraint Details:

      0.266ns physical path delay PCS/rx_reset_sm_ch3/SLICE_6 to PCS/rx_reset_sm_ch3/SLICE_6 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.277ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_6 to PCS/rx_reset_sm_ch3/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R80C54C.CLK to     R80C54C.Q1 PCS/rx_reset_sm_ch3/SLICE_6 (from PCS/refclkdiv2_rx_ch3)
ROUTE         1     0.116     R80C54C.Q1 to     R80C54C.A1 PCS/rx_reset_sm_ch3/counter2[10]
CTOF_DEL    ---     0.056     R80C54C.A1 to     R80C54C.F1 PCS/rx_reset_sm_ch3/SLICE_6
ROUTE         1     0.000     R80C54C.F1 to    R80C54C.DI1 PCS/rx_reset_sm_ch3/un1_counter2_1[11] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    0.266   (56.4% logic, 43.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C54C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C54C.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.278ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/counter2[8]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/counter2[8]  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               0.267ns  (56.2% logic, 43.8% route), 2 logic levels.

 Constraint Details:

      0.267ns physical path delay PCS/rx_reset_sm_ch3/SLICE_5 to PCS/rx_reset_sm_ch3/SLICE_5 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.278ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_5 to PCS/rx_reset_sm_ch3/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R80C54B.CLK to     R80C54B.Q1 PCS/rx_reset_sm_ch3/SLICE_5 (from PCS/refclkdiv2_rx_ch3)
ROUTE         1     0.117     R80C54B.Q1 to     R80C54B.B1 PCS/rx_reset_sm_ch3/counter2[8]
CTOF_DEL    ---     0.056     R80C54B.B1 to     R80C54B.F1 PCS/rx_reset_sm_ch3/SLICE_5
ROUTE         1     0.000     R80C54B.F1 to    R80C54B.DI1 PCS/rx_reset_sm_ch3/un1_counter2_1[9] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    0.267   (56.2% logic, 43.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C54B.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C54B.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.278ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/counter2[2]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/counter2[2]  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               0.267ns  (56.2% logic, 43.8% route), 2 logic levels.

 Constraint Details:

      0.267ns physical path delay PCS/rx_reset_sm_ch3/SLICE_2 to PCS/rx_reset_sm_ch3/SLICE_2 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.278ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_2 to PCS/rx_reset_sm_ch3/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R80C53B.CLK to     R80C53B.Q1 PCS/rx_reset_sm_ch3/SLICE_2 (from PCS/refclkdiv2_rx_ch3)
ROUTE         1     0.117     R80C53B.Q1 to     R80C53B.B1 PCS/rx_reset_sm_ch3/counter2[2]
CTOF_DEL    ---     0.056     R80C53B.B1 to     R80C53B.F1 PCS/rx_reset_sm_ch3/SLICE_2
ROUTE         1     0.000     R80C53B.F1 to    R80C53B.DI1 PCS/rx_reset_sm_ch3/un1_counter2_1[3] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    0.267   (56.2% logic, 43.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C53B.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C53B.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.278ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/counter2[6]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/counter2[6]  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               0.267ns  (56.2% logic, 43.8% route), 2 logic levels.

 Constraint Details:

      0.267ns physical path delay PCS/rx_reset_sm_ch3/SLICE_4 to PCS/rx_reset_sm_ch3/SLICE_4 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.278ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_4 to PCS/rx_reset_sm_ch3/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R80C54A.CLK to     R80C54A.Q1 PCS/rx_reset_sm_ch3/SLICE_4 (from PCS/refclkdiv2_rx_ch3)
ROUTE         1     0.117     R80C54A.Q1 to     R80C54A.B1 PCS/rx_reset_sm_ch3/counter2[6]
CTOF_DEL    ---     0.056     R80C54A.B1 to     R80C54A.F1 PCS/rx_reset_sm_ch3/SLICE_4
ROUTE         1     0.000     R80C54A.F1 to    R80C54A.DI1 PCS/rx_reset_sm_ch3/un1_counter2_1[7] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    0.267   (56.2% logic, 43.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C54A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C54A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.278ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/counter2[0]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/counter2[0]  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               0.267ns  (56.2% logic, 43.8% route), 2 logic levels.

 Constraint Details:

      0.267ns physical path delay PCS/rx_reset_sm_ch3/SLICE_1 to PCS/rx_reset_sm_ch3/SLICE_1 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.278ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_1 to PCS/rx_reset_sm_ch3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R80C53A.CLK to     R80C53A.Q1 PCS/rx_reset_sm_ch3/SLICE_1 (from PCS/refclkdiv2_rx_ch3)
ROUTE         1     0.117     R80C53A.Q1 to     R80C53A.B1 PCS/rx_reset_sm_ch3/counter2[0]
CTOF_DEL    ---     0.056     R80C53A.B1 to     R80C53A.F1 PCS/rx_reset_sm_ch3/SLICE_1
ROUTE         1     0.000     R80C53A.F1 to    R80C53A.DI1 PCS/rx_reset_sm_ch3/un1_counter2_1[1] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    0.267   (56.2% logic, 43.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C53A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C53A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.278ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PCS/rx_reset_sm_ch3/counter2[12]  (from PCS/refclkdiv2_rx_ch3 +)
   Destination:    FF         Data in        PCS/rx_reset_sm_ch3/counter2[12]  (to PCS/refclkdiv2_rx_ch3 +)

   Delay:               0.267ns  (56.2% logic, 43.8% route), 2 logic levels.

 Constraint Details:

      0.267ns physical path delay PCS/rx_reset_sm_ch3/SLICE_7 to PCS/rx_reset_sm_ch3/SLICE_7 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.278ns

 Physical Path Details:

      Data path PCS/rx_reset_sm_ch3/SLICE_7 to PCS/rx_reset_sm_ch3/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R80C55A.CLK to     R80C55A.Q1 PCS/rx_reset_sm_ch3/SLICE_7 (from PCS/refclkdiv2_rx_ch3)
ROUTE         1     0.117     R80C55A.Q1 to     R80C55A.B1 PCS/rx_reset_sm_ch3/counter2[12]
CTOF_DEL    ---     0.056     R80C55A.B1 to     R80C55A.F1 PCS/rx_reset_sm_ch3/SLICE_7
ROUTE         1     0.000     R80C55A.F1 to    R80C55A.DI1 PCS/rx_reset_sm_ch3/un1_counter2_1[13] (to PCS/refclkdiv2_rx_ch3)
                  --------
                    0.267   (56.2% logic, 43.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C55A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_66_ppo_0 to PCS/rx_reset_sm_ch3/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        22     0.894      R41C2A.Q0 to    R80C55A.CLK PCS/refclkdiv2_rx_ch3
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_125M_c" 125.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "Clk148_5Mhz" 180.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.129 ns|   1  
                                        |             |             |
FREQUENCY NET "CLKOP1" 125.000000 MHz ; |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_125M" 125.000000    |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 5 clocks:

Clock Domain: jtaghub16_jtck   Source: ep5chub/genblk5_jtage_u.JTCK   Loads: 222
   No transfer within this clock domain is found

Clock Domain: clk_125M_c   Source: clk_125M.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PCS/refclkdiv2_rx_ch3   Source: SLICE_66_ppo_0.Q0   Loads: 22
   Covered under: FREQUENCY PORT "clk_125M" 125.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: ep5chub/genblk5_jtage_u.JTCK

Clock Domain: Clk148_5Mhz   Source: PLL2/PLLInst_0.CLKOP   Loads: 178
   Covered under: FREQUENCY NET "Clk148_5Mhz" 180.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: ep5chub/genblk5_jtage_u.JTCK

Clock Domain: CLKOP1   Source: PLL1/PLLInst_0.CLKOP   Loads: 4
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2832 paths, 4 nets, and 5320 connections (97.20% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

