Classic Timing Analyzer report for 11Counter
Tue Dec 13 10:35:53 2016
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                    ; To                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 11.625 ns                                      ; PlainCounter:inst|qL[0] ; a                       ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[0] ; PlainCounter:inst|qL[3] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; PlainCounter:inst|qH[0] ; PlainCounter:inst|qH[0] ; clk        ; clk      ; 1            ;
; Total number of failed paths ;                                          ;               ;                                                ;                         ;                         ;            ;          ; 1            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[0] ; PlainCounter:inst|qL[3] ; clk        ; clk      ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qH[0] ; PlainCounter:inst|qH[0] ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[3] ; PlainCounter:inst|qL[0] ; clk        ; clk      ; None                        ; None                      ; 1.246 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[1] ; PlainCounter:inst|qL[2] ; clk        ; clk      ; None                        ; None                      ; 1.210 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[1] ; PlainCounter:inst|qL[0] ; clk        ; clk      ; None                        ; None                      ; 1.202 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[1] ; PlainCounter:inst|qL[3] ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[3] ; PlainCounter:inst|qL[1] ; clk        ; clk      ; None                        ; None                      ; 1.136 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[3] ; PlainCounter:inst|qL[2] ; clk        ; clk      ; None                        ; None                      ; 1.135 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[2] ; PlainCounter:inst|qL[0] ; clk        ; clk      ; None                        ; None                      ; 0.802 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[2] ; PlainCounter:inst|qL[3] ; clk        ; clk      ; None                        ; None                      ; 0.799 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[0] ; PlainCounter:inst|qL[2] ; clk        ; clk      ; None                        ; None                      ; 0.789 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[0] ; PlainCounter:inst|qL[1] ; clk        ; clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[1] ; PlainCounter:inst|qL[1] ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[3] ; PlainCounter:inst|qL[3] ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[0] ; PlainCounter:inst|qL[0] ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; PlainCounter:inst|qL[2] ; PlainCounter:inst|qL[2] ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                         ;
+------------------------------------------+-------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                    ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; PlainCounter:inst|qH[0] ; PlainCounter:inst|qH[0] ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+-------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+-------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To    ; From Clock ;
+-------+--------------+------------+-------------------------+-------+------------+
; N/A   ; None         ; 11.625 ns  ; PlainCounter:inst|qL[0] ; a     ; clk        ;
; N/A   ; None         ; 11.531 ns  ; PlainCounter:inst|qL[0] ; f     ; clk        ;
; N/A   ; None         ; 11.135 ns  ; PlainCounter:inst|qH[0] ; cout  ; clk        ;
; N/A   ; None         ; 10.499 ns  ; PlainCounter:inst|qL[2] ; a     ; clk        ;
; N/A   ; None         ; 10.454 ns  ; PlainCounter:inst|qL[0] ; cout  ; clk        ;
; N/A   ; None         ; 10.376 ns  ; PlainCounter:inst|qL[2] ; f     ; clk        ;
; N/A   ; None         ; 10.240 ns  ; PlainCounter:inst|qL[3] ; a     ; clk        ;
; N/A   ; None         ; 10.147 ns  ; PlainCounter:inst|qL[3] ; f     ; clk        ;
; N/A   ; None         ; 10.126 ns  ; PlainCounter:inst|qL[2] ; cout  ; clk        ;
; N/A   ; None         ; 10.120 ns  ; PlainCounter:inst|qL[1] ; a     ; clk        ;
; N/A   ; None         ; 10.111 ns  ; PlainCounter:inst|qL[0] ; b     ; clk        ;
; N/A   ; None         ; 10.088 ns  ; PlainCounter:inst|qL[1] ; cout  ; clk        ;
; N/A   ; None         ; 10.052 ns  ; PlainCounter:inst|qL[0] ; d     ; clk        ;
; N/A   ; None         ; 10.015 ns  ; PlainCounter:inst|qL[1] ; f     ; clk        ;
; N/A   ; None         ; 9.750 ns   ; PlainCounter:inst|qH[0] ; qH[0] ; clk        ;
; N/A   ; None         ; 9.675 ns   ; PlainCounter:inst|qL[3] ; cout  ; clk        ;
; N/A   ; None         ; 9.201 ns   ; PlainCounter:inst|qL[0] ; e     ; clk        ;
; N/A   ; None         ; 9.155 ns   ; PlainCounter:inst|qL[0] ; g     ; clk        ;
; N/A   ; None         ; 9.151 ns   ; PlainCounter:inst|qL[0] ; c     ; clk        ;
; N/A   ; None         ; 8.989 ns   ; PlainCounter:inst|qL[2] ; b     ; clk        ;
; N/A   ; None         ; 8.721 ns   ; PlainCounter:inst|qL[3] ; b     ; clk        ;
; N/A   ; None         ; 8.682 ns   ; PlainCounter:inst|qL[2] ; d     ; clk        ;
; N/A   ; None         ; 8.586 ns   ; PlainCounter:inst|qL[1] ; b     ; clk        ;
; N/A   ; None         ; 8.548 ns   ; PlainCounter:inst|qL[1] ; d     ; clk        ;
; N/A   ; None         ; 8.029 ns   ; PlainCounter:inst|qL[2] ; c     ; clk        ;
; N/A   ; None         ; 7.999 ns   ; PlainCounter:inst|qL[2] ; g     ; clk        ;
; N/A   ; None         ; 7.940 ns   ; PlainCounter:inst|qL[1] ; qL[1] ; clk        ;
; N/A   ; None         ; 7.823 ns   ; PlainCounter:inst|qL[2] ; e     ; clk        ;
; N/A   ; None         ; 7.771 ns   ; PlainCounter:inst|qL[3] ; g     ; clk        ;
; N/A   ; None         ; 7.765 ns   ; PlainCounter:inst|qL[3] ; c     ; clk        ;
; N/A   ; None         ; 7.684 ns   ; PlainCounter:inst|qL[1] ; e     ; clk        ;
; N/A   ; None         ; 7.645 ns   ; PlainCounter:inst|qL[0] ; qL[0] ; clk        ;
; N/A   ; None         ; 7.640 ns   ; PlainCounter:inst|qL[1] ; g     ; clk        ;
; N/A   ; None         ; 7.630 ns   ; PlainCounter:inst|qL[1] ; c     ; clk        ;
; N/A   ; None         ; 6.743 ns   ; PlainCounter:inst|qL[2] ; qL[2] ; clk        ;
; N/A   ; None         ; 6.731 ns   ; PlainCounter:inst|qL[3] ; qL[3] ; clk        ;
+-------+--------------+------------+-------------------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 13 10:35:49 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 11Counter -c 11Counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "PlainCounter:inst|Equal0" as buffer
    Info: Detected ripple clock "PlainCounter:inst|qL[2]" as buffer
    Info: Detected ripple clock "PlainCounter:inst|qL[0]" as buffer
    Info: Detected ripple clock "PlainCounter:inst|qL[3]" as buffer
    Info: Detected ripple clock "PlainCounter:inst|qL[1]" as buffer
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "PlainCounter:inst|qL[0]" and destination register "PlainCounter:inst|qL[3]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.503 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst|qL[0]'
            Info: 2: + IC(0.791 ns) + CELL(0.604 ns) = 1.395 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'PlainCounter:inst|qL~5'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.503 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 11; REG Node = 'PlainCounter:inst|qL[3]'
            Info: Total cell delay = 0.712 ns ( 47.37 % )
            Info: Total interconnect delay = 0.791 ns ( 52.63 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.248 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.472 ns) + CELL(0.666 ns) = 2.248 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 11; REG Node = 'PlainCounter:inst|qL[3]'
                Info: Total cell delay = 1.776 ns ( 79.00 % )
                Info: Total interconnect delay = 0.472 ns ( 21.00 % )
            Info: - Longest clock path from clock "clk" to source register is 2.248 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.472 ns) + CELL(0.666 ns) = 2.248 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst|qL[0]'
                Info: Total cell delay = 1.776 ns ( 79.00 % )
                Info: Total interconnect delay = 0.472 ns ( 21.00 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "PlainCounter:inst|qH[0]" and destination pin or register "PlainCounter:inst|qH[0]" for clock "clk" (Hold time is 280 ps)
    Info: + Largest clock skew is 0.779 ns
        Info: + Longest clock path from clock "clk" to destination register is 5.280 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.472 ns) + CELL(0.970 ns) = 2.552 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst|qL[0]'
            Info: 3: + IC(0.791 ns) + CELL(0.651 ns) = 3.994 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 2; COMB Node = 'PlainCounter:inst|Equal0'
            Info: 4: + IC(0.620 ns) + CELL(0.666 ns) = 5.280 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 3; REG Node = 'PlainCounter:inst|qH[0]'
            Info: Total cell delay = 3.397 ns ( 64.34 % )
            Info: Total interconnect delay = 1.883 ns ( 35.66 % )
        Info: - Shortest clock path from clock "clk" to source register is 4.501 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.472 ns) + CELL(0.970 ns) = 2.552 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 11; REG Node = 'PlainCounter:inst|qL[3]'
            Info: 3: + IC(0.457 ns) + CELL(0.206 ns) = 3.215 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 2; COMB Node = 'PlainCounter:inst|Equal0'
            Info: 4: + IC(0.620 ns) + CELL(0.666 ns) = 4.501 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 3; REG Node = 'PlainCounter:inst|qH[0]'
            Info: Total cell delay = 2.952 ns ( 65.59 % )
            Info: Total interconnect delay = 1.549 ns ( 34.41 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 3; REG Node = 'PlainCounter:inst|qH[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'PlainCounter:inst|qH[0]~4'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 3; REG Node = 'PlainCounter:inst|qH[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tco from clock "clk" to destination pin "a" through register "PlainCounter:inst|qL[0]" is 11.625 ns
    Info: + Longest clock path from clock "clk" to source register is 2.248 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.472 ns) + CELL(0.666 ns) = 2.248 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst|qL[0]'
        Info: Total cell delay = 1.776 ns ( 79.00 % )
        Info: Total interconnect delay = 0.472 ns ( 21.00 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.073 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst|qL[0]'
        Info: 2: + IC(1.900 ns) + CELL(0.647 ns) = 2.547 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = '7448:inst1|69~0'
        Info: 3: + IC(3.470 ns) + CELL(3.056 ns) = 9.073 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'a'
        Info: Total cell delay = 3.703 ns ( 40.81 % )
        Info: Total interconnect delay = 5.370 ns ( 59.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Tue Dec 13 10:35:56 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:00


