2026-01-27 21:56: initial setup
2026-01-28: VLIW packing pass (greedy scratch-hazard-aware slot bundling); submission cycles now 98583.
2026-01-28: SIMD vectorization over VLEN=8 (vload/vstore + valu hash + gather via load_offset); submission cycles now 12369.
