\
\ @file sec_gtzc_tzsc.fs
\ @brief GTZC_TZSC
\
\ This file is auto-generated from SVD file.
\ DO NOT EDIT MANUALLY.
\

.include ../common.fs

\
\ @brief TZSC control register
\ Address offset: 0x00
\ Reset value: 0x00000000
\

$00000001 constant SEC_GTZC_TZSC_TZSC_CR_LCK                        \ LCK


\
\ @brief TZSC secure configuration register 1
\ Address offset: 0x10
\ Reset value: 0x00000000
\

$00000001 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_TIM2SEC              \ TIM2SEC
$00000002 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_TIM3SEC              \ TIM3SEC
$00000004 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_TIM4SEC              \ TIM4SEC
$00000008 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_TIM5SEC              \ TIM5SEC
$00000010 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_TIM6SEC              \ TIM6SEC
$00000020 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_TIM7SEC              \ TIM7SEC
$00000040 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_WWDGSEC              \ WWDGSEC
$00000080 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_IWDGSEC              \ IWDGSEC
$00000100 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_SPI2SEC              \ SPI2SEC
$00000200 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_SPI3SEC              \ SPI3SEC
$00000400 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_USART2SEC            \ USART2SEC
$00000800 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_USART3SEC            \ USART3SEC
$00001000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_UART4SEC             \ UART4SEC
$00002000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_UART5SEC             \ UART5SEC
$00004000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_I2C1SEC              \ I2C1SEC
$00008000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_I2C2SEC              \ I2C2SEC
$00010000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_I2C3SEC              \ I2C3SEC
$00020000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_CRSSEC               \ CRSSEC
$00040000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_DACSEC               \ DACSEC
$00080000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_OPAMPSEC             \ OPAMPSEC
$00100000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_LPTIM1SEC            \ LPTIM1SEC
$00200000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_LPUART1SEC           \ LPUART1SEC
$00400000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_I2C4SEC              \ I2C4SEC
$00800000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_LPTIM2SEC            \ LPTIM2SEC
$01000000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_LPTIM3SEC            \ LPTIM3SEC
$02000000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_FDCAN1SEC            \ FDCAN1SEC
$04000000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_USBFSSEC             \ USBFSSEC
$08000000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_UCPD1SEC             \ UCPD1SEC
$10000000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_VREFBUFSEC           \ VREFBUFSEC
$20000000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_COMPSEC              \ COMPSEC
$40000000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_TIM1SEC              \ TIM1SEC
$80000000 constant SEC_GTZC_TZSC_TZSC_SECCFGR1_SPI1SEC              \ SPI1SEC


\
\ @brief TZSC secure configuration register 2
\ Address offset: 0x14
\ Reset value: 0x00000000
\

$00000001 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_TIM8SEC              \ TIM8SEC
$00000002 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_USART1SEC            \ USART1SEC
$00000004 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_TIM15SEC             \ TIM15SEC
$00000008 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_TIM16SEC             \ TIM16SEC
$00000010 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_TIM17SEC             \ TIM17SEC
$00000020 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_SAI1SEC              \ SAI1SEC
$00000040 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_SAI2SEC              \ SAI2SEC
$00000080 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_DFSDM1SEC            \ DFSDM1SEC
$00000100 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_CRCSEC               \ CRCSEC
$00000200 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_TSCSEC               \ TSCSEC
$00000400 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_ICACHESEC            \ ICACHESEC
$00000800 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_ADCSEC               \ ADCSEC
$00001000 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_AESSEC               \ AESSEC
$00002000 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_HASHSEC              \ HASHSEC
$00004000 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_RNGSEC               \ RNGSEC
$00008000 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_PKASEC               \ PKASEC
$00010000 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_SDMMC1SEC            \ SDMMC1SEC
$00020000 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_FSMC_REGSEC          \ FSMC_REGSEC
$00040000 constant SEC_GTZC_TZSC_TZSC_SECCFGR2_OCTOSPI1_REGSEC      \ OCTOSPI1_REGSEC


\
\ @brief TZSC privilege configuration register 1
\ Address offset: 0x20
\ Reset value: 0x00000000
\

$00000001 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_TIM2PRIV            \ TIM2PRIV
$00000002 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_TIM3PRIV            \ TIM3PRIV
$00000004 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_TIM4PRIV            \ TIM4PRIV
$00000008 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_TIM5PRIV            \ TIM5PRIV
$00000010 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_TIM6PRIV            \ TIM6PRIV
$00000020 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_TIM7PRIV            \ TIM7PRIV
$00000040 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_WWDGPRIV            \ WWDGPRIV
$00000080 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_IWDGPRIV            \ IWDGPRIV
$00000100 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_SPI2PRIV            \ SPI2PRIV
$00000200 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_SPI3PRIV            \ SPI3PRIV
$00000400 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_USART2PRIV          \ USART2PRIV
$00000800 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_USART3PRIV          \ USART3PRIV
$00001000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_UART4PRIV           \ UART4PRIV
$00002000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_UART5PRIV           \ UART5PRIV
$00004000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_I2C1PRIV            \ I2C1PRIV
$00008000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_I2C2PRIV            \ I2C2PRIV
$00010000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_I2C3PRIV            \ I2C3PRIV
$00020000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_CRSPRIV             \ CRSPRIV
$00040000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_DACPRIV             \ DACPRIV
$00080000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_OPAMPPRIV           \ OPAMPPRIV
$00100000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_LPTIM1PRIV          \ LPTIM1PRIV
$00200000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_LPUART1PRIV         \ LPUART1PRIV
$00400000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_I2C4PRIV            \ I2C4PRIV
$00800000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_LPTIM2PRIV          \ LPTIM2PRIV
$01000000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_LPTIM3PRIV          \ LPTIM3PRIV
$02000000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_FDCAN1PRIV          \ FDCAN1PRIV
$04000000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_USBFSPRIV           \ USBFSPRIV
$08000000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_UCPD1PRIV           \ UCPD1PRIV
$10000000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_VREFBUFPRIV         \ VREFBUFPRIV
$20000000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_COMPPRIV            \ COMPPRIV
$40000000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_TIM1PRIV            \ TIM1PRIV
$80000000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1_SPI1PRIV            \ SPI1PRIV


\
\ @brief TZSC privilege configuration register 2
\ Address offset: 0x24
\ Reset value: 0x00000000
\

$00000001 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_TIM8PRIV            \ TIM8PRIV
$00000002 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_USART1PRIV          \ USART1PRIV
$00000004 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_TIM15PRIV           \ TIM15PRIV
$00000008 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_TIM16PRIV           \ TIM16PRIV
$00000010 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_TIM17PRIV           \ TIM17PRIV
$00000020 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_SAI1PRIV            \ SAI1PRIV
$00000040 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_SAI2PRIV            \ SAI2PRIV
$00000080 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_DFSDM1PRIV          \ DFSDM1PRIV
$00000100 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_CRCPRIV             \ CRCPRIV
$00000200 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_TSCPRIV             \ TSCPRIV
$00000400 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_ICACHEPRIV          \ ICACHEPRIV
$00000800 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_ADCPRIV             \ ADCPRIV
$00001000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_AESPRIV             \ AESPRIV
$00002000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_HASHPRIV            \ HASHPRIV
$00004000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_RNGPRIV             \ RNGPRIV
$00008000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_PKAPRIV             \ PKAPRIV
$00010000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_SDMMC1PRIV          \ SDMMC1PRIV
$00020000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_FSMC_REGPRIV        \ FSMC_REGPRIV
$00040000 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2_OCTOSPI1_REGPRIV    \ OCTOSPI1_REGRIV


\
\ @brief TZSC external memory non-secure watermark register 1
\ Address offset: 0x30
\ Reset value: 0x00000000
\

$000007ff constant SEC_GTZC_TZSC_TZSC_MPCWM1_NSWMR1_NSWM1STRT       \ NSWM1STRT
$0fff0000 constant SEC_GTZC_TZSC_TZSC_MPCWM1_NSWMR1_NSWM1LGTH       \ NSWM1LGTH


\
\ @brief TZSC external memory non-secure watermark register 1
\ Address offset: 0x34
\ Reset value: 0x00000000
\

$000007ff constant SEC_GTZC_TZSC_TZSC_MPCWM1_NSWMR2_NSWM2STRT       \ NSWM2STRT
$0fff0000 constant SEC_GTZC_TZSC_TZSC_MPCWM1_NSWMR2_NSWM2LGTH       \ NSWM2LGTH


\
\ @brief TZSC external memory non-secure watermark register 1
\ Address offset: 0x38
\ Reset value: 0x00000000
\

$000007ff constant SEC_GTZC_TZSC_TZSC_MPCWM2_NSWMR1_NSWM1STRT       \ NSWM1STRT
$0fff0000 constant SEC_GTZC_TZSC_TZSC_MPCWM2_NSWMR1_NSWM1LGTH       \ NSWM1LGTH


\
\ @brief TZSC external memory non-secure watermark register 2
\ Address offset: 0x3C
\ Reset value: 0x00000000
\

$000007ff constant SEC_GTZC_TZSC_TZSC_MPCWM2_NSWMR2_NSWM2STRT       \ NSWM2STRT
$0fff0000 constant SEC_GTZC_TZSC_TZSC_MPCWM2_NSWMR2_NSWM2LGTH       \ NSWM2LGTH


\
\ @brief TZSC external memory non-secure watermark register 2
\ Address offset: 0x40
\ Reset value: 0x00000000
\

$000007ff constant SEC_GTZC_TZSC_TZSC_MPCWM3_NSWMR1_NSWM2STRT       \ NSWM2STRT
$0fff0000 constant SEC_GTZC_TZSC_TZSC_MPCWM3_NSWMR1_NSWM2LGTH       \ NSWM2LGTH


\
\ @brief GTZC_TZSC
\
$50032400 constant SEC_GTZC_TZSC_TZSC_CR  \ offset: 0x00 : TZSC control register
$50032410 constant SEC_GTZC_TZSC_TZSC_SECCFGR1  \ offset: 0x10 : TZSC secure configuration register 1
$50032414 constant SEC_GTZC_TZSC_TZSC_SECCFGR2  \ offset: 0x14 : TZSC secure configuration register 2
$50032420 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR1  \ offset: 0x20 : TZSC privilege configuration register 1
$50032424 constant SEC_GTZC_TZSC_TZSC_PRIVCFGR2  \ offset: 0x24 : TZSC privilege configuration register 2
$50032430 constant SEC_GTZC_TZSC_TZSC_MPCWM1_NSWMR1  \ offset: 0x30 : TZSC external memory non-secure watermark register 1
$50032434 constant SEC_GTZC_TZSC_TZSC_MPCWM1_NSWMR2  \ offset: 0x34 : TZSC external memory non-secure watermark register 1
$50032438 constant SEC_GTZC_TZSC_TZSC_MPCWM2_NSWMR1  \ offset: 0x38 : TZSC external memory non-secure watermark register 1
$5003243c constant SEC_GTZC_TZSC_TZSC_MPCWM2_NSWMR2  \ offset: 0x3C : TZSC external memory non-secure watermark register 2
$50032440 constant SEC_GTZC_TZSC_TZSC_MPCWM3_NSWMR1  \ offset: 0x40 : TZSC external memory non-secure watermark register 2

