// Seed: 3524551423
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri0 id_3,
    input tri id_4,
    input wor id_5
    , id_11,
    input tri0 id_6,
    output tri0 module_0,
    input tri0 id_8,
    input wor id_9
);
  assign id_11 = id_9;
endmodule
module module_1 #(
    parameter id_3 = 32'd85
) (
    output wand id_0,
    output wand id_1,
    output tri0 id_2,
    input tri0 _id_3
    , id_7,
    output supply1 id_4,
    input tri0 id_5
    , id_8
);
  parameter id_9 = 1;
  assign id_0 = id_8;
  logic [-1 'b0 : id_3] id_10;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_1,
      id_0,
      id_5,
      id_5,
      id_5,
      id_1,
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
  assign id_8 = -1;
  assign id_1 = id_8 - 1;
  assign id_0 = id_9;
endmodule
