 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16_256
Version: K-2015.06-SP2
Date   : Fri Mar 21 18:46:02 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_189_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_189_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_189_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_188_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_188_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_188_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_187_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_187_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_187_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_186_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_186_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_186_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_185_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_185_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_185_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_184_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_184_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_184_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_183_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_183_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_183_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_182_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_182_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_182_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_181_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_181_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_181_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_180_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_180_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_180_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_178_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_178_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_177_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_177_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_177_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_176_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_176_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_176_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_173_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_173_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_173_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_172_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_172_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_171_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_171_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_168_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_168_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_168_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_167_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_167_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_166_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_166_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_165_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_165_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_164_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_164_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_163_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_163_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_162_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_162_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_161_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_161_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_160_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_160_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_159_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_159_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_159_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_158_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_158_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_157_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_157_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_156_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_156_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_155_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_155_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_154_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_154_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_151_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_151_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_150_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_150_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_148_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_148_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_147_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_147_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_144_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_144_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_142_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_142_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_139_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_139_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_139_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_136_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_136_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_135_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_135_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_131_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_131_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_129_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_129_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_128_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_128_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_128_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_125_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_125_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_124_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_124_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_121_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_121_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_120_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_120_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_119_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_119_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_118_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_118_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_118_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_114_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_114_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_114_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_113_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_113_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_112_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_112_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_111_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_111_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_110_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_110_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_109_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_109_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_108_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_108_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_107_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_107_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_106_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_106_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_105_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_105_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_104_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_104_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_103_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_103_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_102_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_102_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_101_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_101_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_100_/E (EDFQD1)                       0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_100_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_99_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_99_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_98_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_98_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_97_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_97_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_96_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_96_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_69_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_69_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_67_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_67_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_66_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_66_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_64_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_64_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_63_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_63_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_60_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_60_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_59_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_59_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_58_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_58_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_56_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_56_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_55_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_55_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_50_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_50_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_47_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_47_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_46_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_46_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_43_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_43_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_42_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_42_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_36_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_36_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_33_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_33_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_32_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_32_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_28_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_28_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_27_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_27_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_26_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_26_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_25_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_25_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_24_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_24_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_22_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_22_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_21_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_21_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_19_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_19_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_18_/E (EDFQD1)                        0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_18_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_9_/E (EDFQD1)                         0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_9_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_6_/E (EDFQD1)                         0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_6_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1951/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2107 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_5_/E (EDFQD1)                         0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_5_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1952/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2106 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_3_/E (EDFQD1)                         0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_3_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory7_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_256       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.011     0.002      0.202 r
  A[1] (net)                     5        0.005               0.000      0.202 r
  U1333/ZN (ND2D0)                                  0.051     0.035      0.237 f
  n1050 (net)                    2        0.004               0.000      0.237 f
  U1855/ZN (NR2D2)                                  0.117     0.079      0.316 r
  n1528 (net)                   22        0.019               0.000      0.316 r
  U1306/ZN (INR2D2)                                 0.474     0.293      0.609 r
  N359 (net)                    46        0.085               0.000      0.609 r
  U1953/Z (CKBD1)                                   0.469     0.289      0.898 r
  n2108 (net)                   43        0.082               0.000      0.898 r
  memory7_reg_0_/E (EDFQD1)                         0.469     0.000      0.898 r
  data arrival time                                                      0.898

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_0_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.898
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.009


1
