

================================================================
== Vivado HLS Report for 'DoCompute'
================================================================
* Date:           Mon Mar  1 13:10:57 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     9.883|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 75, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %numReps)"   --->   Operation 76 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%out_V_offset_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %out_V_offset)"   --->   Operation 77 'read' 'out_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%in_V_offset_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %in_V_offset)"   --->   Operation 78 'read' 'in_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%out_V_offset_c = alloca i61, align 8"   --->   Operation 79 'alloca' 'out_V_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%in_V_offset_c = alloca i61, align 8"   --->   Operation 80 'alloca' 'in_V_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%numReps_c129 = alloca i32, align 4"   --->   Operation 81 'alloca' 'numReps_c129' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%numReps_c128 = alloca i32, align 4"   --->   Operation 82 'alloca' 'numReps_c128' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%numReps_c127 = alloca i32, align 4"   --->   Operation 83 'alloca' 'numReps_c127' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%numReps_c126 = alloca i32, align 4"   --->   Operation 84 'alloca' 'numReps_c126' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%numReps_c125 = alloca i32, align 4"   --->   Operation 85 'alloca' 'numReps_c125' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%numReps_c124 = alloca i32, align 4"   --->   Operation 86 'alloca' 'numReps_c124' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%numReps_c123 = alloca i32, align 4"   --->   Operation 87 'alloca' 'numReps_c123' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%numReps_c122 = alloca i32, align 4"   --->   Operation 88 'alloca' 'numReps_c122' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%numReps_c121 = alloca i32, align 4"   --->   Operation 89 'alloca' 'numReps_c121' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%numReps_c120 = alloca i32, align 4"   --->   Operation 90 'alloca' 'numReps_c120' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%numReps_c119 = alloca i32, align 4"   --->   Operation 91 'alloca' 'numReps_c119' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%numReps_c118 = alloca i32, align 4"   --->   Operation 92 'alloca' 'numReps_c118' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%numReps_c117 = alloca i32, align 4"   --->   Operation 93 'alloca' 'numReps_c117' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_71_loc_c = alloca i32, align 4"   --->   Operation 94 'alloca' 'tmp_71_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%numReps_c116 = alloca i32, align 4"   --->   Operation 95 'alloca' 'numReps_c116' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%numReps_c115 = alloca i32, align 4"   --->   Operation 96 'alloca' 'numReps_c115' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%numReps_c114 = alloca i32, align 4"   --->   Operation 97 'alloca' 'numReps_c114' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%numReps_c113 = alloca i32, align 4"   --->   Operation 98 'alloca' 'numReps_c113' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_70_loc_c = alloca i32, align 4"   --->   Operation 99 'alloca' 'tmp_70_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%numReps_c112 = alloca i32, align 4"   --->   Operation 100 'alloca' 'numReps_c112' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%numReps_c111 = alloca i32, align 4"   --->   Operation 101 'alloca' 'numReps_c111' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%numReps_c110 = alloca i32, align 4"   --->   Operation 102 'alloca' 'numReps_c110' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_69_loc_c = alloca i32, align 4"   --->   Operation 103 'alloca' 'tmp_69_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%numReps_c109 = alloca i32, align 4"   --->   Operation 104 'alloca' 'numReps_c109' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%numReps_c108 = alloca i32, align 4"   --->   Operation 105 'alloca' 'numReps_c108' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%numReps_c107 = alloca i32, align 4"   --->   Operation 106 'alloca' 'numReps_c107' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%numReps_c106 = alloca i32, align 4"   --->   Operation 107 'alloca' 'numReps_c106' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_loc_c = alloca i32, align 4"   --->   Operation 108 'alloca' 'tmp_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%numReps_c105 = alloca i32, align 4"   --->   Operation 109 'alloca' 'numReps_c105' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%numReps_c104 = alloca i32, align 4"   --->   Operation 110 'alloca' 'numReps_c104' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%numReps_c103 = alloca i32, align 4"   --->   Operation 111 'alloca' 'numReps_c103' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_loc_c_2764 = alloca i32, align 4"   --->   Operation 112 'alloca' 'tmp_loc_c_2764' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%numReps_c102 = alloca i32, align 4"   --->   Operation 113 'alloca' 'numReps_c102' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%numReps_c101 = alloca i32, align 4"   --->   Operation 114 'alloca' 'numReps_c101' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%numReps_c100 = alloca i32, align 4"   --->   Operation 115 'alloca' 'numReps_c100' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%numReps_c99 = alloca i32, align 4"   --->   Operation 116 'alloca' 'numReps_c99' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%numReps_c98 = alloca i32, align 4"   --->   Operation 117 'alloca' 'numReps_c98' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%numReps_c97 = alloca i32, align 4"   --->   Operation 118 'alloca' 'numReps_c97' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%numReps_c96 = alloca i32, align 4"   --->   Operation 119 'alloca' 'numReps_c96' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%numReps_c95 = alloca i32, align 4"   --->   Operation 120 'alloca' 'numReps_c95' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%numReps_c94 = alloca i32, align 4"   --->   Operation 121 'alloca' 'numReps_c94' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%numReps_c = alloca i32, align 4"   --->   Operation 122 'alloca' 'numReps_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%wa_in_m_target_V_V_7 = alloca i1, align 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:104->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:189]   --->   Operation 123 'alloca' 'wa_in_m_target_V_V_7' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%wa_in_m_target_V_V_6 = alloca i8, align 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:104->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:186]   --->   Operation 124 'alloca' 'wa_in_m_target_V_V_6' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%wa_out_m_buffer_V_V_1 = alloca i1, align 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:105->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:186]   --->   Operation 125 'alloca' 'wa_out_m_buffer_V_V_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%wa_in_m_target_V_V_5 = alloca i4, align 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:104->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:184]   --->   Operation 126 'alloca' 'wa_in_m_target_V_V_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%wa_out_m_buffer_V_V = alloca i1, align 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:105->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:184]   --->   Operation 127 'alloca' 'wa_out_m_buffer_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%wa_in_m_target_V_V_4 = alloca i32, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:181]   --->   Operation 128 'alloca' 'wa_in_m_target_V_V_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mvOut_m_buffer_V_V_5 = alloca i1, align 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:114->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:181]   --->   Operation 129 'alloca' 'mvOut_m_buffer_V_V_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%convInp_V_V_5 = alloca i32, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:115->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:181]   --->   Operation 130 'alloca' 'convInp_V_V_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%wa_in_m_target_V_V_3 = alloca i32, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:180]   --->   Operation 131 'alloca' 'wa_in_m_target_V_V_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mvOut_m_buffer_V_V_4 = alloca i4, align 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:114->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:180]   --->   Operation 132 'alloca' 'mvOut_m_buffer_V_V_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%convInp_V_V_4 = alloca i32, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:115->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:180]   --->   Operation 133 'alloca' 'convInp_V_V_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%wa_in_m_target_V_V_2 = alloca i32, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:176]   --->   Operation 134 'alloca' 'wa_in_m_target_V_V_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mvOut_m_buffer_V_V_3 = alloca i16, align 2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:114->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:176]   --->   Operation 135 'alloca' 'mvOut_m_buffer_V_V_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%convInp_V_V_3 = alloca i32, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:115->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:176]   --->   Operation 136 'alloca' 'convInp_V_V_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%wa_in_m_target_V_V_1 = alloca i32, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:175]   --->   Operation 137 'alloca' 'wa_in_m_target_V_V_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mvOut_m_buffer_V_V_2 = alloca i16, align 2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:114->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:175]   --->   Operation 138 'alloca' 'mvOut_m_buffer_V_V_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%convInp_V_V_2 = alloca i32, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:115->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:175]   --->   Operation 139 'alloca' 'convInp_V_V_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%wa_in_m_target_V_V = alloca i32, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:172]   --->   Operation 140 'alloca' 'wa_in_m_target_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mvOut_m_buffer_V_V_1 = alloca i32, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:114->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:172]   --->   Operation 141 'alloca' 'mvOut_m_buffer_V_V_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%convInp_V_V_1 = alloca i32, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:115->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:172]   --->   Operation 142 'alloca' 'convInp_V_V_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mvOut_m_buffer_V_V = alloca i16, align 2" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:114->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:171]   --->   Operation 143 'alloca' 'mvOut_m_buffer_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%convInp_V_V = alloca i24, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:115->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:171]   --->   Operation 144 'alloca' 'convInp_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%inter0_V_V = alloca i64, align 8" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:139]   --->   Operation 145 'alloca' 'inter0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%inter0_1_V_V = alloca i192, align 8" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:140]   --->   Operation 146 'alloca' 'inter0_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%inter0_2_V_V = alloca i24, align 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:141]   --->   Operation 147 'alloca' 'inter0_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%inter1_V_V = alloca i64, align 8" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:143]   --->   Operation 148 'alloca' 'inter1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%inter2_V_V = alloca i64, align 8" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:145]   --->   Operation 149 'alloca' 'inter2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%inter3_V_V = alloca i64, align 8" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:146]   --->   Operation 150 'alloca' 'inter3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%inter4_V_V = alloca i128, align 8" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:148]   --->   Operation 151 'alloca' 'inter4_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%inter5_V_V = alloca i128, align 8" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:150]   --->   Operation 152 'alloca' 'inter5_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%inter6_V_V = alloca i128, align 8" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:151]   --->   Operation 153 'alloca' 'inter6_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%inter7_V_V = alloca i256, align 8" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:153]   --->   Operation 154 'alloca' 'inter7_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%inter8_V_V = alloca i256, align 8" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:155]   --->   Operation 155 'alloca' 'inter8_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%inter9_V_V = alloca i64, align 8" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:157]   --->   Operation 156 'alloca' 'inter9_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%inter10_V_V = alloca i64, align 8" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:159]   --->   Operation 157 'alloca' 'inter10_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%memOutStrm_V_V = alloca i64, align 8" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:161]   --->   Operation 158 'alloca' 'memOutStrm_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 159 [1/1] (2.18ns)   --->   "call fastcc void @DoCompute.entry33612(i32 %numReps_read, i32* %numReps_c, i32* %numReps_c94, i32* %numReps_c95, i32* %numReps_c96, i32* %numReps_c97, i32* %numReps_c98, i61 %in_V_offset_read, i61 %out_V_offset_read, i61* %in_V_offset_c, i61* %out_V_offset_c)"   --->   Operation 159 'call' <Predicate = true> <Delay = 2.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 160 [2/2] (0.00ns)   --->   "call void @Mem2Stream_Batch(i64* %in_V, i61* nocapture %in_V_offset_c, i64* %inter0_V_V, i32* %numReps_c, i32* %numReps_c99)"   --->   Operation 160 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 161 [2/2] (0.00ns)   --->   "call fastcc void @DoCompute_Block__pro.4(i32* nocapture %numReps_c94, i32* %tmp_loc_c_2764)"   --->   Operation 161 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 162 [2/2] (0.00ns)   --->   "call fastcc void @DoCompute_Block__pro.3(i32* nocapture %numReps_c95, i32* %tmp_loc_c)"   --->   Operation 162 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 163 [2/2] (0.00ns)   --->   "call fastcc void @DoCompute_Block__pro.2(i32* nocapture %numReps_c96, i32* %tmp_69_loc_c)"   --->   Operation 163 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 164 [2/2] (0.00ns)   --->   "call fastcc void @DoCompute_Block__pro.1(i32* nocapture %numReps_c97, i32* %tmp_70_loc_c)"   --->   Operation 164 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 165 [2/2] (0.00ns)   --->   "call fastcc void @DoCompute_Block__pro(i32* nocapture %numReps_c98, i32* %tmp_71_loc_c)"   --->   Operation 165 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 166 [1/2] (0.00ns)   --->   "call void @Mem2Stream_Batch(i64* %in_V, i61* nocapture %in_V_offset_c, i64* %inter0_V_V, i32* %numReps_c, i32* %numReps_c99)"   --->   Operation 166 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 167 [1/2] (0.00ns)   --->   "call fastcc void @DoCompute_Block__pro.4(i32* nocapture %numReps_c94, i32* %tmp_loc_c_2764)"   --->   Operation 167 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 168 [1/2] (0.00ns)   --->   "call fastcc void @DoCompute_Block__pro.3(i32* nocapture %numReps_c95, i32* %tmp_loc_c)"   --->   Operation 168 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 169 [1/2] (0.00ns)   --->   "call fastcc void @DoCompute_Block__pro.2(i32* nocapture %numReps_c96, i32* %tmp_69_loc_c)"   --->   Operation 169 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 170 [1/2] (0.00ns)   --->   "call fastcc void @DoCompute_Block__pro.1(i32* nocapture %numReps_c97, i32* %tmp_70_loc_c)"   --->   Operation 170 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 171 [1/2] (0.00ns)   --->   "call fastcc void @DoCompute_Block__pro(i32* nocapture %numReps_c98, i32* %tmp_71_loc_c)"   --->   Operation 171 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 172 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.4(i64* %inter0_V_V, i192* %inter0_1_V_V, i32* nocapture %numReps_c99, i32* %numReps_c100)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:168]   --->   Operation 172 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 173 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.4(i64* %inter0_V_V, i192* %inter0_1_V_V, i32* nocapture %numReps_c99, i32* %numReps_c100)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:168]   --->   Operation 173 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 174 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.12(i192* %inter0_1_V_V, i24* %inter0_2_V_V, i32* nocapture %numReps_c100, i32* %numReps_c101)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:169]   --->   Operation 174 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 175 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.12(i192* %inter0_1_V_V, i24* %inter0_2_V_V, i32* nocapture %numReps_c100, i32* %numReps_c101)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:169]   --->   Operation 175 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 176 [2/2] (0.00ns)   --->   "call fastcc void @ConvolutionInputGene.2(i24* %inter0_2_V_V, i24* %convInp_V_V, i32* nocapture %numReps_c101, i32* %numReps_c102)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:117->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:171]   --->   Operation 176 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 177 [1/2] (0.00ns)   --->   "call fastcc void @ConvolutionInputGene.2(i24* %inter0_2_V_V, i24* %convInp_V_V, i32* nocapture %numReps_c101, i32* %numReps_c102)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:117->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:171]   --->   Operation 177 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 178 [2/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.4(i24* %convInp_V_V, i16* %mvOut_m_buffer_V_V, i32* nocapture %tmp_loc_c_2764)"   --->   Operation 178 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 179 [1/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.4(i24* %convInp_V_V, i16* %mvOut_m_buffer_V_V, i32* nocapture %tmp_loc_c_2764)"   --->   Operation 179 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 180 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.13(i16* %mvOut_m_buffer_V_V, i64* %inter1_V_V, i32* nocapture %numReps_c102, i32* %numReps_c103)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:122->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:171]   --->   Operation 180 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 181 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.13(i16* %mvOut_m_buffer_V_V, i64* %inter1_V_V, i32* nocapture %numReps_c102, i32* %numReps_c103)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:122->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:171]   --->   Operation 181 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 182 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.1(i64* %inter1_V_V, i32* %wa_in_m_target_V_V, i32* nocapture %numReps_c103, i32* %numReps_c104)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:172]   --->   Operation 182 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 183 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.1(i64* %inter1_V_V, i32* %wa_in_m_target_V_V, i32* nocapture %numReps_c103, i32* %numReps_c104)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:172]   --->   Operation 183 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 184 [2/2] (0.00ns)   --->   "call fastcc void @ConvolutionInputGene(i32* %wa_in_m_target_V_V, i32* %convInp_V_V_1, i32* nocapture %numReps_c104, i32* %numReps_c105)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:117->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:172]   --->   Operation 184 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 185 [1/2] (0.00ns)   --->   "call fastcc void @ConvolutionInputGene(i32* %wa_in_m_target_V_V, i32* %convInp_V_V_1, i32* nocapture %numReps_c104, i32* %numReps_c105)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:117->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:172]   --->   Operation 185 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 186 [2/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa(i32* %convInp_V_V_1, i32* %mvOut_m_buffer_V_V_1, i32* nocapture %tmp_loc_c)"   --->   Operation 186 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 187 [1/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa(i32* %convInp_V_V_1, i32* %mvOut_m_buffer_V_V_1, i32* nocapture %tmp_loc_c)"   --->   Operation 187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 188 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.6(i32* %mvOut_m_buffer_V_V_1, i64* %inter2_V_V, i32* nocapture %numReps_c105, i32* %numReps_c106)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:122->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:172]   --->   Operation 188 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 189 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.6(i32* %mvOut_m_buffer_V_V_1, i64* %inter2_V_V, i32* nocapture %numReps_c105, i32* %numReps_c106)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:122->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:172]   --->   Operation 189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 190 [2/2] (0.00ns)   --->   "call fastcc void @StreamingMaxPool_Bat(i64* %inter2_V_V, i64* %inter3_V_V, i32* nocapture %numReps_c106, i32* %numReps_c107)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:173]   --->   Operation 190 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 191 [1/2] (0.00ns)   --->   "call fastcc void @StreamingMaxPool_Bat(i64* %inter2_V_V, i64* %inter3_V_V, i32* nocapture %numReps_c106, i32* %numReps_c107)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:173]   --->   Operation 191 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 192 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.2(i64* %inter3_V_V, i32* %wa_in_m_target_V_V_1, i32* nocapture %numReps_c107, i32* %numReps_c108)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:175]   --->   Operation 192 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 193 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.2(i64* %inter3_V_V, i32* %wa_in_m_target_V_V_1, i32* nocapture %numReps_c107, i32* %numReps_c108)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:175]   --->   Operation 193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 194 [2/2] (0.00ns)   --->   "call fastcc void @ConvolutionInputGene.1(i32* %wa_in_m_target_V_V_1, i32* %convInp_V_V_2, i32* nocapture %numReps_c108, i32* %numReps_c109)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:117->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:175]   --->   Operation 194 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 195 [1/2] (0.00ns)   --->   "call fastcc void @ConvolutionInputGene.1(i32* %wa_in_m_target_V_V_1, i32* %convInp_V_V_2, i32* nocapture %numReps_c108, i32* %numReps_c109)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:117->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:175]   --->   Operation 195 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 196 [2/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.1(i32* %convInp_V_V_2, i16* %mvOut_m_buffer_V_V_2, i32* nocapture %tmp_69_loc_c)"   --->   Operation 196 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 197 [1/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.1(i32* %convInp_V_V_2, i16* %mvOut_m_buffer_V_V_2, i32* nocapture %tmp_69_loc_c)"   --->   Operation 197 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 198 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.15(i16* %mvOut_m_buffer_V_V_2, i128* %inter4_V_V, i32* nocapture %numReps_c109, i32* %numReps_c110)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:122->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:175]   --->   Operation 198 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 199 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.15(i16* %mvOut_m_buffer_V_V_2, i128* %inter4_V_V, i32* nocapture %numReps_c109, i32* %numReps_c110)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:122->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:175]   --->   Operation 199 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 200 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.17(i128* %inter4_V_V, i32* %wa_in_m_target_V_V_2, i32* nocapture %numReps_c110, i32* %numReps_c111)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:176]   --->   Operation 200 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 201 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.17(i128* %inter4_V_V, i32* %wa_in_m_target_V_V_2, i32* nocapture %numReps_c110, i32* %numReps_c111)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:176]   --->   Operation 201 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 202 [2/2] (0.00ns)   --->   "call fastcc void @ConvolutionInputGene.5(i32* %wa_in_m_target_V_V_2, i32* %convInp_V_V_3, i32* nocapture %numReps_c111, i32* %numReps_c112)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:117->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:176]   --->   Operation 202 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 203 [1/2] (0.00ns)   --->   "call fastcc void @ConvolutionInputGene.5(i32* %wa_in_m_target_V_V_2, i32* %convInp_V_V_3, i32* nocapture %numReps_c111, i32* %numReps_c112)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:117->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:176]   --->   Operation 203 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 204 [2/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.8(i32* %convInp_V_V_3, i16* %mvOut_m_buffer_V_V_3, i32* nocapture %tmp_70_loc_c)"   --->   Operation 204 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 205 [1/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.8(i32* %convInp_V_V_3, i16* %mvOut_m_buffer_V_V_3, i32* nocapture %tmp_70_loc_c)"   --->   Operation 205 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 206 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.14(i16* %mvOut_m_buffer_V_V_3, i128* %inter5_V_V, i32* nocapture %numReps_c112, i32* %numReps_c113)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:122->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:176]   --->   Operation 206 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 207 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.14(i16* %mvOut_m_buffer_V_V_3, i128* %inter5_V_V, i32* nocapture %numReps_c112, i32* %numReps_c113)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:122->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:176]   --->   Operation 207 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 208 [2/2] (0.00ns)   --->   "call fastcc void @StreamingMaxPool_Bat.1(i128* %inter5_V_V, i128* %inter6_V_V, i32* nocapture %numReps_c113, i32* %numReps_c114)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:178]   --->   Operation 208 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 209 [1/2] (0.00ns)   --->   "call fastcc void @StreamingMaxPool_Bat.1(i128* %inter5_V_V, i128* %inter6_V_V, i32* nocapture %numReps_c113, i32* %numReps_c114)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:178]   --->   Operation 209 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 210 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.16(i128* %inter6_V_V, i32* %wa_in_m_target_V_V_3, i32* nocapture %numReps_c114, i32* %numReps_c115)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:180]   --->   Operation 210 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 211 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.16(i128* %inter6_V_V, i32* %wa_in_m_target_V_V_3, i32* nocapture %numReps_c114, i32* %numReps_c115)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:180]   --->   Operation 211 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 212 [2/2] (0.00ns)   --->   "call fastcc void @ConvolutionInputGene.4(i32* %wa_in_m_target_V_V_3, i32* %convInp_V_V_4, i32* nocapture %numReps_c115, i32* %numReps_c116)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:117->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:180]   --->   Operation 212 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 213 [1/2] (0.00ns)   --->   "call fastcc void @ConvolutionInputGene.4(i32* %wa_in_m_target_V_V_3, i32* %convInp_V_V_4, i32* nocapture %numReps_c115, i32* %numReps_c116)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:117->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:180]   --->   Operation 213 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 214 [2/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.7(i32* %convInp_V_V_4, i4* %mvOut_m_buffer_V_V_4, i32* nocapture %tmp_71_loc_c)"   --->   Operation 214 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 0.00>
ST_47 : Operation 215 [1/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.7(i32* %convInp_V_V_4, i4* %mvOut_m_buffer_V_V_4, i32* nocapture %tmp_71_loc_c)"   --->   Operation 215 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 216 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.5(i4* %mvOut_m_buffer_V_V_4, i256* %inter7_V_V, i32* nocapture %numReps_c116, i32* %numReps_c117)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:122->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:180]   --->   Operation 216 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 0.00>
ST_49 : Operation 217 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.5(i4* %mvOut_m_buffer_V_V_4, i256* %inter7_V_V, i32* nocapture %numReps_c116, i32* %numReps_c117)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:122->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:180]   --->   Operation 217 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 218 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.8(i256* %inter7_V_V, i32* %wa_in_m_target_V_V_4, i32* nocapture %numReps_c117, i32* %numReps_c118)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:181]   --->   Operation 218 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 0.00>
ST_51 : Operation 219 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.8(i256* %inter7_V_V, i32* %wa_in_m_target_V_V_4, i32* nocapture %numReps_c117, i32* %numReps_c118)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:113->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:181]   --->   Operation 219 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 0.00>
ST_52 : Operation 220 [2/2] (0.00ns)   --->   "call fastcc void @ConvolutionInputGene.3(i32* %wa_in_m_target_V_V_4, i32* %convInp_V_V_5, i32* nocapture %numReps_c118, i32* %numReps_c119)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:117->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:181]   --->   Operation 220 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 0.00>
ST_53 : Operation 221 [1/2] (0.00ns)   --->   "call fastcc void @ConvolutionInputGene.3(i32* %wa_in_m_target_V_V_4, i32* %convInp_V_V_5, i32* nocapture %numReps_c118, i32* %numReps_c119)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:117->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:181]   --->   Operation 221 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 222 [2/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.6(i32* %convInp_V_V_5, i1* %mvOut_m_buffer_V_V_5, i32* nocapture %numReps_c119, i32* %numReps_c120)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:120->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:181]   --->   Operation 222 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 223 [1/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.6(i32* %convInp_V_V_5, i1* %mvOut_m_buffer_V_V_5, i32* nocapture %numReps_c119, i32* %numReps_c120)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:120->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:181]   --->   Operation 223 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 0.00>
ST_56 : Operation 224 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.11(i1* %mvOut_m_buffer_V_V_5, i256* %inter8_V_V, i32* nocapture %numReps_c120, i32* %numReps_c121)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:122->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:181]   --->   Operation 224 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 0.00>
ST_57 : Operation 225 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.11(i1* %mvOut_m_buffer_V_V_5, i256* %inter8_V_V, i32* nocapture %numReps_c120, i32* %numReps_c121)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/convlayer.h:122->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:181]   --->   Operation 225 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 226 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.7(i256* %inter8_V_V, i4* %wa_in_m_target_V_V_5, i32* nocapture %numReps_c121, i32* %numReps_c122)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:104->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:184]   --->   Operation 226 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 0.00>
ST_59 : Operation 227 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.7(i256* %inter8_V_V, i4* %wa_in_m_target_V_V_5, i32* nocapture %numReps_c121, i32* %numReps_c122)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:104->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:184]   --->   Operation 227 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 228 [2/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.5(i4* %wa_in_m_target_V_V_5, i1* %wa_out_m_buffer_V_V, i32* nocapture %numReps_c122, i32* %numReps_c123)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:109->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:184]   --->   Operation 228 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 229 [1/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.5(i4* %wa_in_m_target_V_V_5, i1* %wa_out_m_buffer_V_V, i32* nocapture %numReps_c122, i32* %numReps_c123)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:109->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:184]   --->   Operation 229 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 230 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.9(i1* %wa_out_m_buffer_V_V, i64* %inter9_V_V, i32* nocapture %numReps_c123, i32* %numReps_c124)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:111->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:184]   --->   Operation 230 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 0.00>
ST_63 : Operation 231 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.9(i1* %wa_out_m_buffer_V_V, i64* %inter9_V_V, i32* nocapture %numReps_c123, i32* %numReps_c124)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:111->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:184]   --->   Operation 231 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 0.00>
ST_64 : Operation 232 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo(i64* %inter9_V_V, i8* %wa_in_m_target_V_V_6, i32* nocapture %numReps_c124, i32* %numReps_c125)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:104->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:186]   --->   Operation 232 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 0.00>
ST_65 : Operation 233 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo(i64* %inter9_V_V, i8* %wa_in_m_target_V_V_6, i32* nocapture %numReps_c124, i32* %numReps_c125)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:104->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:186]   --->   Operation 233 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 0.00>
ST_66 : Operation 234 [2/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.3(i8* %wa_in_m_target_V_V_6, i1* %wa_out_m_buffer_V_V_1, i32* nocapture %numReps_c125, i32* %numReps_c126)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:109->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:186]   --->   Operation 234 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 0.00>
ST_67 : Operation 235 [1/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.3(i8* %wa_in_m_target_V_V_6, i1* %wa_out_m_buffer_V_V_1, i32* nocapture %numReps_c125, i32* %numReps_c126)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:109->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:186]   --->   Operation 235 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 0.00>
ST_68 : Operation 236 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.10(i1* %wa_out_m_buffer_V_V_1, i64* %inter10_V_V, i32* nocapture %numReps_c126, i32* %numReps_c127)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:111->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:186]   --->   Operation 236 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 0.00>
ST_69 : Operation 237 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.10(i1* %wa_out_m_buffer_V_V_1, i64* %inter10_V_V, i32* nocapture %numReps_c126, i32* %numReps_c127)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:754->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:753->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:111->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:186]   --->   Operation 237 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 0.00>
ST_70 : Operation 238 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.3(i64* %inter10_V_V, i1* %wa_in_m_target_V_V_7, i32* nocapture %numReps_c127, i32* %numReps_c128)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:104->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:189]   --->   Operation 238 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 0.00>
ST_71 : Operation 239 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo.3(i64* %inter10_V_V, i1* %wa_in_m_target_V_V_7, i32* nocapture %numReps_c127, i32* %numReps_c128)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:720->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:721->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:104->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:189]   --->   Operation 239 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 0.00>
ST_72 : Operation 240 [2/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.2(i1* %wa_in_m_target_V_V_7, i64* %memOutStrm_V_V, i32* nocapture %numReps_c128, i32* %numReps_c129)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:109->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:189]   --->   Operation 240 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 0.00>
ST_73 : Operation 241 [1/2] (0.00ns)   --->   "call fastcc void @Matrix_Vector_Activa.2(i1* %wa_in_m_target_V_V_7, i64* %memOutStrm_V_V, i32* nocapture %numReps_c128, i32* %numReps_c129)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/fclayer.h:109->/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:189]   --->   Operation 241 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 0.00>
ST_74 : Operation 242 [2/2] (0.00ns)   --->   "call void @Stream2Mem_Batch(i64* %memOutStrm_V_V, i64* %in_V, i61* nocapture %out_V_offset_c, i32* %numReps_c129)"   --->   Operation 242 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 0.00>
ST_75 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:138]   --->   Operation 243 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 16, [8 x i8]* @p_str35, [6 x i8]* @p_str36, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 244 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 512, [8 x i8]* @p_str35, [6 x i8]* @p_str36, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 245 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 246 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @wa_in_OC_m_target_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %wa_in_m_target_V_V_7, i1* %wa_in_m_target_V_V_7)"   --->   Operation 246 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %wa_in_m_target_V_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 247 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 248 [1/1] (0.00ns)   --->   "%empty_2765 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @wa_in_OC_m_target_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %wa_in_m_target_V_V_6, i8* %wa_in_m_target_V_V_6)"   --->   Operation 248 'specchannel' 'empty_2765' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %wa_in_m_target_V_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 249 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 250 [1/1] (0.00ns)   --->   "%empty_2766 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @wa_out_OC_m_buffer_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %wa_out_m_buffer_V_V_1, i1* %wa_out_m_buffer_V_V_1)"   --->   Operation 250 'specchannel' 'empty_2766' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %wa_out_m_buffer_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 251 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 252 [1/1] (0.00ns)   --->   "%empty_2767 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @wa_in_OC_m_target_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i4* %wa_in_m_target_V_V_5, i4* %wa_in_m_target_V_V_5)"   --->   Operation 252 'specchannel' 'empty_2767' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %wa_in_m_target_V_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 253 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 254 [1/1] (0.00ns)   --->   "%empty_2768 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @wa_out_OC_m_buffer_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %wa_out_m_buffer_V_V, i1* %wa_out_m_buffer_V_V)"   --->   Operation 254 'specchannel' 'empty_2768' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %wa_out_m_buffer_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 255 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 256 [1/1] (0.00ns)   --->   "%empty_2769 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @wa_in_OC_m_target_OC_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %wa_in_m_target_V_V_4, i32* %wa_in_m_target_V_V_4)"   --->   Operation 256 'specchannel' 'empty_2769' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %wa_in_m_target_V_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 257 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 258 [1/1] (0.00ns)   --->   "%empty_2770 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @mvOut_OC_m_buffer_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %mvOut_m_buffer_V_V_5, i1* %mvOut_m_buffer_V_V_5)"   --->   Operation 258 'specchannel' 'empty_2770' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %mvOut_m_buffer_V_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 259 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 260 [1/1] (0.00ns)   --->   "%empty_2771 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @convInp_OC_V_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %convInp_V_V_5, i32* %convInp_V_V_5)"   --->   Operation 260 'specchannel' 'empty_2771' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %convInp_V_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 261 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 262 [1/1] (0.00ns)   --->   "%empty_2772 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @wa_in_OC_m_target_OC_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %wa_in_m_target_V_V_3, i32* %wa_in_m_target_V_V_3)"   --->   Operation 262 'specchannel' 'empty_2772' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %wa_in_m_target_V_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 263 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 264 [1/1] (0.00ns)   --->   "%empty_2773 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @mvOut_OC_m_buffer_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i4* %mvOut_m_buffer_V_V_4, i4* %mvOut_m_buffer_V_V_4)"   --->   Operation 264 'specchannel' 'empty_2773' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %mvOut_m_buffer_V_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 265 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 266 [1/1] (0.00ns)   --->   "%empty_2774 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @convInp_OC_V_OC_V_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %convInp_V_V_4, i32* %convInp_V_V_4)"   --->   Operation 266 'specchannel' 'empty_2774' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %convInp_V_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 267 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 268 [1/1] (0.00ns)   --->   "%empty_2775 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @wa_in_OC_m_target_OC_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %wa_in_m_target_V_V_2, i32* %wa_in_m_target_V_V_2)"   --->   Operation 268 'specchannel' 'empty_2775' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %wa_in_m_target_V_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 269 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 270 [1/1] (0.00ns)   --->   "%empty_2776 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @mvOut_OC_m_buffer_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %mvOut_m_buffer_V_V_3, i16* %mvOut_m_buffer_V_V_3)"   --->   Operation 270 'specchannel' 'empty_2776' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %mvOut_m_buffer_V_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 271 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 272 [1/1] (0.00ns)   --->   "%empty_2777 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @convInp_OC_V_OC_V_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %convInp_V_V_3, i32* %convInp_V_V_3)"   --->   Operation 272 'specchannel' 'empty_2777' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %convInp_V_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 273 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 274 [1/1] (0.00ns)   --->   "%empty_2778 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @wa_in_OC_m_target_OC_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %wa_in_m_target_V_V_1, i32* %wa_in_m_target_V_V_1)"   --->   Operation 274 'specchannel' 'empty_2778' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %wa_in_m_target_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 275 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 276 [1/1] (0.00ns)   --->   "%empty_2779 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @mvOut_OC_m_buffer_OC_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %mvOut_m_buffer_V_V_2, i16* %mvOut_m_buffer_V_V_2)"   --->   Operation 276 'specchannel' 'empty_2779' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %mvOut_m_buffer_V_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 277 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 278 [1/1] (0.00ns)   --->   "%empty_2780 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @convInp_OC_V_OC_V_OC_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %convInp_V_V_2, i32* %convInp_V_V_2)"   --->   Operation 278 'specchannel' 'empty_2780' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %convInp_V_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 279 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 280 [1/1] (0.00ns)   --->   "%empty_2781 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @wa_in_OC_m_target_OC_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %wa_in_m_target_V_V, i32* %wa_in_m_target_V_V)"   --->   Operation 280 'specchannel' 'empty_2781' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %wa_in_m_target_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 281 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 282 [1/1] (0.00ns)   --->   "%empty_2782 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @mvOut_OC_m_buffer_OC_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %mvOut_m_buffer_V_V_1, i32* %mvOut_m_buffer_V_V_1)"   --->   Operation 282 'specchannel' 'empty_2782' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mvOut_m_buffer_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 283 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 284 [1/1] (0.00ns)   --->   "%empty_2783 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @convInp_OC_V_OC_V_OC_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %convInp_V_V_1, i32* %convInp_V_V_1)"   --->   Operation 284 'specchannel' 'empty_2783' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %convInp_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 285 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 286 [1/1] (0.00ns)   --->   "%empty_2784 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @mvOut_OC_m_buffer_OC_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %mvOut_m_buffer_V_V, i16* %mvOut_m_buffer_V_V)"   --->   Operation 286 'specchannel' 'empty_2784' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %mvOut_m_buffer_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 287 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 288 [1/1] (0.00ns)   --->   "%empty_2785 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @convInp_OC_V_OC_V_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i24* %convInp_V_V, i24* %convInp_V_V)"   --->   Operation 288 'specchannel' 'empty_2785' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %convInp_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 289 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 290 [1/1] (0.00ns)   --->   "%empty_2786 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %inter0_V_V, i64* %inter0_V_V)"   --->   Operation 290 'specchannel' 'empty_2786' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inter0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 291 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 292 [1/1] (0.00ns)   --->   "%empty_2787 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @inter0_1_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i192* %inter0_1_V_V, i192* %inter0_1_V_V)"   --->   Operation 292 'specchannel' 'empty_2787' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %inter0_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 293 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 294 [1/1] (0.00ns)   --->   "%empty_2788 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @inter0_2_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i24* %inter0_2_V_V, i24* %inter0_2_V_V)"   --->   Operation 294 'specchannel' 'empty_2788' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %inter0_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 295 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 296 [1/1] (0.00ns)   --->   "%empty_2789 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i64* %inter1_V_V, i64* %inter1_V_V)"   --->   Operation 296 'specchannel' 'empty_2789' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inter1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 297 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 298 [1/1] (0.00ns)   --->   "%empty_2790 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %inter2_V_V, i64* %inter2_V_V)"   --->   Operation 298 'specchannel' 'empty_2790' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inter2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 299 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 300 [1/1] (0.00ns)   --->   "%empty_2791 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter3_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i64* %inter3_V_V, i64* %inter3_V_V)"   --->   Operation 300 'specchannel' 'empty_2791' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inter3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 301 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 302 [1/1] (0.00ns)   --->   "%empty_2792 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter4_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i128* %inter4_V_V, i128* %inter4_V_V)"   --->   Operation 302 'specchannel' 'empty_2792' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %inter4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 303 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 304 [1/1] (0.00ns)   --->   "%empty_2793 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter5_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i128* %inter5_V_V, i128* %inter5_V_V)"   --->   Operation 304 'specchannel' 'empty_2793' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %inter5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 305 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 306 [1/1] (0.00ns)   --->   "%empty_2794 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter6_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 81, i32 81, i128* %inter6_V_V, i128* %inter6_V_V)"   --->   Operation 306 'specchannel' 'empty_2794' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %inter6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 307 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 308 [1/1] (0.00ns)   --->   "%empty_2795 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter7_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i256* %inter7_V_V, i256* %inter7_V_V)"   --->   Operation 308 'specchannel' 'empty_2795' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %inter7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 309 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 310 [1/1] (0.00ns)   --->   "%empty_2796 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter8_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i256* %inter8_V_V, i256* %inter8_V_V)"   --->   Operation 310 'specchannel' 'empty_2796' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %inter8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 311 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 312 [1/1] (0.00ns)   --->   "%empty_2797 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @inter9_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i64* %inter9_V_V, i64* %inter9_V_V)"   --->   Operation 312 'specchannel' 'empty_2797' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inter9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 313 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 314 [1/1] (0.00ns)   --->   "%empty_2798 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @inter10_OC_V_OC_V_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 3, i64* %inter10_V_V, i64* %inter10_V_V)"   --->   Operation 314 'specchannel' 'empty_2798' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inter10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 315 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 316 [1/1] (0.00ns)   --->   "%empty_2799 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @memOutStrm_OC_V_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* %memOutStrm_V_V, i64* %memOutStrm_V_V)"   --->   Operation 316 'specchannel' 'empty_2799' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %memOutStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 317 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 318 [1/1] (0.00ns)   --->   "%empty_2800 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @numReps_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c, i32* %numReps_c)"   --->   Operation 318 'specchannel' 'empty_2800' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 319 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 320 [1/1] (0.00ns)   --->   "%empty_2801 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @numReps_c94_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c94, i32* %numReps_c94)"   --->   Operation 320 'specchannel' 'empty_2801' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c94, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 321 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 322 [1/1] (0.00ns)   --->   "%empty_2802 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @numReps_c95_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c95, i32* %numReps_c95)"   --->   Operation 322 'specchannel' 'empty_2802' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c95, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 323 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 324 [1/1] (0.00ns)   --->   "%empty_2803 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @numReps_c96_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c96, i32* %numReps_c96)"   --->   Operation 324 'specchannel' 'empty_2803' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c96, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 325 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 326 [1/1] (0.00ns)   --->   "%empty_2804 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @numReps_c97_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c97, i32* %numReps_c97)"   --->   Operation 326 'specchannel' 'empty_2804' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c97, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 327 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 328 [1/1] (0.00ns)   --->   "%empty_2805 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @numReps_c98_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c98, i32* %numReps_c98)"   --->   Operation 328 'specchannel' 'empty_2805' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c98, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 329 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 330 [1/1] (0.00ns)   --->   "%empty_2806 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @in_OC_V_OC_offset_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i61* %in_V_offset_c, i61* %in_V_offset_c)"   --->   Operation 330 'specchannel' 'empty_2806' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i61* %in_V_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 331 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 332 [1/1] (0.00ns)   --->   "%empty_2807 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @out_OC_V_OC_offset_c, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 38, i32 0, i61* %out_V_offset_c, i61* %out_V_offset_c)"   --->   Operation 332 'specchannel' 'empty_2807' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i61* %out_V_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 333 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 334 [1/1] (0.00ns)   --->   "%empty_2808 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @numReps_c99_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c99, i32* %numReps_c99)"   --->   Operation 334 'specchannel' 'empty_2808' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c99, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 335 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 336 [1/1] (0.00ns)   --->   "%empty_2809 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c100_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c100, i32* %numReps_c100)"   --->   Operation 336 'specchannel' 'empty_2809' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c100, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 337 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 338 [1/1] (0.00ns)   --->   "%empty_2810 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c101_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c101, i32* %numReps_c101)"   --->   Operation 338 'specchannel' 'empty_2810' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c101, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 339 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 340 [1/1] (0.00ns)   --->   "%empty_2811 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c102_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %numReps_c102, i32* %numReps_c102)"   --->   Operation 340 'specchannel' 'empty_2811' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c102, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 341 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 342 [1/1] (0.00ns)   --->   "%empty_2812 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @tmp_OC_loc_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i32* %tmp_loc_c_2764, i32* %tmp_loc_c_2764)"   --->   Operation 342 'specchannel' 'empty_2812' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_loc_c_2764, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 343 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 344 [1/1] (0.00ns)   --->   "%empty_2813 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c103_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c103, i32* %numReps_c103)"   --->   Operation 344 'specchannel' 'empty_2813' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c103, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 345 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 346 [1/1] (0.00ns)   --->   "%empty_2814 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c104_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c104, i32* %numReps_c104)"   --->   Operation 346 'specchannel' 'empty_2814' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c104, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 347 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 348 [1/1] (0.00ns)   --->   "%empty_2815 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c105_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %numReps_c105, i32* %numReps_c105)"   --->   Operation 348 'specchannel' 'empty_2815' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 349 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c105, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 349 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 350 [1/1] (0.00ns)   --->   "%empty_2816 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @tmp_OC_OC_loc_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 9, i32 0, i32* %tmp_loc_c, i32* %tmp_loc_c)"   --->   Operation 350 'specchannel' 'empty_2816' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 351 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 352 [1/1] (0.00ns)   --->   "%empty_2817 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c106_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c106, i32* %numReps_c106)"   --->   Operation 352 'specchannel' 'empty_2817' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c106, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 353 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 354 [1/1] (0.00ns)   --->   "%empty_2818 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c107_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c107, i32* %numReps_c107)"   --->   Operation 354 'specchannel' 'empty_2818' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c107, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 355 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 356 [1/1] (0.00ns)   --->   "%empty_2819 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c108_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c108, i32* %numReps_c108)"   --->   Operation 356 'specchannel' 'empty_2819' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c108, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 357 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 358 [1/1] (0.00ns)   --->   "%empty_2820 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c109_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %numReps_c109, i32* %numReps_c109)"   --->   Operation 358 'specchannel' 'empty_2820' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c109, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 359 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 360 [1/1] (0.00ns)   --->   "%empty_2821 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @tmp_OC_69_OC_loc_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 14, i32 0, i32* %tmp_69_loc_c, i32* %tmp_69_loc_c)"   --->   Operation 360 'specchannel' 'empty_2821' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_69_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 361 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 362 [1/1] (0.00ns)   --->   "%empty_2822 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c110_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c110, i32* %numReps_c110)"   --->   Operation 362 'specchannel' 'empty_2822' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 363 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c110, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 363 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 364 [1/1] (0.00ns)   --->   "%empty_2823 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c111_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c111, i32* %numReps_c111)"   --->   Operation 364 'specchannel' 'empty_2823' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 365 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c111, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 365 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 366 [1/1] (0.00ns)   --->   "%empty_2824 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c112_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %numReps_c112, i32* %numReps_c112)"   --->   Operation 366 'specchannel' 'empty_2824' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c112, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 367 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 368 [1/1] (0.00ns)   --->   "%empty_2825 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @tmp_OC_70_OC_loc_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 18, i32 0, i32* %tmp_70_loc_c, i32* %tmp_70_loc_c)"   --->   Operation 368 'specchannel' 'empty_2825' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_70_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 369 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 370 [1/1] (0.00ns)   --->   "%empty_2826 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c113_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c113, i32* %numReps_c113)"   --->   Operation 370 'specchannel' 'empty_2826' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c113, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 371 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 372 [1/1] (0.00ns)   --->   "%empty_2827 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c114_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c114, i32* %numReps_c114)"   --->   Operation 372 'specchannel' 'empty_2827' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c114, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 373 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 374 [1/1] (0.00ns)   --->   "%empty_2828 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c115_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c115, i32* %numReps_c115)"   --->   Operation 374 'specchannel' 'empty_2828' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 375 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c115, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 375 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 376 [1/1] (0.00ns)   --->   "%empty_2829 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c116_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %numReps_c116, i32* %numReps_c116)"   --->   Operation 376 'specchannel' 'empty_2829' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c116, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 377 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 378 [1/1] (0.00ns)   --->   "%empty_2830 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @tmp_OC_71_OC_loc_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 23, i32 0, i32* %tmp_71_loc_c, i32* %tmp_71_loc_c)"   --->   Operation 378 'specchannel' 'empty_2830' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 379 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_71_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 379 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 380 [1/1] (0.00ns)   --->   "%empty_2831 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c117_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c117, i32* %numReps_c117)"   --->   Operation 380 'specchannel' 'empty_2831' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 381 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c117, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 381 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 382 [1/1] (0.00ns)   --->   "%empty_2832 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c118_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c118, i32* %numReps_c118)"   --->   Operation 382 'specchannel' 'empty_2832' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 383 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c118, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 383 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 384 [1/1] (0.00ns)   --->   "%empty_2833 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c119_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c119, i32* %numReps_c119)"   --->   Operation 384 'specchannel' 'empty_2833' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c119, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 385 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 386 [1/1] (0.00ns)   --->   "%empty_2834 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c120_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c120, i32* %numReps_c120)"   --->   Operation 386 'specchannel' 'empty_2834' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c120, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 387 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 388 [1/1] (0.00ns)   --->   "%empty_2835 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c121_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c121, i32* %numReps_c121)"   --->   Operation 388 'specchannel' 'empty_2835' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c121, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 389 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 390 [1/1] (0.00ns)   --->   "%empty_2836 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c122_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c122, i32* %numReps_c122)"   --->   Operation 390 'specchannel' 'empty_2836' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c122, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 391 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 392 [1/1] (0.00ns)   --->   "%empty_2837 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c123_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c123, i32* %numReps_c123)"   --->   Operation 392 'specchannel' 'empty_2837' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c123, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 393 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 394 [1/1] (0.00ns)   --->   "%empty_2838 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c124_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c124, i32* %numReps_c124)"   --->   Operation 394 'specchannel' 'empty_2838' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c124, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 395 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 396 [1/1] (0.00ns)   --->   "%empty_2839 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c125_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c125, i32* %numReps_c125)"   --->   Operation 396 'specchannel' 'empty_2839' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c125, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 397 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 398 [1/1] (0.00ns)   --->   "%empty_2840 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c126_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c126, i32* %numReps_c126)"   --->   Operation 398 'specchannel' 'empty_2840' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c126, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 399 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 400 [1/1] (0.00ns)   --->   "%empty_2841 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c127_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c127, i32* %numReps_c127)"   --->   Operation 400 'specchannel' 'empty_2841' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 401 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c127, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 401 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 402 [1/1] (0.00ns)   --->   "%empty_2842 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c128_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c128, i32* %numReps_c128)"   --->   Operation 402 'specchannel' 'empty_2842' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 403 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c128, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 403 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 404 [1/1] (0.00ns)   --->   "%empty_2843 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @numReps_c129_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %numReps_c129, i32* %numReps_c129)"   --->   Operation 404 'specchannel' 'empty_2843' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c129, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 405 'specinterface' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 406 [1/2] (0.00ns)   --->   "call void @Stream2Mem_Batch(i64* %memOutStrm_V_V, i64* %in_V, i61* nocapture %out_V_offset_c, i32* %numReps_c129)"   --->   Operation 406 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 407 [1/1] (0.00ns)   --->   "ret void" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/network/cnvW1A1/hw/top.cpp:192]   --->   Operation 407 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.19ns
The critical path consists of the following:
	wire read on port 'numReps' [183]  (0 ns)
	'call' operation to 'DoCompute.entry33612' [357]  (2.19 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 0ns
The critical path consists of the following:

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
