// Seed: 4140211027
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0
    , id_2,
    output id_1
);
  assign id_2 = id_0;
  logic id_3 = 1;
endmodule
