|radioberry
clk_10mhz => clk_10mhz.IN3
ad9866_clk => ad9866_clk.IN6
ad9866_adio[0] <> ad9866_adio[0]
ad9866_adio[1] <> ad9866_adio[1]
ad9866_adio[2] <> ad9866_adio[2]
ad9866_adio[3] <> ad9866_adio[3]
ad9866_adio[4] <> ad9866_adio[4]
ad9866_adio[5] <> ad9866_adio[5]
ad9866_adio[6] <> ad9866_adio[6]
ad9866_adio[7] <> ad9866_adio[7]
ad9866_adio[8] <> ad9866_adio[8]
ad9866_adio[9] <> ad9866_adio[9]
ad9866_adio[10] <> ad9866_adio[10]
ad9866_adio[11] <> ad9866_adio[11]
ad9866_rxen << ptt_in.DB_MAX_OUTPUT_PORT_TYPE
ad9866_rxclk << ad9866_clk.DB_MAX_OUTPUT_PORT_TYPE
ad9866_txen << ptt_in.DB_MAX_OUTPUT_PORT_TYPE
ad9866_txclk << ad9866_clk.DB_MAX_OUTPUT_PORT_TYPE
ad9866_sclk << ad9866:ad9866_inst.sclk
ad9866_sdio << ad9866:ad9866_inst.sdio
ad9866_sdo => ad9866_sdo.IN1
ad9866_sen_n << ad9866:ad9866_inst.sen_n
ad9866_rst_n << reset.DB_MAX_OUTPUT_PORT_TYPE
ad9866_mode << <GND>
spi_sck => spi_sck.IN2
spi_mosi => spi_mosi.IN2
spi_miso << spi_miso.DB_MAX_OUTPUT_PORT_TYPE
spi_ce[0] => spi_ce[0].IN1
spi_ce[1] => spi_ce[1].IN1
DEBUG_LED1 << counter[23].DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED2 << counter[22].DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED3 << Equal0.DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED4 << transmitter:transmitter_inst.LED
rx1_FIFOEmpty << rxFIFO:rxFIFO_inst.wrempty
rx2_FIFOEmpty << rxFIFO:rx2_FIFO_inst.wrempty
txFIFOFull << txFIFO:txFIFO_inst.rdfull
ptt_in => ptt_in.IN1
ptt_out << ptt_in.DB_MAX_OUTPUT_PORT_TYPE
filter[0] << filter:filter_inst.selected_filter
filter[1] << filter:filter_inst.selected_filter
filter[2] << filter:filter_inst.selected_filter
filter[3] << filter:filter_inst.selected_filter
filter[4] << filter:filter_inst.selected_filter
filter[5] << filter:filter_inst.selected_filter
filter[6] << filter:filter_inst.selected_filter


|radioberry|ad9866:ad9866_inst
reset => dut2_bitcount[0].ACLR
reset => dut2_bitcount[1].ACLR
reset => dut2_bitcount[2].ACLR
reset => dut2_bitcount[3].ACLR
reset => dut2_data[0].ACLR
reset => dut2_data[1].ACLR
reset => dut2_data[2].ACLR
reset => dut2_data[3].ACLR
reset => dut2_data[4].ACLR
reset => dut2_data[5].ACLR
reset => dut2_data[6].ACLR
reset => dut2_data[7].ACLR
reset => dut2_data[8].ACLR
reset => dut2_data[9].ACLR
reset => dut2_data[10].ACLR
reset => dut2_data[11].ACLR
reset => dut2_data[12].ACLR
reset => dut2_data[13].ACLR
reset => dut2_data[14].ACLR
reset => dut2_data[15].ACLR
reset => sclk~reg0.ACLR
reset => sen_n~reg0.PRESET
reset => dut1_pc[0].ACLR
reset => dut1_pc[1].ACLR
reset => dut1_pc[2].ACLR
reset => dut1_pc[3].ACLR
reset => dut1_pc[4].ACLR
reset => dut1_pc[5].ACLR
reset => dut2_state~5.DATAIN
clk => dut2_bitcount[0].CLK
clk => dut2_bitcount[1].CLK
clk => dut2_bitcount[2].CLK
clk => dut2_bitcount[3].CLK
clk => dut2_data[0].CLK
clk => dut2_data[1].CLK
clk => dut2_data[2].CLK
clk => dut2_data[3].CLK
clk => dut2_data[4].CLK
clk => dut2_data[5].CLK
clk => dut2_data[6].CLK
clk => dut2_data[7].CLK
clk => dut2_data[8].CLK
clk => dut2_data[9].CLK
clk => dut2_data[10].CLK
clk => dut2_data[11].CLK
clk => dut2_data[12].CLK
clk => dut2_data[13].CLK
clk => dut2_data[14].CLK
clk => dut2_data[15].CLK
clk => sclk~reg0.CLK
clk => sen_n~reg0.CLK
clk => dut1_pc[0].CLK
clk => dut1_pc[1].CLK
clk => dut1_pc[2].CLK
clk => dut1_pc[3].CLK
clk => dut1_pc[4].CLK
clk => dut1_pc[5].CLK
clk => dut2_state~3.DATAIN
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdio <= dut2_data[15].DB_MAX_OUTPUT_PORT_TYPE
sdo => dut2_data.DATAA
sen_n <= sen_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= dut2_data[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dut2_data[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dut2_data[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dut2_data[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dut2_data[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dut2_data[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dut2_data[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dut2_data[7].DB_MAX_OUTPUT_PORT_TYPE
extrqst => start.DATAA
gain[0] => datain.DATAA
gain[0] => datain.DATAA
gain[0] => datain[0].DATAA
gain[1] => datain.DATAA
gain[1] => datain.DATAA
gain[1] => datain[1].DATAA
gain[2] => datain.DATAA
gain[2] => datain.DATAA
gain[2] => datain[2].DATAA
gain[3] => datain.DATAA
gain[3] => datain.DATAA
gain[3] => datain[3].DATAA
gain[4] => datain.DATAA
gain[4] => datain.DATAA
gain[4] => datain[4].DATAA
gain[5] => datain.DATAA
gain[5] => datain.DATAA
gain[5] => datain[5].DATAA


|radioberry|spi_slave:spi_slave_rx_inst
rstb => nb[0].ACLR
rstb => nb[1].ACLR
rstb => nb[2].ACLR
rstb => nb[3].ACLR
rstb => nb[4].ACLR
rstb => nb[5].ACLR
rstb => nb[6].ACLR
rstb => done~reg0.ACLR
rstb => rdata[0]~reg0.ACLR
rstb => rdata[1]~reg0.ACLR
rstb => rdata[2]~reg0.ACLR
rstb => rdata[3]~reg0.ACLR
rstb => rdata[4]~reg0.ACLR
rstb => rdata[5]~reg0.ACLR
rstb => rdata[6]~reg0.ACLR
rstb => rdata[7]~reg0.ACLR
rstb => rdata[8]~reg0.ACLR
rstb => rdata[9]~reg0.ACLR
rstb => rdata[10]~reg0.ACLR
rstb => rdata[11]~reg0.ACLR
rstb => rdata[12]~reg0.ACLR
rstb => rdata[13]~reg0.ACLR
rstb => rdata[14]~reg0.ACLR
rstb => rdata[15]~reg0.ACLR
rstb => rdata[16]~reg0.ACLR
rstb => rdata[17]~reg0.ACLR
rstb => rdata[18]~reg0.ACLR
rstb => rdata[19]~reg0.ACLR
rstb => rdata[20]~reg0.ACLR
rstb => rdata[21]~reg0.ACLR
rstb => rdata[22]~reg0.ACLR
rstb => rdata[23]~reg0.ACLR
rstb => rdata[24]~reg0.ACLR
rstb => rdata[25]~reg0.ACLR
rstb => rdata[26]~reg0.ACLR
rstb => rdata[27]~reg0.ACLR
rstb => rdata[28]~reg0.ACLR
rstb => rdata[29]~reg0.ACLR
rstb => rdata[30]~reg0.ACLR
rstb => rdata[31]~reg0.ACLR
rstb => rdata[32]~reg0.ACLR
rstb => rdata[33]~reg0.ACLR
rstb => rdata[34]~reg0.ACLR
rstb => rdata[35]~reg0.ACLR
rstb => rdata[36]~reg0.ACLR
rstb => rdata[37]~reg0.ACLR
rstb => rdata[38]~reg0.ACLR
rstb => rdata[39]~reg0.ACLR
rstb => rdata[40]~reg0.ACLR
rstb => rdata[41]~reg0.ACLR
rstb => rdata[42]~reg0.ACLR
rstb => rdata[43]~reg0.ACLR
rstb => rdata[44]~reg0.ACLR
rstb => rdata[45]~reg0.ACLR
rstb => rdata[46]~reg0.ACLR
rstb => rdata[47]~reg0.ACLR
rstb => rreg[0].ACLR
rstb => rreg[1].ACLR
rstb => rreg[2].ACLR
rstb => rreg[3].ACLR
rstb => rreg[4].ACLR
rstb => rreg[5].ACLR
rstb => rreg[6].ACLR
rstb => rreg[7].ACLR
rstb => rreg[8].ACLR
rstb => rreg[9].ACLR
rstb => rreg[10].ACLR
rstb => rreg[11].ACLR
rstb => rreg[12].ACLR
rstb => rreg[13].ACLR
rstb => rreg[14].ACLR
rstb => rreg[15].ACLR
rstb => rreg[16].ACLR
rstb => rreg[17].ACLR
rstb => rreg[18].ACLR
rstb => rreg[19].ACLR
rstb => rreg[20].ACLR
rstb => rreg[21].ACLR
rstb => rreg[22].ACLR
rstb => rreg[23].ACLR
rstb => rreg[24].ACLR
rstb => rreg[25].ACLR
rstb => rreg[26].ACLR
rstb => rreg[27].ACLR
rstb => rreg[28].ACLR
rstb => rreg[29].ACLR
rstb => rreg[30].ACLR
rstb => rreg[31].ACLR
rstb => rreg[32].ACLR
rstb => rreg[33].ACLR
rstb => rreg[34].ACLR
rstb => rreg[35].ACLR
rstb => rreg[36].ACLR
rstb => rreg[37].ACLR
rstb => rreg[38].ACLR
rstb => rreg[39].ACLR
rstb => rreg[40].ACLR
rstb => rreg[41].ACLR
rstb => rreg[42].ACLR
rstb => rreg[43].ACLR
rstb => rreg[44].ACLR
rstb => rreg[45].ACLR
rstb => rreg[46].ACLR
rstb => rreg[47].ACLR
rstb => treg[0].PRESET
rstb => treg[1].PRESET
rstb => treg[2].PRESET
rstb => treg[3].PRESET
rstb => treg[4].PRESET
rstb => treg[5].PRESET
rstb => treg[6].PRESET
rstb => treg[7].PRESET
rstb => treg[8].ACLR
rstb => treg[9].ACLR
rstb => treg[10].ACLR
rstb => treg[11].ACLR
rstb => treg[12].ACLR
rstb => treg[13].ACLR
rstb => treg[14].ACLR
rstb => treg[15].ACLR
rstb => treg[16].ACLR
rstb => treg[17].ACLR
rstb => treg[18].ACLR
rstb => treg[19].ACLR
rstb => treg[20].ACLR
rstb => treg[21].ACLR
rstb => treg[22].ACLR
rstb => treg[23].ACLR
rstb => treg[24].ACLR
rstb => treg[25].ACLR
rstb => treg[26].ACLR
rstb => treg[27].ACLR
rstb => treg[28].ACLR
rstb => treg[29].ACLR
rstb => treg[30].ACLR
rstb => treg[31].ACLR
rstb => treg[32].ACLR
rstb => treg[33].ACLR
rstb => treg[34].ACLR
rstb => treg[35].ACLR
rstb => treg[36].ACLR
rstb => treg[37].ACLR
rstb => treg[38].ACLR
rstb => treg[39].ACLR
rstb => treg[40].ACLR
rstb => treg[41].ACLR
rstb => treg[42].ACLR
rstb => treg[43].ACLR
rstb => treg[44].ACLR
rstb => treg[45].ACLR
rstb => treg[46].ACLR
rstb => treg[47].ACLR
ten => sdout.IN0
tdata[0] => treg.DATAB
tdata[1] => treg.DATAB
tdata[2] => treg.DATAB
tdata[3] => treg.DATAB
tdata[4] => treg.DATAB
tdata[5] => treg.DATAB
tdata[6] => treg.DATAB
tdata[7] => treg.DATAB
tdata[8] => treg.DATAB
tdata[9] => treg.DATAB
tdata[10] => treg.DATAB
tdata[11] => treg.DATAB
tdata[12] => treg.DATAB
tdata[13] => treg.DATAB
tdata[14] => treg.DATAB
tdata[15] => treg.DATAB
tdata[16] => treg.DATAB
tdata[17] => treg.DATAB
tdata[18] => treg.DATAB
tdata[19] => treg.DATAB
tdata[20] => treg.DATAB
tdata[21] => treg.DATAB
tdata[22] => treg.DATAB
tdata[23] => treg.DATAB
tdata[24] => treg.DATAB
tdata[25] => treg.DATAB
tdata[26] => treg.DATAB
tdata[27] => treg.DATAB
tdata[28] => treg.DATAB
tdata[29] => treg.DATAB
tdata[30] => treg.DATAB
tdata[31] => treg.DATAB
tdata[32] => treg.DATAB
tdata[33] => treg.DATAB
tdata[34] => treg.DATAB
tdata[35] => treg.DATAB
tdata[36] => treg.DATAB
tdata[37] => treg.DATAB
tdata[38] => treg.DATAB
tdata[39] => treg.DATAB
tdata[40] => treg.DATAB
tdata[41] => treg.DATAB
tdata[42] => treg.DATAB
tdata[43] => treg.DATAB
tdata[44] => treg.DATAB
tdata[45] => treg.DATAB
tdata[46] => treg.DATAB
tdata[47] => treg.DATAB
mlb => sout.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
ss => sdout.IN1
ss => rreg[47].ENA
ss => rreg[46].ENA
ss => rreg[45].ENA
ss => rreg[44].ENA
ss => rreg[43].ENA
ss => rreg[42].ENA
ss => rreg[41].ENA
ss => rreg[40].ENA
ss => rreg[39].ENA
ss => rreg[38].ENA
ss => rreg[37].ENA
ss => rreg[36].ENA
ss => rreg[35].ENA
ss => rreg[34].ENA
ss => rreg[33].ENA
ss => rreg[32].ENA
ss => rreg[31].ENA
ss => rreg[30].ENA
ss => rreg[29].ENA
ss => rreg[28].ENA
ss => rreg[27].ENA
ss => rreg[26].ENA
ss => rreg[25].ENA
ss => rreg[24].ENA
ss => rreg[23].ENA
ss => rreg[22].ENA
ss => rreg[21].ENA
ss => rreg[20].ENA
ss => rreg[19].ENA
ss => rreg[18].ENA
ss => rreg[17].ENA
ss => rreg[16].ENA
ss => rreg[15].ENA
ss => rreg[14].ENA
ss => rreg[13].ENA
ss => rreg[12].ENA
ss => rreg[11].ENA
ss => rreg[10].ENA
ss => rreg[9].ENA
ss => rreg[8].ENA
ss => rreg[7].ENA
ss => rreg[6].ENA
ss => rreg[5].ENA
ss => rreg[4].ENA
ss => rreg[3].ENA
ss => rreg[2].ENA
ss => rreg[1].ENA
ss => rreg[0].ENA
ss => rdata[47]~reg0.ENA
ss => rdata[46]~reg0.ENA
ss => rdata[45]~reg0.ENA
ss => rdata[44]~reg0.ENA
ss => rdata[43]~reg0.ENA
ss => rdata[42]~reg0.ENA
ss => rdata[41]~reg0.ENA
ss => rdata[40]~reg0.ENA
ss => rdata[39]~reg0.ENA
ss => rdata[38]~reg0.ENA
ss => rdata[37]~reg0.ENA
ss => rdata[36]~reg0.ENA
ss => rdata[35]~reg0.ENA
ss => rdata[34]~reg0.ENA
ss => rdata[33]~reg0.ENA
ss => rdata[32]~reg0.ENA
ss => rdata[31]~reg0.ENA
ss => rdata[30]~reg0.ENA
ss => rdata[29]~reg0.ENA
ss => rdata[28]~reg0.ENA
ss => rdata[27]~reg0.ENA
ss => rdata[26]~reg0.ENA
ss => rdata[25]~reg0.ENA
ss => rdata[24]~reg0.ENA
ss => rdata[23]~reg0.ENA
ss => rdata[22]~reg0.ENA
ss => rdata[21]~reg0.ENA
ss => rdata[20]~reg0.ENA
ss => rdata[19]~reg0.ENA
ss => rdata[18]~reg0.ENA
ss => rdata[17]~reg0.ENA
ss => rdata[16]~reg0.ENA
ss => rdata[15]~reg0.ENA
ss => rdata[14]~reg0.ENA
ss => rdata[13]~reg0.ENA
ss => rdata[12]~reg0.ENA
ss => rdata[11]~reg0.ENA
ss => rdata[10]~reg0.ENA
ss => rdata[9]~reg0.ENA
ss => rdata[8]~reg0.ENA
ss => rdata[7]~reg0.ENA
ss => rdata[6]~reg0.ENA
ss => rdata[5]~reg0.ENA
ss => rdata[4]~reg0.ENA
ss => rdata[3]~reg0.ENA
ss => rdata[2]~reg0.ENA
ss => rdata[1]~reg0.ENA
ss => rdata[0]~reg0.ENA
ss => done~reg0.ENA
ss => nb[6].ENA
ss => nb[5].ENA
ss => nb[4].ENA
ss => nb[3].ENA
ss => nb[2].ENA
ss => nb[1].ENA
ss => treg[0].ENA
ss => nb[0].ENA
ss => treg[47].ENA
ss => treg[46].ENA
ss => treg[45].ENA
ss => treg[44].ENA
ss => treg[43].ENA
ss => treg[42].ENA
ss => treg[41].ENA
ss => treg[40].ENA
ss => treg[39].ENA
ss => treg[38].ENA
ss => treg[37].ENA
ss => treg[36].ENA
ss => treg[35].ENA
ss => treg[34].ENA
ss => treg[33].ENA
ss => treg[32].ENA
ss => treg[31].ENA
ss => treg[30].ENA
ss => treg[29].ENA
ss => treg[28].ENA
ss => treg[27].ENA
ss => treg[26].ENA
ss => treg[25].ENA
ss => treg[24].ENA
ss => treg[23].ENA
ss => treg[22].ENA
ss => treg[21].ENA
ss => treg[20].ENA
ss => treg[19].ENA
ss => treg[18].ENA
ss => treg[17].ENA
ss => treg[16].ENA
ss => treg[15].ENA
ss => treg[14].ENA
ss => treg[13].ENA
ss => treg[12].ENA
ss => treg[11].ENA
ss => treg[10].ENA
ss => treg[9].ENA
ss => treg[8].ENA
ss => treg[7].ENA
ss => treg[6].ENA
ss => treg[5].ENA
ss => treg[4].ENA
ss => treg[3].ENA
ss => treg[2].ENA
ss => treg[1].ENA
sck => nb[0].CLK
sck => nb[1].CLK
sck => nb[2].CLK
sck => nb[3].CLK
sck => nb[4].CLK
sck => nb[5].CLK
sck => nb[6].CLK
sck => done~reg0.CLK
sck => rdata[0]~reg0.CLK
sck => rdata[1]~reg0.CLK
sck => rdata[2]~reg0.CLK
sck => rdata[3]~reg0.CLK
sck => rdata[4]~reg0.CLK
sck => rdata[5]~reg0.CLK
sck => rdata[6]~reg0.CLK
sck => rdata[7]~reg0.CLK
sck => rdata[8]~reg0.CLK
sck => rdata[9]~reg0.CLK
sck => rdata[10]~reg0.CLK
sck => rdata[11]~reg0.CLK
sck => rdata[12]~reg0.CLK
sck => rdata[13]~reg0.CLK
sck => rdata[14]~reg0.CLK
sck => rdata[15]~reg0.CLK
sck => rdata[16]~reg0.CLK
sck => rdata[17]~reg0.CLK
sck => rdata[18]~reg0.CLK
sck => rdata[19]~reg0.CLK
sck => rdata[20]~reg0.CLK
sck => rdata[21]~reg0.CLK
sck => rdata[22]~reg0.CLK
sck => rdata[23]~reg0.CLK
sck => rdata[24]~reg0.CLK
sck => rdata[25]~reg0.CLK
sck => rdata[26]~reg0.CLK
sck => rdata[27]~reg0.CLK
sck => rdata[28]~reg0.CLK
sck => rdata[29]~reg0.CLK
sck => rdata[30]~reg0.CLK
sck => rdata[31]~reg0.CLK
sck => rdata[32]~reg0.CLK
sck => rdata[33]~reg0.CLK
sck => rdata[34]~reg0.CLK
sck => rdata[35]~reg0.CLK
sck => rdata[36]~reg0.CLK
sck => rdata[37]~reg0.CLK
sck => rdata[38]~reg0.CLK
sck => rdata[39]~reg0.CLK
sck => rdata[40]~reg0.CLK
sck => rdata[41]~reg0.CLK
sck => rdata[42]~reg0.CLK
sck => rdata[43]~reg0.CLK
sck => rdata[44]~reg0.CLK
sck => rdata[45]~reg0.CLK
sck => rdata[46]~reg0.CLK
sck => rdata[47]~reg0.CLK
sck => rreg[0].CLK
sck => rreg[1].CLK
sck => rreg[2].CLK
sck => rreg[3].CLK
sck => rreg[4].CLK
sck => rreg[5].CLK
sck => rreg[6].CLK
sck => rreg[7].CLK
sck => rreg[8].CLK
sck => rreg[9].CLK
sck => rreg[10].CLK
sck => rreg[11].CLK
sck => rreg[12].CLK
sck => rreg[13].CLK
sck => rreg[14].CLK
sck => rreg[15].CLK
sck => rreg[16].CLK
sck => rreg[17].CLK
sck => rreg[18].CLK
sck => rreg[19].CLK
sck => rreg[20].CLK
sck => rreg[21].CLK
sck => rreg[22].CLK
sck => rreg[23].CLK
sck => rreg[24].CLK
sck => rreg[25].CLK
sck => rreg[26].CLK
sck => rreg[27].CLK
sck => rreg[28].CLK
sck => rreg[29].CLK
sck => rreg[30].CLK
sck => rreg[31].CLK
sck => rreg[32].CLK
sck => rreg[33].CLK
sck => rreg[34].CLK
sck => rreg[35].CLK
sck => rreg[36].CLK
sck => rreg[37].CLK
sck => rreg[38].CLK
sck => rreg[39].CLK
sck => rreg[40].CLK
sck => rreg[41].CLK
sck => rreg[42].CLK
sck => rreg[43].CLK
sck => rreg[44].CLK
sck => rreg[45].CLK
sck => rreg[46].CLK
sck => rreg[47].CLK
sck => treg[0].CLK
sck => treg[1].CLK
sck => treg[2].CLK
sck => treg[3].CLK
sck => treg[4].CLK
sck => treg[5].CLK
sck => treg[6].CLK
sck => treg[7].CLK
sck => treg[8].CLK
sck => treg[9].CLK
sck => treg[10].CLK
sck => treg[11].CLK
sck => treg[12].CLK
sck => treg[13].CLK
sck => treg[14].CLK
sck => treg[15].CLK
sck => treg[16].CLK
sck => treg[17].CLK
sck => treg[18].CLK
sck => treg[19].CLK
sck => treg[20].CLK
sck => treg[21].CLK
sck => treg[22].CLK
sck => treg[23].CLK
sck => treg[24].CLK
sck => treg[25].CLK
sck => treg[26].CLK
sck => treg[27].CLK
sck => treg[28].CLK
sck => treg[29].CLK
sck => treg[30].CLK
sck => treg[31].CLK
sck => treg[32].CLK
sck => treg[33].CLK
sck => treg[34].CLK
sck => treg[35].CLK
sck => treg[36].CLK
sck => treg[37].CLK
sck => treg[38].CLK
sck => treg[39].CLK
sck => treg[40].CLK
sck => treg[41].CLK
sck => treg[42].CLK
sck => treg[43].CLK
sck => treg[44].CLK
sck => treg[45].CLK
sck => treg[46].CLK
sck => treg[47].CLK
sdin => rreg.DATAB
sdin => rreg.DATAA
sdout <= sdout.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[0] <= rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[1] <= rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[2] <= rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[3] <= rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[4] <= rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[5] <= rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[6] <= rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[7] <= rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[8] <= rdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[9] <= rdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[10] <= rdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[11] <= rdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[12] <= rdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[13] <= rdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[14] <= rdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[15] <= rdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[16] <= rdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[17] <= rdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[18] <= rdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[19] <= rdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[20] <= rdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[21] <= rdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[22] <= rdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[23] <= rdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[24] <= rdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[25] <= rdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[26] <= rdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[27] <= rdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[28] <= rdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[29] <= rdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[30] <= rdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[31] <= rdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[32] <= rdata[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[33] <= rdata[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[34] <= rdata[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[35] <= rdata[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[36] <= rdata[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[37] <= rdata[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[38] <= rdata[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[39] <= rdata[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[40] <= rdata[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[41] <= rdata[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[42] <= rdata[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[43] <= rdata[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[44] <= rdata[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[45] <= rdata[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[46] <= rdata[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[47] <= rdata[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|spi_slave:spi_slave_rx2_inst
rstb => nb[0].ACLR
rstb => nb[1].ACLR
rstb => nb[2].ACLR
rstb => nb[3].ACLR
rstb => nb[4].ACLR
rstb => nb[5].ACLR
rstb => nb[6].ACLR
rstb => done~reg0.ACLR
rstb => rdata[0]~reg0.ACLR
rstb => rdata[1]~reg0.ACLR
rstb => rdata[2]~reg0.ACLR
rstb => rdata[3]~reg0.ACLR
rstb => rdata[4]~reg0.ACLR
rstb => rdata[5]~reg0.ACLR
rstb => rdata[6]~reg0.ACLR
rstb => rdata[7]~reg0.ACLR
rstb => rdata[8]~reg0.ACLR
rstb => rdata[9]~reg0.ACLR
rstb => rdata[10]~reg0.ACLR
rstb => rdata[11]~reg0.ACLR
rstb => rdata[12]~reg0.ACLR
rstb => rdata[13]~reg0.ACLR
rstb => rdata[14]~reg0.ACLR
rstb => rdata[15]~reg0.ACLR
rstb => rdata[16]~reg0.ACLR
rstb => rdata[17]~reg0.ACLR
rstb => rdata[18]~reg0.ACLR
rstb => rdata[19]~reg0.ACLR
rstb => rdata[20]~reg0.ACLR
rstb => rdata[21]~reg0.ACLR
rstb => rdata[22]~reg0.ACLR
rstb => rdata[23]~reg0.ACLR
rstb => rdata[24]~reg0.ACLR
rstb => rdata[25]~reg0.ACLR
rstb => rdata[26]~reg0.ACLR
rstb => rdata[27]~reg0.ACLR
rstb => rdata[28]~reg0.ACLR
rstb => rdata[29]~reg0.ACLR
rstb => rdata[30]~reg0.ACLR
rstb => rdata[31]~reg0.ACLR
rstb => rdata[32]~reg0.ACLR
rstb => rdata[33]~reg0.ACLR
rstb => rdata[34]~reg0.ACLR
rstb => rdata[35]~reg0.ACLR
rstb => rdata[36]~reg0.ACLR
rstb => rdata[37]~reg0.ACLR
rstb => rdata[38]~reg0.ACLR
rstb => rdata[39]~reg0.ACLR
rstb => rdata[40]~reg0.ACLR
rstb => rdata[41]~reg0.ACLR
rstb => rdata[42]~reg0.ACLR
rstb => rdata[43]~reg0.ACLR
rstb => rdata[44]~reg0.ACLR
rstb => rdata[45]~reg0.ACLR
rstb => rdata[46]~reg0.ACLR
rstb => rdata[47]~reg0.ACLR
rstb => rreg[0].ACLR
rstb => rreg[1].ACLR
rstb => rreg[2].ACLR
rstb => rreg[3].ACLR
rstb => rreg[4].ACLR
rstb => rreg[5].ACLR
rstb => rreg[6].ACLR
rstb => rreg[7].ACLR
rstb => rreg[8].ACLR
rstb => rreg[9].ACLR
rstb => rreg[10].ACLR
rstb => rreg[11].ACLR
rstb => rreg[12].ACLR
rstb => rreg[13].ACLR
rstb => rreg[14].ACLR
rstb => rreg[15].ACLR
rstb => rreg[16].ACLR
rstb => rreg[17].ACLR
rstb => rreg[18].ACLR
rstb => rreg[19].ACLR
rstb => rreg[20].ACLR
rstb => rreg[21].ACLR
rstb => rreg[22].ACLR
rstb => rreg[23].ACLR
rstb => rreg[24].ACLR
rstb => rreg[25].ACLR
rstb => rreg[26].ACLR
rstb => rreg[27].ACLR
rstb => rreg[28].ACLR
rstb => rreg[29].ACLR
rstb => rreg[30].ACLR
rstb => rreg[31].ACLR
rstb => rreg[32].ACLR
rstb => rreg[33].ACLR
rstb => rreg[34].ACLR
rstb => rreg[35].ACLR
rstb => rreg[36].ACLR
rstb => rreg[37].ACLR
rstb => rreg[38].ACLR
rstb => rreg[39].ACLR
rstb => rreg[40].ACLR
rstb => rreg[41].ACLR
rstb => rreg[42].ACLR
rstb => rreg[43].ACLR
rstb => rreg[44].ACLR
rstb => rreg[45].ACLR
rstb => rreg[46].ACLR
rstb => rreg[47].ACLR
rstb => treg[0].PRESET
rstb => treg[1].PRESET
rstb => treg[2].PRESET
rstb => treg[3].PRESET
rstb => treg[4].PRESET
rstb => treg[5].PRESET
rstb => treg[6].PRESET
rstb => treg[7].PRESET
rstb => treg[8].ACLR
rstb => treg[9].ACLR
rstb => treg[10].ACLR
rstb => treg[11].ACLR
rstb => treg[12].ACLR
rstb => treg[13].ACLR
rstb => treg[14].ACLR
rstb => treg[15].ACLR
rstb => treg[16].ACLR
rstb => treg[17].ACLR
rstb => treg[18].ACLR
rstb => treg[19].ACLR
rstb => treg[20].ACLR
rstb => treg[21].ACLR
rstb => treg[22].ACLR
rstb => treg[23].ACLR
rstb => treg[24].ACLR
rstb => treg[25].ACLR
rstb => treg[26].ACLR
rstb => treg[27].ACLR
rstb => treg[28].ACLR
rstb => treg[29].ACLR
rstb => treg[30].ACLR
rstb => treg[31].ACLR
rstb => treg[32].ACLR
rstb => treg[33].ACLR
rstb => treg[34].ACLR
rstb => treg[35].ACLR
rstb => treg[36].ACLR
rstb => treg[37].ACLR
rstb => treg[38].ACLR
rstb => treg[39].ACLR
rstb => treg[40].ACLR
rstb => treg[41].ACLR
rstb => treg[42].ACLR
rstb => treg[43].ACLR
rstb => treg[44].ACLR
rstb => treg[45].ACLR
rstb => treg[46].ACLR
rstb => treg[47].ACLR
ten => sdout.IN0
tdata[0] => treg.DATAB
tdata[1] => treg.DATAB
tdata[2] => treg.DATAB
tdata[3] => treg.DATAB
tdata[4] => treg.DATAB
tdata[5] => treg.DATAB
tdata[6] => treg.DATAB
tdata[7] => treg.DATAB
tdata[8] => treg.DATAB
tdata[9] => treg.DATAB
tdata[10] => treg.DATAB
tdata[11] => treg.DATAB
tdata[12] => treg.DATAB
tdata[13] => treg.DATAB
tdata[14] => treg.DATAB
tdata[15] => treg.DATAB
tdata[16] => treg.DATAB
tdata[17] => treg.DATAB
tdata[18] => treg.DATAB
tdata[19] => treg.DATAB
tdata[20] => treg.DATAB
tdata[21] => treg.DATAB
tdata[22] => treg.DATAB
tdata[23] => treg.DATAB
tdata[24] => treg.DATAB
tdata[25] => treg.DATAB
tdata[26] => treg.DATAB
tdata[27] => treg.DATAB
tdata[28] => treg.DATAB
tdata[29] => treg.DATAB
tdata[30] => treg.DATAB
tdata[31] => treg.DATAB
tdata[32] => treg.DATAB
tdata[33] => treg.DATAB
tdata[34] => treg.DATAB
tdata[35] => treg.DATAB
tdata[36] => treg.DATAB
tdata[37] => treg.DATAB
tdata[38] => treg.DATAB
tdata[39] => treg.DATAB
tdata[40] => treg.DATAB
tdata[41] => treg.DATAB
tdata[42] => treg.DATAB
tdata[43] => treg.DATAB
tdata[44] => treg.DATAB
tdata[45] => treg.DATAB
tdata[46] => treg.DATAB
tdata[47] => treg.DATAB
mlb => sout.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => rreg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
mlb => treg.OUTPUTSELECT
ss => sdout.IN1
ss => rreg[47].ENA
ss => rreg[46].ENA
ss => rreg[45].ENA
ss => rreg[44].ENA
ss => rreg[43].ENA
ss => rreg[42].ENA
ss => rreg[41].ENA
ss => rreg[40].ENA
ss => rreg[39].ENA
ss => rreg[38].ENA
ss => rreg[37].ENA
ss => rreg[36].ENA
ss => rreg[35].ENA
ss => rreg[34].ENA
ss => rreg[33].ENA
ss => rreg[32].ENA
ss => rreg[31].ENA
ss => rreg[30].ENA
ss => rreg[29].ENA
ss => rreg[28].ENA
ss => rreg[27].ENA
ss => rreg[26].ENA
ss => rreg[25].ENA
ss => rreg[24].ENA
ss => rreg[23].ENA
ss => rreg[22].ENA
ss => rreg[21].ENA
ss => rreg[20].ENA
ss => rreg[19].ENA
ss => rreg[18].ENA
ss => rreg[17].ENA
ss => rreg[16].ENA
ss => rreg[15].ENA
ss => rreg[14].ENA
ss => rreg[13].ENA
ss => rreg[12].ENA
ss => rreg[11].ENA
ss => rreg[10].ENA
ss => rreg[9].ENA
ss => rreg[8].ENA
ss => rreg[7].ENA
ss => rreg[6].ENA
ss => rreg[5].ENA
ss => rreg[4].ENA
ss => rreg[3].ENA
ss => rreg[2].ENA
ss => rreg[1].ENA
ss => rreg[0].ENA
ss => rdata[47]~reg0.ENA
ss => rdata[46]~reg0.ENA
ss => rdata[45]~reg0.ENA
ss => rdata[44]~reg0.ENA
ss => rdata[43]~reg0.ENA
ss => rdata[42]~reg0.ENA
ss => rdata[41]~reg0.ENA
ss => rdata[40]~reg0.ENA
ss => rdata[39]~reg0.ENA
ss => rdata[38]~reg0.ENA
ss => rdata[37]~reg0.ENA
ss => rdata[36]~reg0.ENA
ss => rdata[35]~reg0.ENA
ss => rdata[34]~reg0.ENA
ss => rdata[33]~reg0.ENA
ss => rdata[32]~reg0.ENA
ss => rdata[31]~reg0.ENA
ss => rdata[30]~reg0.ENA
ss => rdata[29]~reg0.ENA
ss => rdata[28]~reg0.ENA
ss => rdata[27]~reg0.ENA
ss => rdata[26]~reg0.ENA
ss => rdata[25]~reg0.ENA
ss => rdata[24]~reg0.ENA
ss => rdata[23]~reg0.ENA
ss => rdata[22]~reg0.ENA
ss => rdata[21]~reg0.ENA
ss => rdata[20]~reg0.ENA
ss => rdata[19]~reg0.ENA
ss => rdata[18]~reg0.ENA
ss => rdata[17]~reg0.ENA
ss => rdata[16]~reg0.ENA
ss => rdata[15]~reg0.ENA
ss => rdata[14]~reg0.ENA
ss => rdata[13]~reg0.ENA
ss => rdata[12]~reg0.ENA
ss => rdata[11]~reg0.ENA
ss => rdata[10]~reg0.ENA
ss => rdata[9]~reg0.ENA
ss => rdata[8]~reg0.ENA
ss => rdata[7]~reg0.ENA
ss => rdata[6]~reg0.ENA
ss => rdata[5]~reg0.ENA
ss => rdata[4]~reg0.ENA
ss => rdata[3]~reg0.ENA
ss => rdata[2]~reg0.ENA
ss => rdata[1]~reg0.ENA
ss => rdata[0]~reg0.ENA
ss => done~reg0.ENA
ss => nb[6].ENA
ss => nb[5].ENA
ss => nb[4].ENA
ss => nb[3].ENA
ss => nb[2].ENA
ss => nb[1].ENA
ss => treg[0].ENA
ss => nb[0].ENA
ss => treg[47].ENA
ss => treg[46].ENA
ss => treg[45].ENA
ss => treg[44].ENA
ss => treg[43].ENA
ss => treg[42].ENA
ss => treg[41].ENA
ss => treg[40].ENA
ss => treg[39].ENA
ss => treg[38].ENA
ss => treg[37].ENA
ss => treg[36].ENA
ss => treg[35].ENA
ss => treg[34].ENA
ss => treg[33].ENA
ss => treg[32].ENA
ss => treg[31].ENA
ss => treg[30].ENA
ss => treg[29].ENA
ss => treg[28].ENA
ss => treg[27].ENA
ss => treg[26].ENA
ss => treg[25].ENA
ss => treg[24].ENA
ss => treg[23].ENA
ss => treg[22].ENA
ss => treg[21].ENA
ss => treg[20].ENA
ss => treg[19].ENA
ss => treg[18].ENA
ss => treg[17].ENA
ss => treg[16].ENA
ss => treg[15].ENA
ss => treg[14].ENA
ss => treg[13].ENA
ss => treg[12].ENA
ss => treg[11].ENA
ss => treg[10].ENA
ss => treg[9].ENA
ss => treg[8].ENA
ss => treg[7].ENA
ss => treg[6].ENA
ss => treg[5].ENA
ss => treg[4].ENA
ss => treg[3].ENA
ss => treg[2].ENA
ss => treg[1].ENA
sck => nb[0].CLK
sck => nb[1].CLK
sck => nb[2].CLK
sck => nb[3].CLK
sck => nb[4].CLK
sck => nb[5].CLK
sck => nb[6].CLK
sck => done~reg0.CLK
sck => rdata[0]~reg0.CLK
sck => rdata[1]~reg0.CLK
sck => rdata[2]~reg0.CLK
sck => rdata[3]~reg0.CLK
sck => rdata[4]~reg0.CLK
sck => rdata[5]~reg0.CLK
sck => rdata[6]~reg0.CLK
sck => rdata[7]~reg0.CLK
sck => rdata[8]~reg0.CLK
sck => rdata[9]~reg0.CLK
sck => rdata[10]~reg0.CLK
sck => rdata[11]~reg0.CLK
sck => rdata[12]~reg0.CLK
sck => rdata[13]~reg0.CLK
sck => rdata[14]~reg0.CLK
sck => rdata[15]~reg0.CLK
sck => rdata[16]~reg0.CLK
sck => rdata[17]~reg0.CLK
sck => rdata[18]~reg0.CLK
sck => rdata[19]~reg0.CLK
sck => rdata[20]~reg0.CLK
sck => rdata[21]~reg0.CLK
sck => rdata[22]~reg0.CLK
sck => rdata[23]~reg0.CLK
sck => rdata[24]~reg0.CLK
sck => rdata[25]~reg0.CLK
sck => rdata[26]~reg0.CLK
sck => rdata[27]~reg0.CLK
sck => rdata[28]~reg0.CLK
sck => rdata[29]~reg0.CLK
sck => rdata[30]~reg0.CLK
sck => rdata[31]~reg0.CLK
sck => rdata[32]~reg0.CLK
sck => rdata[33]~reg0.CLK
sck => rdata[34]~reg0.CLK
sck => rdata[35]~reg0.CLK
sck => rdata[36]~reg0.CLK
sck => rdata[37]~reg0.CLK
sck => rdata[38]~reg0.CLK
sck => rdata[39]~reg0.CLK
sck => rdata[40]~reg0.CLK
sck => rdata[41]~reg0.CLK
sck => rdata[42]~reg0.CLK
sck => rdata[43]~reg0.CLK
sck => rdata[44]~reg0.CLK
sck => rdata[45]~reg0.CLK
sck => rdata[46]~reg0.CLK
sck => rdata[47]~reg0.CLK
sck => rreg[0].CLK
sck => rreg[1].CLK
sck => rreg[2].CLK
sck => rreg[3].CLK
sck => rreg[4].CLK
sck => rreg[5].CLK
sck => rreg[6].CLK
sck => rreg[7].CLK
sck => rreg[8].CLK
sck => rreg[9].CLK
sck => rreg[10].CLK
sck => rreg[11].CLK
sck => rreg[12].CLK
sck => rreg[13].CLK
sck => rreg[14].CLK
sck => rreg[15].CLK
sck => rreg[16].CLK
sck => rreg[17].CLK
sck => rreg[18].CLK
sck => rreg[19].CLK
sck => rreg[20].CLK
sck => rreg[21].CLK
sck => rreg[22].CLK
sck => rreg[23].CLK
sck => rreg[24].CLK
sck => rreg[25].CLK
sck => rreg[26].CLK
sck => rreg[27].CLK
sck => rreg[28].CLK
sck => rreg[29].CLK
sck => rreg[30].CLK
sck => rreg[31].CLK
sck => rreg[32].CLK
sck => rreg[33].CLK
sck => rreg[34].CLK
sck => rreg[35].CLK
sck => rreg[36].CLK
sck => rreg[37].CLK
sck => rreg[38].CLK
sck => rreg[39].CLK
sck => rreg[40].CLK
sck => rreg[41].CLK
sck => rreg[42].CLK
sck => rreg[43].CLK
sck => rreg[44].CLK
sck => rreg[45].CLK
sck => rreg[46].CLK
sck => rreg[47].CLK
sck => treg[0].CLK
sck => treg[1].CLK
sck => treg[2].CLK
sck => treg[3].CLK
sck => treg[4].CLK
sck => treg[5].CLK
sck => treg[6].CLK
sck => treg[7].CLK
sck => treg[8].CLK
sck => treg[9].CLK
sck => treg[10].CLK
sck => treg[11].CLK
sck => treg[12].CLK
sck => treg[13].CLK
sck => treg[14].CLK
sck => treg[15].CLK
sck => treg[16].CLK
sck => treg[17].CLK
sck => treg[18].CLK
sck => treg[19].CLK
sck => treg[20].CLK
sck => treg[21].CLK
sck => treg[22].CLK
sck => treg[23].CLK
sck => treg[24].CLK
sck => treg[25].CLK
sck => treg[26].CLK
sck => treg[27].CLK
sck => treg[28].CLK
sck => treg[29].CLK
sck => treg[30].CLK
sck => treg[31].CLK
sck => treg[32].CLK
sck => treg[33].CLK
sck => treg[34].CLK
sck => treg[35].CLK
sck => treg[36].CLK
sck => treg[37].CLK
sck => treg[38].CLK
sck => treg[39].CLK
sck => treg[40].CLK
sck => treg[41].CLK
sck => treg[42].CLK
sck => treg[43].CLK
sck => treg[44].CLK
sck => treg[45].CLK
sck => treg[46].CLK
sck => treg[47].CLK
sdin => rreg.DATAB
sdin => rreg.DATAA
sdout <= sdout.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[0] <= rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[1] <= rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[2] <= rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[3] <= rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[4] <= rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[5] <= rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[6] <= rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[7] <= rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[8] <= rdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[9] <= rdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[10] <= rdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[11] <= rdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[12] <= rdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[13] <= rdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[14] <= rdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[15] <= rdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[16] <= rdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[17] <= rdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[18] <= rdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[19] <= rdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[20] <= rdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[21] <= rdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[22] <= rdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[23] <= rdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[24] <= rdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[25] <= rdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[26] <= rdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[27] <= rdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[28] <= rdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[29] <= rdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[30] <= rdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[31] <= rdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[32] <= rdata[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[33] <= rdata[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[34] <= rdata[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[35] <= rdata[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[36] <= rdata[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[37] <= rdata[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[38] <= rdata[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[39] <= rdata[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[40] <= rdata[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[41] <= rdata[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[42] <= rdata[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[43] <= rdata[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[44] <= rdata[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[45] <= rdata[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[46] <= rdata[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[47] <= rdata[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|filter:filter_inst
clock => selected_filter[0]~reg0.CLK
clock => selected_filter[1]~reg0.CLK
clock => selected_filter[2]~reg0.CLK
clock => selected_filter[3]~reg0.CLK
clock => selected_filter[4]~reg0.CLK
clock => selected_filter[5]~reg0.CLK
clock => selected_filter[6]~reg0.CLK
frequency[0] => LessThan0.IN64
frequency[0] => LessThan1.IN64
frequency[0] => LessThan2.IN64
frequency[0] => LessThan3.IN64
frequency[0] => LessThan4.IN64
frequency[0] => LessThan5.IN64
frequency[1] => LessThan0.IN63
frequency[1] => LessThan1.IN63
frequency[1] => LessThan2.IN63
frequency[1] => LessThan3.IN63
frequency[1] => LessThan4.IN63
frequency[1] => LessThan5.IN63
frequency[2] => LessThan0.IN62
frequency[2] => LessThan1.IN62
frequency[2] => LessThan2.IN62
frequency[2] => LessThan3.IN62
frequency[2] => LessThan4.IN62
frequency[2] => LessThan5.IN62
frequency[3] => LessThan0.IN61
frequency[3] => LessThan1.IN61
frequency[3] => LessThan2.IN61
frequency[3] => LessThan3.IN61
frequency[3] => LessThan4.IN61
frequency[3] => LessThan5.IN61
frequency[4] => LessThan0.IN60
frequency[4] => LessThan1.IN60
frequency[4] => LessThan2.IN60
frequency[4] => LessThan3.IN60
frequency[4] => LessThan4.IN60
frequency[4] => LessThan5.IN60
frequency[5] => LessThan0.IN59
frequency[5] => LessThan1.IN59
frequency[5] => LessThan2.IN59
frequency[5] => LessThan3.IN59
frequency[5] => LessThan4.IN59
frequency[5] => LessThan5.IN59
frequency[6] => LessThan0.IN58
frequency[6] => LessThan1.IN58
frequency[6] => LessThan2.IN58
frequency[6] => LessThan3.IN58
frequency[6] => LessThan4.IN58
frequency[6] => LessThan5.IN58
frequency[7] => LessThan0.IN57
frequency[7] => LessThan1.IN57
frequency[7] => LessThan2.IN57
frequency[7] => LessThan3.IN57
frequency[7] => LessThan4.IN57
frequency[7] => LessThan5.IN57
frequency[8] => LessThan0.IN56
frequency[8] => LessThan1.IN56
frequency[8] => LessThan2.IN56
frequency[8] => LessThan3.IN56
frequency[8] => LessThan4.IN56
frequency[8] => LessThan5.IN56
frequency[9] => LessThan0.IN55
frequency[9] => LessThan1.IN55
frequency[9] => LessThan2.IN55
frequency[9] => LessThan3.IN55
frequency[9] => LessThan4.IN55
frequency[9] => LessThan5.IN55
frequency[10] => LessThan0.IN54
frequency[10] => LessThan1.IN54
frequency[10] => LessThan2.IN54
frequency[10] => LessThan3.IN54
frequency[10] => LessThan4.IN54
frequency[10] => LessThan5.IN54
frequency[11] => LessThan0.IN53
frequency[11] => LessThan1.IN53
frequency[11] => LessThan2.IN53
frequency[11] => LessThan3.IN53
frequency[11] => LessThan4.IN53
frequency[11] => LessThan5.IN53
frequency[12] => LessThan0.IN52
frequency[12] => LessThan1.IN52
frequency[12] => LessThan2.IN52
frequency[12] => LessThan3.IN52
frequency[12] => LessThan4.IN52
frequency[12] => LessThan5.IN52
frequency[13] => LessThan0.IN51
frequency[13] => LessThan1.IN51
frequency[13] => LessThan2.IN51
frequency[13] => LessThan3.IN51
frequency[13] => LessThan4.IN51
frequency[13] => LessThan5.IN51
frequency[14] => LessThan0.IN50
frequency[14] => LessThan1.IN50
frequency[14] => LessThan2.IN50
frequency[14] => LessThan3.IN50
frequency[14] => LessThan4.IN50
frequency[14] => LessThan5.IN50
frequency[15] => LessThan0.IN49
frequency[15] => LessThan1.IN49
frequency[15] => LessThan2.IN49
frequency[15] => LessThan3.IN49
frequency[15] => LessThan4.IN49
frequency[15] => LessThan5.IN49
frequency[16] => LessThan0.IN48
frequency[16] => LessThan1.IN48
frequency[16] => LessThan2.IN48
frequency[16] => LessThan3.IN48
frequency[16] => LessThan4.IN48
frequency[16] => LessThan5.IN48
frequency[17] => LessThan0.IN47
frequency[17] => LessThan1.IN47
frequency[17] => LessThan2.IN47
frequency[17] => LessThan3.IN47
frequency[17] => LessThan4.IN47
frequency[17] => LessThan5.IN47
frequency[18] => LessThan0.IN46
frequency[18] => LessThan1.IN46
frequency[18] => LessThan2.IN46
frequency[18] => LessThan3.IN46
frequency[18] => LessThan4.IN46
frequency[18] => LessThan5.IN46
frequency[19] => LessThan0.IN45
frequency[19] => LessThan1.IN45
frequency[19] => LessThan2.IN45
frequency[19] => LessThan3.IN45
frequency[19] => LessThan4.IN45
frequency[19] => LessThan5.IN45
frequency[20] => LessThan0.IN44
frequency[20] => LessThan1.IN44
frequency[20] => LessThan2.IN44
frequency[20] => LessThan3.IN44
frequency[20] => LessThan4.IN44
frequency[20] => LessThan5.IN44
frequency[21] => LessThan0.IN43
frequency[21] => LessThan1.IN43
frequency[21] => LessThan2.IN43
frequency[21] => LessThan3.IN43
frequency[21] => LessThan4.IN43
frequency[21] => LessThan5.IN43
frequency[22] => LessThan0.IN42
frequency[22] => LessThan1.IN42
frequency[22] => LessThan2.IN42
frequency[22] => LessThan3.IN42
frequency[22] => LessThan4.IN42
frequency[22] => LessThan5.IN42
frequency[23] => LessThan0.IN41
frequency[23] => LessThan1.IN41
frequency[23] => LessThan2.IN41
frequency[23] => LessThan3.IN41
frequency[23] => LessThan4.IN41
frequency[23] => LessThan5.IN41
frequency[24] => LessThan0.IN40
frequency[24] => LessThan1.IN40
frequency[24] => LessThan2.IN40
frequency[24] => LessThan3.IN40
frequency[24] => LessThan4.IN40
frequency[24] => LessThan5.IN40
frequency[25] => LessThan0.IN39
frequency[25] => LessThan1.IN39
frequency[25] => LessThan2.IN39
frequency[25] => LessThan3.IN39
frequency[25] => LessThan4.IN39
frequency[25] => LessThan5.IN39
frequency[26] => LessThan0.IN38
frequency[26] => LessThan1.IN38
frequency[26] => LessThan2.IN38
frequency[26] => LessThan3.IN38
frequency[26] => LessThan4.IN38
frequency[26] => LessThan5.IN38
frequency[27] => LessThan0.IN37
frequency[27] => LessThan1.IN37
frequency[27] => LessThan2.IN37
frequency[27] => LessThan3.IN37
frequency[27] => LessThan4.IN37
frequency[27] => LessThan5.IN37
frequency[28] => LessThan0.IN36
frequency[28] => LessThan1.IN36
frequency[28] => LessThan2.IN36
frequency[28] => LessThan3.IN36
frequency[28] => LessThan4.IN36
frequency[28] => LessThan5.IN36
frequency[29] => LessThan0.IN35
frequency[29] => LessThan1.IN35
frequency[29] => LessThan2.IN35
frequency[29] => LessThan3.IN35
frequency[29] => LessThan4.IN35
frequency[29] => LessThan5.IN35
frequency[30] => LessThan0.IN34
frequency[30] => LessThan1.IN34
frequency[30] => LessThan2.IN34
frequency[30] => LessThan3.IN34
frequency[30] => LessThan4.IN34
frequency[30] => LessThan5.IN34
frequency[31] => LessThan0.IN33
frequency[31] => LessThan1.IN33
frequency[31] => LessThan2.IN33
frequency[31] => LessThan3.IN33
frequency[31] => LessThan4.IN33
frequency[31] => LessThan5.IN33
selected_filter[0] <= selected_filter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected_filter[1] <= selected_filter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected_filter[2] <= selected_filter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected_filter[3] <= selected_filter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected_filter[4] <= selected_filter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected_filter[5] <= selected_filter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selected_filter[6] <= selected_filter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|reset_handler:reset_handler_inst
clock => reset_counter[0].CLK
clock => reset_counter[1].CLK
clock => reset_counter[2].CLK
clock => reset_counter[3].CLK
clock => reset_counter[4].CLK
clock => reset_counter[5].CLK
clock => reset_counter[6].CLK
clock => reset_counter[7].CLK
clock => reset_counter[8].CLK
clock => reset_counter[9].CLK
clock => reset_counter[10].CLK
clock => reset_counter[11].CLK
clock => reset_counter[12].CLK
clock => reset_counter[13].CLK
clock => reset_counter[14].CLK
clock => reset_counter[15].CLK
clock => reset_counter[16].CLK
clock => reset_counter[17].CLK
clock => reset_counter[18].CLK
clock => reset_counter[19].CLK
clock => reset_counter[20].CLK
clock => reset_counter[21].CLK
clock => reset_counter[22].CLK
clock => reset_counter[23].CLK
clock => reset~reg0.CLK
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst
clock => clock.IN6
rate[0] => rate[0].IN2
rate[1] => rate[1].IN2
rate[2] => rate[2].IN2
rate[3] => rate[3].IN2
rate[4] => rate[4].IN2
rate[5] => rate[5].IN2
frequency[0] => frequency[0].IN1
frequency[1] => frequency[1].IN1
frequency[2] => frequency[2].IN1
frequency[3] => frequency[3].IN1
frequency[4] => frequency[4].IN1
frequency[5] => frequency[5].IN1
frequency[6] => frequency[6].IN1
frequency[7] => frequency[7].IN1
frequency[8] => frequency[8].IN1
frequency[9] => frequency[9].IN1
frequency[10] => frequency[10].IN1
frequency[11] => frequency[11].IN1
frequency[12] => frequency[12].IN1
frequency[13] => frequency[13].IN1
frequency[14] => frequency[14].IN1
frequency[15] => frequency[15].IN1
frequency[16] => frequency[16].IN1
frequency[17] => frequency[17].IN1
frequency[18] => frequency[18].IN1
frequency[19] => frequency[19].IN1
frequency[20] => frequency[20].IN1
frequency[21] => frequency[21].IN1
frequency[22] => frequency[22].IN1
frequency[23] => frequency[23].IN1
frequency[24] => frequency[24].IN1
frequency[25] => frequency[25].IN1
frequency[26] => frequency[26].IN1
frequency[27] => frequency[27].IN1
frequency[28] => frequency[28].IN1
frequency[29] => frequency[29].IN1
frequency[30] => frequency[30].IN1
frequency[31] => frequency[31].IN1
out_strobe <= firX8R8:fir2.port4
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
in_data[2] => in_data[2].IN1
in_data[3] => in_data[3].IN1
in_data[4] => in_data[4].IN1
in_data[5] => in_data[5].IN1
in_data[6] => in_data[6].IN1
in_data[7] => in_data[7].IN1
in_data[8] => in_data[8].IN1
in_data[9] => in_data[9].IN1
in_data[10] => in_data[10].IN1
in_data[11] => in_data[11].IN1
out_data_I[0] <= firX8R8:fir2.port5
out_data_I[1] <= firX8R8:fir2.port5
out_data_I[2] <= firX8R8:fir2.port5
out_data_I[3] <= firX8R8:fir2.port5
out_data_I[4] <= firX8R8:fir2.port5
out_data_I[5] <= firX8R8:fir2.port5
out_data_I[6] <= firX8R8:fir2.port5
out_data_I[7] <= firX8R8:fir2.port5
out_data_I[8] <= firX8R8:fir2.port5
out_data_I[9] <= firX8R8:fir2.port5
out_data_I[10] <= firX8R8:fir2.port5
out_data_I[11] <= firX8R8:fir2.port5
out_data_I[12] <= firX8R8:fir2.port5
out_data_I[13] <= firX8R8:fir2.port5
out_data_I[14] <= firX8R8:fir2.port5
out_data_I[15] <= firX8R8:fir2.port5
out_data_I[16] <= firX8R8:fir2.port5
out_data_I[17] <= firX8R8:fir2.port5
out_data_I[18] <= firX8R8:fir2.port5
out_data_I[19] <= firX8R8:fir2.port5
out_data_I[20] <= firX8R8:fir2.port5
out_data_I[21] <= firX8R8:fir2.port5
out_data_I[22] <= firX8R8:fir2.port5
out_data_I[23] <= firX8R8:fir2.port5
out_data_Q[0] <= firX8R8:fir2.port6
out_data_Q[1] <= firX8R8:fir2.port6
out_data_Q[2] <= firX8R8:fir2.port6
out_data_Q[3] <= firX8R8:fir2.port6
out_data_Q[4] <= firX8R8:fir2.port6
out_data_Q[5] <= firX8R8:fir2.port6
out_data_Q[6] <= firX8R8:fir2.port6
out_data_Q[7] <= firX8R8:fir2.port6
out_data_Q[8] <= firX8R8:fir2.port6
out_data_Q[9] <= firX8R8:fir2.port6
out_data_Q[10] <= firX8R8:fir2.port6
out_data_Q[11] <= firX8R8:fir2.port6
out_data_Q[12] <= firX8R8:fir2.port6
out_data_Q[13] <= firX8R8:fir2.port6
out_data_Q[14] <= firX8R8:fir2.port6
out_data_Q[15] <= firX8R8:fir2.port6
out_data_Q[16] <= firX8R8:fir2.port6
out_data_Q[17] <= firX8R8:fir2.port6
out_data_Q[18] <= firX8R8:fir2.port6
out_data_Q[19] <= firX8R8:fir2.port6
out_data_Q[20] <= firX8R8:fir2.port6
out_data_Q[21] <= firX8R8:fir2.port6
out_data_Q[22] <= firX8R8:fir2.port6
out_data_Q[23] <= firX8R8:fir2.port6


|radioberry|receiver:receiver_inst|cordic:cordic_inst
clock => Y[14][0].CLK
clock => Y[14][1].CLK
clock => Y[14][2].CLK
clock => Y[14][3].CLK
clock => Y[14][4].CLK
clock => Y[14][5].CLK
clock => Y[14][6].CLK
clock => Y[14][7].CLK
clock => Y[14][8].CLK
clock => Y[14][9].CLK
clock => Y[14][10].CLK
clock => Y[14][11].CLK
clock => Y[14][12].CLK
clock => Y[14][13].CLK
clock => Y[14][14].CLK
clock => Y[14][15].CLK
clock => Y[14][16].CLK
clock => Y[14][17].CLK
clock => X[14][0].CLK
clock => X[14][1].CLK
clock => X[14][2].CLK
clock => X[14][3].CLK
clock => X[14][4].CLK
clock => X[14][5].CLK
clock => X[14][6].CLK
clock => X[14][7].CLK
clock => X[14][8].CLK
clock => X[14][9].CLK
clock => X[14][10].CLK
clock => X[14][11].CLK
clock => X[14][12].CLK
clock => X[14][13].CLK
clock => X[14][14].CLK
clock => X[14][15].CLK
clock => X[14][16].CLK
clock => X[14][17].CLK
clock => Z[13][2].CLK
clock => Y[13][0].CLK
clock => Y[13][1].CLK
clock => Y[13][2].CLK
clock => Y[13][3].CLK
clock => Y[13][4].CLK
clock => Y[13][5].CLK
clock => Y[13][6].CLK
clock => Y[13][7].CLK
clock => Y[13][8].CLK
clock => Y[13][9].CLK
clock => Y[13][10].CLK
clock => Y[13][11].CLK
clock => Y[13][12].CLK
clock => Y[13][13].CLK
clock => Y[13][14].CLK
clock => Y[13][15].CLK
clock => Y[13][16].CLK
clock => Y[13][17].CLK
clock => X[13][0].CLK
clock => X[13][1].CLK
clock => X[13][2].CLK
clock => X[13][3].CLK
clock => X[13][4].CLK
clock => X[13][5].CLK
clock => X[13][6].CLK
clock => X[13][7].CLK
clock => X[13][8].CLK
clock => X[13][9].CLK
clock => X[13][10].CLK
clock => X[13][11].CLK
clock => X[13][12].CLK
clock => X[13][13].CLK
clock => X[13][14].CLK
clock => X[13][15].CLK
clock => X[13][16].CLK
clock => X[13][17].CLK
clock => Z[12][0].CLK
clock => Z[12][1].CLK
clock => Z[12][2].CLK
clock => Z[12][3].CLK
clock => Y[12][0].CLK
clock => Y[12][1].CLK
clock => Y[12][2].CLK
clock => Y[12][3].CLK
clock => Y[12][4].CLK
clock => Y[12][5].CLK
clock => Y[12][6].CLK
clock => Y[12][7].CLK
clock => Y[12][8].CLK
clock => Y[12][9].CLK
clock => Y[12][10].CLK
clock => Y[12][11].CLK
clock => Y[12][12].CLK
clock => Y[12][13].CLK
clock => Y[12][14].CLK
clock => Y[12][15].CLK
clock => Y[12][16].CLK
clock => Y[12][17].CLK
clock => X[12][0].CLK
clock => X[12][1].CLK
clock => X[12][2].CLK
clock => X[12][3].CLK
clock => X[12][4].CLK
clock => X[12][5].CLK
clock => X[12][6].CLK
clock => X[12][7].CLK
clock => X[12][8].CLK
clock => X[12][9].CLK
clock => X[12][10].CLK
clock => X[12][11].CLK
clock => X[12][12].CLK
clock => X[12][13].CLK
clock => X[12][14].CLK
clock => X[12][15].CLK
clock => X[12][16].CLK
clock => X[12][17].CLK
clock => Z[11][0].CLK
clock => Z[11][1].CLK
clock => Z[11][2].CLK
clock => Z[11][3].CLK
clock => Z[11][4].CLK
clock => Y[11][0].CLK
clock => Y[11][1].CLK
clock => Y[11][2].CLK
clock => Y[11][3].CLK
clock => Y[11][4].CLK
clock => Y[11][5].CLK
clock => Y[11][6].CLK
clock => Y[11][7].CLK
clock => Y[11][8].CLK
clock => Y[11][9].CLK
clock => Y[11][10].CLK
clock => Y[11][11].CLK
clock => Y[11][12].CLK
clock => Y[11][13].CLK
clock => Y[11][14].CLK
clock => Y[11][15].CLK
clock => Y[11][16].CLK
clock => Y[11][17].CLK
clock => X[11][0].CLK
clock => X[11][1].CLK
clock => X[11][2].CLK
clock => X[11][3].CLK
clock => X[11][4].CLK
clock => X[11][5].CLK
clock => X[11][6].CLK
clock => X[11][7].CLK
clock => X[11][8].CLK
clock => X[11][9].CLK
clock => X[11][10].CLK
clock => X[11][11].CLK
clock => X[11][12].CLK
clock => X[11][13].CLK
clock => X[11][14].CLK
clock => X[11][15].CLK
clock => X[11][16].CLK
clock => X[11][17].CLK
clock => Z[10][0].CLK
clock => Z[10][1].CLK
clock => Z[10][2].CLK
clock => Z[10][3].CLK
clock => Z[10][4].CLK
clock => Z[10][5].CLK
clock => Y[10][0].CLK
clock => Y[10][1].CLK
clock => Y[10][2].CLK
clock => Y[10][3].CLK
clock => Y[10][4].CLK
clock => Y[10][5].CLK
clock => Y[10][6].CLK
clock => Y[10][7].CLK
clock => Y[10][8].CLK
clock => Y[10][9].CLK
clock => Y[10][10].CLK
clock => Y[10][11].CLK
clock => Y[10][12].CLK
clock => Y[10][13].CLK
clock => Y[10][14].CLK
clock => Y[10][15].CLK
clock => Y[10][16].CLK
clock => Y[10][17].CLK
clock => X[10][0].CLK
clock => X[10][1].CLK
clock => X[10][2].CLK
clock => X[10][3].CLK
clock => X[10][4].CLK
clock => X[10][5].CLK
clock => X[10][6].CLK
clock => X[10][7].CLK
clock => X[10][8].CLK
clock => X[10][9].CLK
clock => X[10][10].CLK
clock => X[10][11].CLK
clock => X[10][12].CLK
clock => X[10][13].CLK
clock => X[10][14].CLK
clock => X[10][15].CLK
clock => X[10][16].CLK
clock => X[10][17].CLK
clock => Z[9][0].CLK
clock => Z[9][1].CLK
clock => Z[9][2].CLK
clock => Z[9][3].CLK
clock => Z[9][4].CLK
clock => Z[9][5].CLK
clock => Z[9][6].CLK
clock => Y[9][0].CLK
clock => Y[9][1].CLK
clock => Y[9][2].CLK
clock => Y[9][3].CLK
clock => Y[9][4].CLK
clock => Y[9][5].CLK
clock => Y[9][6].CLK
clock => Y[9][7].CLK
clock => Y[9][8].CLK
clock => Y[9][9].CLK
clock => Y[9][10].CLK
clock => Y[9][11].CLK
clock => Y[9][12].CLK
clock => Y[9][13].CLK
clock => Y[9][14].CLK
clock => Y[9][15].CLK
clock => Y[9][16].CLK
clock => Y[9][17].CLK
clock => X[9][0].CLK
clock => X[9][1].CLK
clock => X[9][2].CLK
clock => X[9][3].CLK
clock => X[9][4].CLK
clock => X[9][5].CLK
clock => X[9][6].CLK
clock => X[9][7].CLK
clock => X[9][8].CLK
clock => X[9][9].CLK
clock => X[9][10].CLK
clock => X[9][11].CLK
clock => X[9][12].CLK
clock => X[9][13].CLK
clock => X[9][14].CLK
clock => X[9][15].CLK
clock => X[9][16].CLK
clock => X[9][17].CLK
clock => Z[8][0].CLK
clock => Z[8][1].CLK
clock => Z[8][2].CLK
clock => Z[8][3].CLK
clock => Z[8][4].CLK
clock => Z[8][5].CLK
clock => Z[8][6].CLK
clock => Z[8][7].CLK
clock => Y[8][0].CLK
clock => Y[8][1].CLK
clock => Y[8][2].CLK
clock => Y[8][3].CLK
clock => Y[8][4].CLK
clock => Y[8][5].CLK
clock => Y[8][6].CLK
clock => Y[8][7].CLK
clock => Y[8][8].CLK
clock => Y[8][9].CLK
clock => Y[8][10].CLK
clock => Y[8][11].CLK
clock => Y[8][12].CLK
clock => Y[8][13].CLK
clock => Y[8][14].CLK
clock => Y[8][15].CLK
clock => Y[8][16].CLK
clock => Y[8][17].CLK
clock => X[8][0].CLK
clock => X[8][1].CLK
clock => X[8][2].CLK
clock => X[8][3].CLK
clock => X[8][4].CLK
clock => X[8][5].CLK
clock => X[8][6].CLK
clock => X[8][7].CLK
clock => X[8][8].CLK
clock => X[8][9].CLK
clock => X[8][10].CLK
clock => X[8][11].CLK
clock => X[8][12].CLK
clock => X[8][13].CLK
clock => X[8][14].CLK
clock => X[8][15].CLK
clock => X[8][16].CLK
clock => X[8][17].CLK
clock => Z[7][0].CLK
clock => Z[7][1].CLK
clock => Z[7][2].CLK
clock => Z[7][3].CLK
clock => Z[7][4].CLK
clock => Z[7][5].CLK
clock => Z[7][6].CLK
clock => Z[7][7].CLK
clock => Z[7][8].CLK
clock => Y[7][0].CLK
clock => Y[7][1].CLK
clock => Y[7][2].CLK
clock => Y[7][3].CLK
clock => Y[7][4].CLK
clock => Y[7][5].CLK
clock => Y[7][6].CLK
clock => Y[7][7].CLK
clock => Y[7][8].CLK
clock => Y[7][9].CLK
clock => Y[7][10].CLK
clock => Y[7][11].CLK
clock => Y[7][12].CLK
clock => Y[7][13].CLK
clock => Y[7][14].CLK
clock => Y[7][15].CLK
clock => Y[7][16].CLK
clock => Y[7][17].CLK
clock => X[7][0].CLK
clock => X[7][1].CLK
clock => X[7][2].CLK
clock => X[7][3].CLK
clock => X[7][4].CLK
clock => X[7][5].CLK
clock => X[7][6].CLK
clock => X[7][7].CLK
clock => X[7][8].CLK
clock => X[7][9].CLK
clock => X[7][10].CLK
clock => X[7][11].CLK
clock => X[7][12].CLK
clock => X[7][13].CLK
clock => X[7][14].CLK
clock => X[7][15].CLK
clock => X[7][16].CLK
clock => X[7][17].CLK
clock => Z[6][0].CLK
clock => Z[6][1].CLK
clock => Z[6][2].CLK
clock => Z[6][3].CLK
clock => Z[6][4].CLK
clock => Z[6][5].CLK
clock => Z[6][6].CLK
clock => Z[6][7].CLK
clock => Z[6][8].CLK
clock => Z[6][9].CLK
clock => Y[6][0].CLK
clock => Y[6][1].CLK
clock => Y[6][2].CLK
clock => Y[6][3].CLK
clock => Y[6][4].CLK
clock => Y[6][5].CLK
clock => Y[6][6].CLK
clock => Y[6][7].CLK
clock => Y[6][8].CLK
clock => Y[6][9].CLK
clock => Y[6][10].CLK
clock => Y[6][11].CLK
clock => Y[6][12].CLK
clock => Y[6][13].CLK
clock => Y[6][14].CLK
clock => Y[6][15].CLK
clock => Y[6][16].CLK
clock => Y[6][17].CLK
clock => X[6][0].CLK
clock => X[6][1].CLK
clock => X[6][2].CLK
clock => X[6][3].CLK
clock => X[6][4].CLK
clock => X[6][5].CLK
clock => X[6][6].CLK
clock => X[6][7].CLK
clock => X[6][8].CLK
clock => X[6][9].CLK
clock => X[6][10].CLK
clock => X[6][11].CLK
clock => X[6][12].CLK
clock => X[6][13].CLK
clock => X[6][14].CLK
clock => X[6][15].CLK
clock => X[6][16].CLK
clock => X[6][17].CLK
clock => Z[5][0].CLK
clock => Z[5][1].CLK
clock => Z[5][2].CLK
clock => Z[5][3].CLK
clock => Z[5][4].CLK
clock => Z[5][5].CLK
clock => Z[5][6].CLK
clock => Z[5][7].CLK
clock => Z[5][8].CLK
clock => Z[5][9].CLK
clock => Z[5][10].CLK
clock => Y[5][0].CLK
clock => Y[5][1].CLK
clock => Y[5][2].CLK
clock => Y[5][3].CLK
clock => Y[5][4].CLK
clock => Y[5][5].CLK
clock => Y[5][6].CLK
clock => Y[5][7].CLK
clock => Y[5][8].CLK
clock => Y[5][9].CLK
clock => Y[5][10].CLK
clock => Y[5][11].CLK
clock => Y[5][12].CLK
clock => Y[5][13].CLK
clock => Y[5][14].CLK
clock => Y[5][15].CLK
clock => Y[5][16].CLK
clock => Y[5][17].CLK
clock => X[5][0].CLK
clock => X[5][1].CLK
clock => X[5][2].CLK
clock => X[5][3].CLK
clock => X[5][4].CLK
clock => X[5][5].CLK
clock => X[5][6].CLK
clock => X[5][7].CLK
clock => X[5][8].CLK
clock => X[5][9].CLK
clock => X[5][10].CLK
clock => X[5][11].CLK
clock => X[5][12].CLK
clock => X[5][13].CLK
clock => X[5][14].CLK
clock => X[5][15].CLK
clock => X[5][16].CLK
clock => X[5][17].CLK
clock => Z[4][0].CLK
clock => Z[4][1].CLK
clock => Z[4][2].CLK
clock => Z[4][3].CLK
clock => Z[4][4].CLK
clock => Z[4][5].CLK
clock => Z[4][6].CLK
clock => Z[4][7].CLK
clock => Z[4][8].CLK
clock => Z[4][9].CLK
clock => Z[4][10].CLK
clock => Z[4][11].CLK
clock => Y[4][0].CLK
clock => Y[4][1].CLK
clock => Y[4][2].CLK
clock => Y[4][3].CLK
clock => Y[4][4].CLK
clock => Y[4][5].CLK
clock => Y[4][6].CLK
clock => Y[4][7].CLK
clock => Y[4][8].CLK
clock => Y[4][9].CLK
clock => Y[4][10].CLK
clock => Y[4][11].CLK
clock => Y[4][12].CLK
clock => Y[4][13].CLK
clock => Y[4][14].CLK
clock => Y[4][15].CLK
clock => Y[4][16].CLK
clock => Y[4][17].CLK
clock => X[4][0].CLK
clock => X[4][1].CLK
clock => X[4][2].CLK
clock => X[4][3].CLK
clock => X[4][4].CLK
clock => X[4][5].CLK
clock => X[4][6].CLK
clock => X[4][7].CLK
clock => X[4][8].CLK
clock => X[4][9].CLK
clock => X[4][10].CLK
clock => X[4][11].CLK
clock => X[4][12].CLK
clock => X[4][13].CLK
clock => X[4][14].CLK
clock => X[4][15].CLK
clock => X[4][16].CLK
clock => X[4][17].CLK
clock => Z[3][0].CLK
clock => Z[3][1].CLK
clock => Z[3][2].CLK
clock => Z[3][3].CLK
clock => Z[3][4].CLK
clock => Z[3][5].CLK
clock => Z[3][6].CLK
clock => Z[3][7].CLK
clock => Z[3][8].CLK
clock => Z[3][9].CLK
clock => Z[3][10].CLK
clock => Z[3][11].CLK
clock => Z[3][12].CLK
clock => Y[3][0].CLK
clock => Y[3][1].CLK
clock => Y[3][2].CLK
clock => Y[3][3].CLK
clock => Y[3][4].CLK
clock => Y[3][5].CLK
clock => Y[3][6].CLK
clock => Y[3][7].CLK
clock => Y[3][8].CLK
clock => Y[3][9].CLK
clock => Y[3][10].CLK
clock => Y[3][11].CLK
clock => Y[3][12].CLK
clock => Y[3][13].CLK
clock => Y[3][14].CLK
clock => Y[3][15].CLK
clock => Y[3][16].CLK
clock => Y[3][17].CLK
clock => X[3][0].CLK
clock => X[3][1].CLK
clock => X[3][2].CLK
clock => X[3][3].CLK
clock => X[3][4].CLK
clock => X[3][5].CLK
clock => X[3][6].CLK
clock => X[3][7].CLK
clock => X[3][8].CLK
clock => X[3][9].CLK
clock => X[3][10].CLK
clock => X[3][11].CLK
clock => X[3][12].CLK
clock => X[3][13].CLK
clock => X[3][14].CLK
clock => X[3][15].CLK
clock => X[3][16].CLK
clock => X[3][17].CLK
clock => Z[2][0].CLK
clock => Z[2][1].CLK
clock => Z[2][2].CLK
clock => Z[2][3].CLK
clock => Z[2][4].CLK
clock => Z[2][5].CLK
clock => Z[2][6].CLK
clock => Z[2][7].CLK
clock => Z[2][8].CLK
clock => Z[2][9].CLK
clock => Z[2][10].CLK
clock => Z[2][11].CLK
clock => Z[2][12].CLK
clock => Z[2][13].CLK
clock => Y[2][0].CLK
clock => Y[2][1].CLK
clock => Y[2][2].CLK
clock => Y[2][3].CLK
clock => Y[2][4].CLK
clock => Y[2][5].CLK
clock => Y[2][6].CLK
clock => Y[2][7].CLK
clock => Y[2][8].CLK
clock => Y[2][9].CLK
clock => Y[2][10].CLK
clock => Y[2][11].CLK
clock => Y[2][12].CLK
clock => Y[2][13].CLK
clock => Y[2][14].CLK
clock => Y[2][15].CLK
clock => Y[2][16].CLK
clock => Y[2][17].CLK
clock => X[2][0].CLK
clock => X[2][1].CLK
clock => X[2][2].CLK
clock => X[2][3].CLK
clock => X[2][4].CLK
clock => X[2][5].CLK
clock => X[2][6].CLK
clock => X[2][7].CLK
clock => X[2][8].CLK
clock => X[2][9].CLK
clock => X[2][10].CLK
clock => X[2][11].CLK
clock => X[2][12].CLK
clock => X[2][13].CLK
clock => X[2][14].CLK
clock => X[2][15].CLK
clock => X[2][16].CLK
clock => X[2][17].CLK
clock => Z[1][0].CLK
clock => Z[1][1].CLK
clock => Z[1][2].CLK
clock => Z[1][3].CLK
clock => Z[1][4].CLK
clock => Z[1][5].CLK
clock => Z[1][6].CLK
clock => Z[1][7].CLK
clock => Z[1][8].CLK
clock => Z[1][9].CLK
clock => Z[1][10].CLK
clock => Z[1][11].CLK
clock => Z[1][12].CLK
clock => Z[1][13].CLK
clock => Z[1][14].CLK
clock => Y[1][0].CLK
clock => Y[1][1].CLK
clock => Y[1][2].CLK
clock => Y[1][3].CLK
clock => Y[1][4].CLK
clock => Y[1][5].CLK
clock => Y[1][6].CLK
clock => Y[1][7].CLK
clock => Y[1][8].CLK
clock => Y[1][9].CLK
clock => Y[1][10].CLK
clock => Y[1][11].CLK
clock => Y[1][12].CLK
clock => Y[1][13].CLK
clock => Y[1][14].CLK
clock => Y[1][15].CLK
clock => Y[1][16].CLK
clock => Y[1][17].CLK
clock => X[1][0].CLK
clock => X[1][1].CLK
clock => X[1][2].CLK
clock => X[1][3].CLK
clock => X[1][4].CLK
clock => X[1][5].CLK
clock => X[1][6].CLK
clock => X[1][7].CLK
clock => X[1][8].CLK
clock => X[1][9].CLK
clock => X[1][10].CLK
clock => X[1][11].CLK
clock => X[1][12].CLK
clock => X[1][13].CLK
clock => X[1][14].CLK
clock => X[1][15].CLK
clock => X[1][16].CLK
clock => X[1][17].CLK
clock => phase[0].CLK
clock => phase[1].CLK
clock => phase[2].CLK
clock => phase[3].CLK
clock => phase[4].CLK
clock => phase[5].CLK
clock => phase[6].CLK
clock => phase[7].CLK
clock => phase[8].CLK
clock => phase[9].CLK
clock => phase[10].CLK
clock => phase[11].CLK
clock => phase[12].CLK
clock => phase[13].CLK
clock => phase[14].CLK
clock => phase[15].CLK
clock => phase[16].CLK
clock => phase[17].CLK
clock => phase[18].CLK
clock => phase[19].CLK
clock => phase[20].CLK
clock => phase[21].CLK
clock => phase[22].CLK
clock => phase[23].CLK
clock => phase[24].CLK
clock => phase[25].CLK
clock => phase[26].CLK
clock => phase[27].CLK
clock => phase[28].CLK
clock => phase[29].CLK
clock => phase[30].CLK
clock => phase[31].CLK
clock => Z[0][0].CLK
clock => Z[0][1].CLK
clock => Z[0][2].CLK
clock => Z[0][3].CLK
clock => Z[0][4].CLK
clock => Z[0][5].CLK
clock => Z[0][6].CLK
clock => Z[0][7].CLK
clock => Z[0][8].CLK
clock => Z[0][9].CLK
clock => Z[0][10].CLK
clock => Z[0][11].CLK
clock => Z[0][12].CLK
clock => Z[0][13].CLK
clock => Z[0][14].CLK
clock => Z[0][15].CLK
clock => Y[0][0].CLK
clock => Y[0][1].CLK
clock => Y[0][2].CLK
clock => Y[0][3].CLK
clock => Y[0][4].CLK
clock => Y[0][5].CLK
clock => Y[0][6].CLK
clock => Y[0][7].CLK
clock => Y[0][8].CLK
clock => Y[0][9].CLK
clock => Y[0][10].CLK
clock => Y[0][11].CLK
clock => Y[0][12].CLK
clock => Y[0][13].CLK
clock => Y[0][14].CLK
clock => Y[0][15].CLK
clock => Y[0][16].CLK
clock => Y[0][17].CLK
clock => X[0][0].CLK
clock => X[0][1].CLK
clock => X[0][2].CLK
clock => X[0][3].CLK
clock => X[0][4].CLK
clock => X[0][5].CLK
clock => X[0][6].CLK
clock => X[0][7].CLK
clock => X[0][8].CLK
clock => X[0][9].CLK
clock => X[0][10].CLK
clock => X[0][11].CLK
clock => X[0][12].CLK
clock => X[0][13].CLK
clock => X[0][14].CLK
clock => X[0][15].CLK
clock => X[0][16].CLK
clock => X[0][17].CLK
frequency[0] => Add1.IN32
frequency[1] => Add1.IN31
frequency[2] => Add1.IN30
frequency[3] => Add1.IN29
frequency[4] => Add1.IN28
frequency[5] => Add1.IN27
frequency[6] => Add1.IN26
frequency[7] => Add1.IN25
frequency[8] => Add1.IN24
frequency[9] => Add1.IN23
frequency[10] => Add1.IN22
frequency[11] => Add1.IN21
frequency[12] => Add1.IN20
frequency[13] => Add1.IN19
frequency[14] => Add1.IN18
frequency[15] => Add1.IN17
frequency[16] => Add1.IN16
frequency[17] => Add1.IN15
frequency[18] => Add1.IN14
frequency[19] => Add1.IN13
frequency[20] => Add1.IN12
frequency[21] => Add1.IN11
frequency[22] => Add1.IN10
frequency[23] => Add1.IN9
frequency[24] => Add1.IN8
frequency[25] => Add1.IN7
frequency[26] => Add1.IN6
frequency[27] => Add1.IN5
frequency[28] => Add1.IN4
frequency[29] => Add1.IN3
frequency[30] => Add1.IN2
frequency[31] => Add1.IN1
in_data[0] => Mux12.IN2
in_data[0] => Mux12.IN3
in_data[0] => Mux30.IN2
in_data[0] => Mux30.IN3
in_data[0] => Add0.IN19
in_data[1] => Mux11.IN2
in_data[1] => Mux11.IN3
in_data[1] => Mux29.IN2
in_data[1] => Mux29.IN3
in_data[1] => Add0.IN18
in_data[2] => Mux10.IN2
in_data[2] => Mux10.IN3
in_data[2] => Mux28.IN2
in_data[2] => Mux28.IN3
in_data[2] => Add0.IN17
in_data[3] => Mux9.IN2
in_data[3] => Mux9.IN3
in_data[3] => Mux27.IN2
in_data[3] => Mux27.IN3
in_data[3] => Add0.IN16
in_data[4] => Mux8.IN2
in_data[4] => Mux8.IN3
in_data[4] => Mux26.IN2
in_data[4] => Mux26.IN3
in_data[4] => Add0.IN15
in_data[5] => Mux7.IN2
in_data[5] => Mux7.IN3
in_data[5] => Mux25.IN2
in_data[5] => Mux25.IN3
in_data[5] => Add0.IN14
in_data[6] => Mux6.IN2
in_data[6] => Mux6.IN3
in_data[6] => Mux24.IN2
in_data[6] => Mux24.IN3
in_data[6] => Add0.IN13
in_data[7] => Mux5.IN2
in_data[7] => Mux5.IN3
in_data[7] => Mux23.IN2
in_data[7] => Mux23.IN3
in_data[7] => Add0.IN12
in_data[8] => Mux4.IN2
in_data[8] => Mux4.IN3
in_data[8] => Mux22.IN2
in_data[8] => Mux22.IN3
in_data[8] => Add0.IN11
in_data[9] => Mux3.IN2
in_data[9] => Mux3.IN3
in_data[9] => Mux21.IN2
in_data[9] => Mux21.IN3
in_data[9] => Add0.IN10
in_data[10] => Mux2.IN2
in_data[10] => Mux2.IN3
in_data[10] => Mux20.IN2
in_data[10] => Mux20.IN3
in_data[10] => Add0.IN9
in_data[11] => Mux1.IN2
in_data[11] => Mux1.IN3
in_data[11] => Mux19.IN2
in_data[11] => Mux19.IN3
in_data[11] => Mux0.IN2
in_data[11] => Mux0.IN3
in_data[11] => Mux18.IN2
in_data[11] => Mux18.IN3
in_data[11] => Add0.IN7
in_data[11] => Add0.IN8
out_data_I[0] <= X[14][0].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[1] <= X[14][1].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[2] <= X[14][2].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[3] <= X[14][3].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[4] <= X[14][4].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[5] <= X[14][5].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[6] <= X[14][6].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[7] <= X[14][7].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[8] <= X[14][8].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[9] <= X[14][9].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[10] <= X[14][10].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[11] <= X[14][11].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[12] <= X[14][12].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[13] <= X[14][13].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[14] <= X[14][14].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[15] <= X[14][15].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[16] <= X[14][16].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[17] <= X[14][17].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[0] <= Y[14][0].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[1] <= Y[14][1].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[2] <= Y[14][2].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[3] <= Y[14][3].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[4] <= Y[14][4].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[5] <= Y[14][5].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[6] <= Y[14][6].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[7] <= Y[14][7].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[8] <= Y[14][8].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[9] <= Y[14][9].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[10] <= Y[14][10].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[11] <= Y[14][11].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[12] <= Y[14][12].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[13] <= Y[14][13].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[14] <= Y[14][14].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[15] <= Y[14][15].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[16] <= Y[14][16].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[17] <= Y[14][17].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|cic:cic_inst_I2
clock => clock.IN6
in_strobe => in_strobe.IN3
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN1
in_data[16] => integrator_data[0][16].IN1
in_data[17] => integrator_data[0][17].IN10
out_data[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|cic:cic_inst_Q2
clock => clock.IN6
in_strobe => in_strobe.IN3
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN1
in_data[16] => integrator_data[0][16].IN1
in_data[17] => integrator_data[0][17].IN10
out_data[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_I1
decimation[0] => Add0.IN12
decimation[0] => Decoder0.IN5
decimation[1] => Add0.IN11
decimation[1] => Decoder0.IN4
decimation[2] => Add0.IN10
decimation[2] => Decoder0.IN3
decimation[3] => Add0.IN9
decimation[3] => Decoder0.IN2
decimation[4] => Add0.IN8
decimation[4] => Decoder0.IN1
decimation[5] => Add0.IN7
decimation[5] => Decoder0.IN0
clock => clock.IN10
in_strobe => in_strobe.IN5
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN24
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1
decimation[0] => Add0.IN12
decimation[0] => Decoder0.IN5
decimation[1] => Add0.IN11
decimation[1] => Decoder0.IN4
decimation[2] => Add0.IN10
decimation[2] => Decoder0.IN3
decimation[3] => Add0.IN9
decimation[3] => Decoder0.IN2
decimation[4] => Add0.IN8
decimation[4] => Decoder0.IN1
decimation[5] => Add0.IN7
decimation[5] => Decoder0.IN0
clock => clock.IN10
in_strobe => in_strobe.IN5
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN24
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|firX8R8:fir2
clock => clock.IN8
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => weA.IN1
x_avail => weB.IN1
x_avail => weC.IN1
x_avail => weD.IN1
x_avail => weE.IN1
x_avail => weF.IN1
x_avail => weG.IN1
x_avail => weH.IN1
x_avail => Iacc[2].ENA
x_avail => Iacc[1].ENA
x_avail => Iacc[0].ENA
x_avail => Iacc[3].ENA
x_avail => Iacc[4].ENA
x_avail => Iacc[5].ENA
x_avail => Iacc[6].ENA
x_avail => Iacc[7].ENA
x_avail => Iacc[8].ENA
x_avail => Iacc[9].ENA
x_avail => Iacc[10].ENA
x_avail => Iacc[11].ENA
x_avail => Iacc[12].ENA
x_avail => Iacc[13].ENA
x_avail => Iacc[14].ENA
x_avail => Iacc[15].ENA
x_avail => Iacc[16].ENA
x_avail => Iacc[17].ENA
x_avail => Iacc[18].ENA
x_avail => Iacc[19].ENA
x_avail => Iacc[20].ENA
x_avail => Iacc[21].ENA
x_avail => Iacc[22].ENA
x_avail => Iacc[23].ENA
x_avail => Racc[0].ENA
x_avail => Racc[1].ENA
x_avail => Racc[2].ENA
x_avail => Racc[3].ENA
x_avail => Racc[4].ENA
x_avail => Racc[5].ENA
x_avail => Racc[6].ENA
x_avail => Racc[7].ENA
x_avail => Racc[8].ENA
x_avail => Racc[9].ENA
x_avail => Racc[10].ENA
x_avail => Racc[11].ENA
x_avail => Racc[12].ENA
x_avail => Racc[13].ENA
x_avail => Racc[14].ENA
x_avail => Racc[15].ENA
x_avail => Racc[16].ENA
x_avail => Racc[17].ENA
x_avail => Racc[18].ENA
x_avail => Racc[19].ENA
x_avail => Racc[20].ENA
x_avail => Racc[21].ENA
x_avail => Racc[22].ENA
x_avail => Racc[23].ENA
x_real[0] => x_real[0].IN8
x_real[1] => x_real[1].IN8
x_real[2] => x_real[2].IN8
x_real[3] => x_real[3].IN8
x_real[4] => x_real[4].IN8
x_real[5] => x_real[5].IN8
x_real[6] => x_real[6].IN8
x_real[7] => x_real[7].IN8
x_real[8] => x_real[8].IN8
x_real[9] => x_real[9].IN8
x_real[10] => x_real[10].IN8
x_real[11] => x_real[11].IN8
x_real[12] => x_real[12].IN8
x_real[13] => x_real[13].IN8
x_real[14] => x_real[14].IN8
x_real[15] => x_real[15].IN8
x_real[16] => x_real[16].IN8
x_real[17] => x_real[17].IN8
x_imag[0] => x_imag[0].IN8
x_imag[1] => x_imag[1].IN8
x_imag[2] => x_imag[2].IN8
x_imag[3] => x_imag[3].IN8
x_imag[4] => x_imag[4].IN8
x_imag[5] => x_imag[5].IN8
x_imag[6] => x_imag[6].IN8
x_imag[7] => x_imag[7].IN8
x_imag[8] => x_imag[8].IN8
x_imag[9] => x_imag[9].IN8
x_imag[10] => x_imag[10].IN8
x_imag[11] => x_imag[11].IN8
x_imag[12] => x_imag[12].IN8
x_imag[13] => x_imag[13].IN8
x_imag[14] => x_imag[14].IN8
x_imag[15] => x_imag[15].IN8
x_imag[16] => x_imag[16].IN8
x_imag[17] => x_imag[17].IN8
y_avail <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
y_real[0] <= Racc[0].DB_MAX_OUTPUT_PORT_TYPE
y_real[1] <= Racc[1].DB_MAX_OUTPUT_PORT_TYPE
y_real[2] <= Racc[2].DB_MAX_OUTPUT_PORT_TYPE
y_real[3] <= Racc[3].DB_MAX_OUTPUT_PORT_TYPE
y_real[4] <= Racc[4].DB_MAX_OUTPUT_PORT_TYPE
y_real[5] <= Racc[5].DB_MAX_OUTPUT_PORT_TYPE
y_real[6] <= Racc[6].DB_MAX_OUTPUT_PORT_TYPE
y_real[7] <= Racc[7].DB_MAX_OUTPUT_PORT_TYPE
y_real[8] <= Racc[8].DB_MAX_OUTPUT_PORT_TYPE
y_real[9] <= Racc[9].DB_MAX_OUTPUT_PORT_TYPE
y_real[10] <= Racc[10].DB_MAX_OUTPUT_PORT_TYPE
y_real[11] <= Racc[11].DB_MAX_OUTPUT_PORT_TYPE
y_real[12] <= Racc[12].DB_MAX_OUTPUT_PORT_TYPE
y_real[13] <= Racc[13].DB_MAX_OUTPUT_PORT_TYPE
y_real[14] <= Racc[14].DB_MAX_OUTPUT_PORT_TYPE
y_real[15] <= Racc[15].DB_MAX_OUTPUT_PORT_TYPE
y_real[16] <= Racc[16].DB_MAX_OUTPUT_PORT_TYPE
y_real[17] <= Racc[17].DB_MAX_OUTPUT_PORT_TYPE
y_real[18] <= Racc[18].DB_MAX_OUTPUT_PORT_TYPE
y_real[19] <= Racc[19].DB_MAX_OUTPUT_PORT_TYPE
y_real[20] <= Racc[20].DB_MAX_OUTPUT_PORT_TYPE
y_real[21] <= Racc[21].DB_MAX_OUTPUT_PORT_TYPE
y_real[22] <= Racc[22].DB_MAX_OUTPUT_PORT_TYPE
y_real[23] <= Racc[23].DB_MAX_OUTPUT_PORT_TYPE
y_imag[0] <= Iacc[0].DB_MAX_OUTPUT_PORT_TYPE
y_imag[1] <= Iacc[1].DB_MAX_OUTPUT_PORT_TYPE
y_imag[2] <= Iacc[2].DB_MAX_OUTPUT_PORT_TYPE
y_imag[3] <= Iacc[3].DB_MAX_OUTPUT_PORT_TYPE
y_imag[4] <= Iacc[4].DB_MAX_OUTPUT_PORT_TYPE
y_imag[5] <= Iacc[5].DB_MAX_OUTPUT_PORT_TYPE
y_imag[6] <= Iacc[6].DB_MAX_OUTPUT_PORT_TYPE
y_imag[7] <= Iacc[7].DB_MAX_OUTPUT_PORT_TYPE
y_imag[8] <= Iacc[8].DB_MAX_OUTPUT_PORT_TYPE
y_imag[9] <= Iacc[9].DB_MAX_OUTPUT_PORT_TYPE
y_imag[10] <= Iacc[10].DB_MAX_OUTPUT_PORT_TYPE
y_imag[11] <= Iacc[11].DB_MAX_OUTPUT_PORT_TYPE
y_imag[12] <= Iacc[12].DB_MAX_OUTPUT_PORT_TYPE
y_imag[13] <= Iacc[13].DB_MAX_OUTPUT_PORT_TYPE
y_imag[14] <= Iacc[14].DB_MAX_OUTPUT_PORT_TYPE
y_imag[15] <= Iacc[15].DB_MAX_OUTPUT_PORT_TYPE
y_imag[16] <= Iacc[16].DB_MAX_OUTPUT_PORT_TYPE
y_imag[17] <= Iacc[17].DB_MAX_OUTPUT_PORT_TYPE
y_imag[18] <= Iacc[18].DB_MAX_OUTPUT_PORT_TYPE
y_imag[19] <= Iacc[19].DB_MAX_OUTPUT_PORT_TYPE
y_imag[20] <= Iacc[20].DB_MAX_OUTPUT_PORT_TYPE
y_imag[21] <= Iacc[21].DB_MAX_OUTPUT_PORT_TYPE
y_imag[22] <= Iacc[22].DB_MAX_OUTPUT_PORT_TYPE
y_imag[23] <= Iacc[23].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ca91:auto_generated.address_a[0]
address_a[1] => altsyncram_ca91:auto_generated.address_a[1]
address_a[2] => altsyncram_ca91:auto_generated.address_a[2]
address_a[3] => altsyncram_ca91:auto_generated.address_a[3]
address_a[4] => altsyncram_ca91:auto_generated.address_a[4]
address_a[5] => altsyncram_ca91:auto_generated.address_a[5]
address_a[6] => altsyncram_ca91:auto_generated.address_a[6]
address_a[7] => altsyncram_ca91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ca91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ca91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ca91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ca91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ca91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ca91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ca91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ca91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ca91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ca91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ca91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ca91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ca91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ca91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ca91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ca91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ca91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ca91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ca91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_da91:auto_generated.address_a[0]
address_a[1] => altsyncram_da91:auto_generated.address_a[1]
address_a[2] => altsyncram_da91:auto_generated.address_a[2]
address_a[3] => altsyncram_da91:auto_generated.address_a[3]
address_a[4] => altsyncram_da91:auto_generated.address_a[4]
address_a[5] => altsyncram_da91:auto_generated.address_a[5]
address_a[6] => altsyncram_da91:auto_generated.address_a[6]
address_a[7] => altsyncram_da91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_da91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_da91:auto_generated.q_a[0]
q_a[1] <= altsyncram_da91:auto_generated.q_a[1]
q_a[2] <= altsyncram_da91:auto_generated.q_a[2]
q_a[3] <= altsyncram_da91:auto_generated.q_a[3]
q_a[4] <= altsyncram_da91:auto_generated.q_a[4]
q_a[5] <= altsyncram_da91:auto_generated.q_a[5]
q_a[6] <= altsyncram_da91:auto_generated.q_a[6]
q_a[7] <= altsyncram_da91:auto_generated.q_a[7]
q_a[8] <= altsyncram_da91:auto_generated.q_a[8]
q_a[9] <= altsyncram_da91:auto_generated.q_a[9]
q_a[10] <= altsyncram_da91:auto_generated.q_a[10]
q_a[11] <= altsyncram_da91:auto_generated.q_a[11]
q_a[12] <= altsyncram_da91:auto_generated.q_a[12]
q_a[13] <= altsyncram_da91:auto_generated.q_a[13]
q_a[14] <= altsyncram_da91:auto_generated.q_a[14]
q_a[15] <= altsyncram_da91:auto_generated.q_a[15]
q_a[16] <= altsyncram_da91:auto_generated.q_a[16]
q_a[17] <= altsyncram_da91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ea91:auto_generated.address_a[0]
address_a[1] => altsyncram_ea91:auto_generated.address_a[1]
address_a[2] => altsyncram_ea91:auto_generated.address_a[2]
address_a[3] => altsyncram_ea91:auto_generated.address_a[3]
address_a[4] => altsyncram_ea91:auto_generated.address_a[4]
address_a[5] => altsyncram_ea91:auto_generated.address_a[5]
address_a[6] => altsyncram_ea91:auto_generated.address_a[6]
address_a[7] => altsyncram_ea91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ea91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ea91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ea91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ea91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ea91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ea91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ea91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ea91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ea91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ea91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ea91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ea91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ea91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ea91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ea91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ea91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ea91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ea91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ea91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fa91:auto_generated.address_a[0]
address_a[1] => altsyncram_fa91:auto_generated.address_a[1]
address_a[2] => altsyncram_fa91:auto_generated.address_a[2]
address_a[3] => altsyncram_fa91:auto_generated.address_a[3]
address_a[4] => altsyncram_fa91:auto_generated.address_a[4]
address_a[5] => altsyncram_fa91:auto_generated.address_a[5]
address_a[6] => altsyncram_fa91:auto_generated.address_a[6]
address_a[7] => altsyncram_fa91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fa91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fa91:auto_generated.q_a[0]
q_a[1] <= altsyncram_fa91:auto_generated.q_a[1]
q_a[2] <= altsyncram_fa91:auto_generated.q_a[2]
q_a[3] <= altsyncram_fa91:auto_generated.q_a[3]
q_a[4] <= altsyncram_fa91:auto_generated.q_a[4]
q_a[5] <= altsyncram_fa91:auto_generated.q_a[5]
q_a[6] <= altsyncram_fa91:auto_generated.q_a[6]
q_a[7] <= altsyncram_fa91:auto_generated.q_a[7]
q_a[8] <= altsyncram_fa91:auto_generated.q_a[8]
q_a[9] <= altsyncram_fa91:auto_generated.q_a[9]
q_a[10] <= altsyncram_fa91:auto_generated.q_a[10]
q_a[11] <= altsyncram_fa91:auto_generated.q_a[11]
q_a[12] <= altsyncram_fa91:auto_generated.q_a[12]
q_a[13] <= altsyncram_fa91:auto_generated.q_a[13]
q_a[14] <= altsyncram_fa91:auto_generated.q_a[14]
q_a[15] <= altsyncram_fa91:auto_generated.q_a[15]
q_a[16] <= altsyncram_fa91:auto_generated.q_a[16]
q_a[17] <= altsyncram_fa91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ga91:auto_generated.address_a[0]
address_a[1] => altsyncram_ga91:auto_generated.address_a[1]
address_a[2] => altsyncram_ga91:auto_generated.address_a[2]
address_a[3] => altsyncram_ga91:auto_generated.address_a[3]
address_a[4] => altsyncram_ga91:auto_generated.address_a[4]
address_a[5] => altsyncram_ga91:auto_generated.address_a[5]
address_a[6] => altsyncram_ga91:auto_generated.address_a[6]
address_a[7] => altsyncram_ga91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ga91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ga91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ga91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ga91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ga91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ga91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ga91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ga91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ga91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ga91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ga91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ga91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ga91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ga91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ga91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ga91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ga91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ga91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ga91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ha91:auto_generated.address_a[0]
address_a[1] => altsyncram_ha91:auto_generated.address_a[1]
address_a[2] => altsyncram_ha91:auto_generated.address_a[2]
address_a[3] => altsyncram_ha91:auto_generated.address_a[3]
address_a[4] => altsyncram_ha91:auto_generated.address_a[4]
address_a[5] => altsyncram_ha91:auto_generated.address_a[5]
address_a[6] => altsyncram_ha91:auto_generated.address_a[6]
address_a[7] => altsyncram_ha91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ha91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ha91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ha91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ha91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ha91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ha91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ha91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ha91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ha91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ha91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ha91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ha91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ha91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ha91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ha91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ha91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ha91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ha91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ha91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ia91:auto_generated.address_a[0]
address_a[1] => altsyncram_ia91:auto_generated.address_a[1]
address_a[2] => altsyncram_ia91:auto_generated.address_a[2]
address_a[3] => altsyncram_ia91:auto_generated.address_a[3]
address_a[4] => altsyncram_ia91:auto_generated.address_a[4]
address_a[5] => altsyncram_ia91:auto_generated.address_a[5]
address_a[6] => altsyncram_ia91:auto_generated.address_a[6]
address_a[7] => altsyncram_ia91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ia91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ia91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ia91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ia91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ia91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ia91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ia91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ia91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ia91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ia91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ia91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ia91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ia91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ia91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ia91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ia91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ia91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ia91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ia91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ja91:auto_generated.address_a[0]
address_a[1] => altsyncram_ja91:auto_generated.address_a[1]
address_a[2] => altsyncram_ja91:auto_generated.address_a[2]
address_a[3] => altsyncram_ja91:auto_generated.address_a[3]
address_a[4] => altsyncram_ja91:auto_generated.address_a[4]
address_a[5] => altsyncram_ja91:auto_generated.address_a[5]
address_a[6] => altsyncram_ja91:auto_generated.address_a[6]
address_a[7] => altsyncram_ja91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ja91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ja91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ja91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ja91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ja91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ja91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ja91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ja91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ja91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ja91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ja91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ja91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ja91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ja91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ja91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ja91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ja91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ja91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ja91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_rx2_inst
clock => clock.IN6
rate[0] => rate[0].IN2
rate[1] => rate[1].IN2
rate[2] => rate[2].IN2
rate[3] => rate[3].IN2
rate[4] => rate[4].IN2
rate[5] => rate[5].IN2
frequency[0] => frequency[0].IN1
frequency[1] => frequency[1].IN1
frequency[2] => frequency[2].IN1
frequency[3] => frequency[3].IN1
frequency[4] => frequency[4].IN1
frequency[5] => frequency[5].IN1
frequency[6] => frequency[6].IN1
frequency[7] => frequency[7].IN1
frequency[8] => frequency[8].IN1
frequency[9] => frequency[9].IN1
frequency[10] => frequency[10].IN1
frequency[11] => frequency[11].IN1
frequency[12] => frequency[12].IN1
frequency[13] => frequency[13].IN1
frequency[14] => frequency[14].IN1
frequency[15] => frequency[15].IN1
frequency[16] => frequency[16].IN1
frequency[17] => frequency[17].IN1
frequency[18] => frequency[18].IN1
frequency[19] => frequency[19].IN1
frequency[20] => frequency[20].IN1
frequency[21] => frequency[21].IN1
frequency[22] => frequency[22].IN1
frequency[23] => frequency[23].IN1
frequency[24] => frequency[24].IN1
frequency[25] => frequency[25].IN1
frequency[26] => frequency[26].IN1
frequency[27] => frequency[27].IN1
frequency[28] => frequency[28].IN1
frequency[29] => frequency[29].IN1
frequency[30] => frequency[30].IN1
frequency[31] => frequency[31].IN1
out_strobe <= firX8R8:fir2.port4
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
in_data[2] => in_data[2].IN1
in_data[3] => in_data[3].IN1
in_data[4] => in_data[4].IN1
in_data[5] => in_data[5].IN1
in_data[6] => in_data[6].IN1
in_data[7] => in_data[7].IN1
in_data[8] => in_data[8].IN1
in_data[9] => in_data[9].IN1
in_data[10] => in_data[10].IN1
in_data[11] => in_data[11].IN1
out_data_I[0] <= firX8R8:fir2.port5
out_data_I[1] <= firX8R8:fir2.port5
out_data_I[2] <= firX8R8:fir2.port5
out_data_I[3] <= firX8R8:fir2.port5
out_data_I[4] <= firX8R8:fir2.port5
out_data_I[5] <= firX8R8:fir2.port5
out_data_I[6] <= firX8R8:fir2.port5
out_data_I[7] <= firX8R8:fir2.port5
out_data_I[8] <= firX8R8:fir2.port5
out_data_I[9] <= firX8R8:fir2.port5
out_data_I[10] <= firX8R8:fir2.port5
out_data_I[11] <= firX8R8:fir2.port5
out_data_I[12] <= firX8R8:fir2.port5
out_data_I[13] <= firX8R8:fir2.port5
out_data_I[14] <= firX8R8:fir2.port5
out_data_I[15] <= firX8R8:fir2.port5
out_data_I[16] <= firX8R8:fir2.port5
out_data_I[17] <= firX8R8:fir2.port5
out_data_I[18] <= firX8R8:fir2.port5
out_data_I[19] <= firX8R8:fir2.port5
out_data_I[20] <= firX8R8:fir2.port5
out_data_I[21] <= firX8R8:fir2.port5
out_data_I[22] <= firX8R8:fir2.port5
out_data_I[23] <= firX8R8:fir2.port5
out_data_Q[0] <= firX8R8:fir2.port6
out_data_Q[1] <= firX8R8:fir2.port6
out_data_Q[2] <= firX8R8:fir2.port6
out_data_Q[3] <= firX8R8:fir2.port6
out_data_Q[4] <= firX8R8:fir2.port6
out_data_Q[5] <= firX8R8:fir2.port6
out_data_Q[6] <= firX8R8:fir2.port6
out_data_Q[7] <= firX8R8:fir2.port6
out_data_Q[8] <= firX8R8:fir2.port6
out_data_Q[9] <= firX8R8:fir2.port6
out_data_Q[10] <= firX8R8:fir2.port6
out_data_Q[11] <= firX8R8:fir2.port6
out_data_Q[12] <= firX8R8:fir2.port6
out_data_Q[13] <= firX8R8:fir2.port6
out_data_Q[14] <= firX8R8:fir2.port6
out_data_Q[15] <= firX8R8:fir2.port6
out_data_Q[16] <= firX8R8:fir2.port6
out_data_Q[17] <= firX8R8:fir2.port6
out_data_Q[18] <= firX8R8:fir2.port6
out_data_Q[19] <= firX8R8:fir2.port6
out_data_Q[20] <= firX8R8:fir2.port6
out_data_Q[21] <= firX8R8:fir2.port6
out_data_Q[22] <= firX8R8:fir2.port6
out_data_Q[23] <= firX8R8:fir2.port6


|radioberry|receiver:receiver_rx2_inst|cordic:cordic_inst
clock => Y[14][0].CLK
clock => Y[14][1].CLK
clock => Y[14][2].CLK
clock => Y[14][3].CLK
clock => Y[14][4].CLK
clock => Y[14][5].CLK
clock => Y[14][6].CLK
clock => Y[14][7].CLK
clock => Y[14][8].CLK
clock => Y[14][9].CLK
clock => Y[14][10].CLK
clock => Y[14][11].CLK
clock => Y[14][12].CLK
clock => Y[14][13].CLK
clock => Y[14][14].CLK
clock => Y[14][15].CLK
clock => Y[14][16].CLK
clock => Y[14][17].CLK
clock => X[14][0].CLK
clock => X[14][1].CLK
clock => X[14][2].CLK
clock => X[14][3].CLK
clock => X[14][4].CLK
clock => X[14][5].CLK
clock => X[14][6].CLK
clock => X[14][7].CLK
clock => X[14][8].CLK
clock => X[14][9].CLK
clock => X[14][10].CLK
clock => X[14][11].CLK
clock => X[14][12].CLK
clock => X[14][13].CLK
clock => X[14][14].CLK
clock => X[14][15].CLK
clock => X[14][16].CLK
clock => X[14][17].CLK
clock => Z[13][2].CLK
clock => Y[13][0].CLK
clock => Y[13][1].CLK
clock => Y[13][2].CLK
clock => Y[13][3].CLK
clock => Y[13][4].CLK
clock => Y[13][5].CLK
clock => Y[13][6].CLK
clock => Y[13][7].CLK
clock => Y[13][8].CLK
clock => Y[13][9].CLK
clock => Y[13][10].CLK
clock => Y[13][11].CLK
clock => Y[13][12].CLK
clock => Y[13][13].CLK
clock => Y[13][14].CLK
clock => Y[13][15].CLK
clock => Y[13][16].CLK
clock => Y[13][17].CLK
clock => X[13][0].CLK
clock => X[13][1].CLK
clock => X[13][2].CLK
clock => X[13][3].CLK
clock => X[13][4].CLK
clock => X[13][5].CLK
clock => X[13][6].CLK
clock => X[13][7].CLK
clock => X[13][8].CLK
clock => X[13][9].CLK
clock => X[13][10].CLK
clock => X[13][11].CLK
clock => X[13][12].CLK
clock => X[13][13].CLK
clock => X[13][14].CLK
clock => X[13][15].CLK
clock => X[13][16].CLK
clock => X[13][17].CLK
clock => Z[12][0].CLK
clock => Z[12][1].CLK
clock => Z[12][2].CLK
clock => Z[12][3].CLK
clock => Y[12][0].CLK
clock => Y[12][1].CLK
clock => Y[12][2].CLK
clock => Y[12][3].CLK
clock => Y[12][4].CLK
clock => Y[12][5].CLK
clock => Y[12][6].CLK
clock => Y[12][7].CLK
clock => Y[12][8].CLK
clock => Y[12][9].CLK
clock => Y[12][10].CLK
clock => Y[12][11].CLK
clock => Y[12][12].CLK
clock => Y[12][13].CLK
clock => Y[12][14].CLK
clock => Y[12][15].CLK
clock => Y[12][16].CLK
clock => Y[12][17].CLK
clock => X[12][0].CLK
clock => X[12][1].CLK
clock => X[12][2].CLK
clock => X[12][3].CLK
clock => X[12][4].CLK
clock => X[12][5].CLK
clock => X[12][6].CLK
clock => X[12][7].CLK
clock => X[12][8].CLK
clock => X[12][9].CLK
clock => X[12][10].CLK
clock => X[12][11].CLK
clock => X[12][12].CLK
clock => X[12][13].CLK
clock => X[12][14].CLK
clock => X[12][15].CLK
clock => X[12][16].CLK
clock => X[12][17].CLK
clock => Z[11][0].CLK
clock => Z[11][1].CLK
clock => Z[11][2].CLK
clock => Z[11][3].CLK
clock => Z[11][4].CLK
clock => Y[11][0].CLK
clock => Y[11][1].CLK
clock => Y[11][2].CLK
clock => Y[11][3].CLK
clock => Y[11][4].CLK
clock => Y[11][5].CLK
clock => Y[11][6].CLK
clock => Y[11][7].CLK
clock => Y[11][8].CLK
clock => Y[11][9].CLK
clock => Y[11][10].CLK
clock => Y[11][11].CLK
clock => Y[11][12].CLK
clock => Y[11][13].CLK
clock => Y[11][14].CLK
clock => Y[11][15].CLK
clock => Y[11][16].CLK
clock => Y[11][17].CLK
clock => X[11][0].CLK
clock => X[11][1].CLK
clock => X[11][2].CLK
clock => X[11][3].CLK
clock => X[11][4].CLK
clock => X[11][5].CLK
clock => X[11][6].CLK
clock => X[11][7].CLK
clock => X[11][8].CLK
clock => X[11][9].CLK
clock => X[11][10].CLK
clock => X[11][11].CLK
clock => X[11][12].CLK
clock => X[11][13].CLK
clock => X[11][14].CLK
clock => X[11][15].CLK
clock => X[11][16].CLK
clock => X[11][17].CLK
clock => Z[10][0].CLK
clock => Z[10][1].CLK
clock => Z[10][2].CLK
clock => Z[10][3].CLK
clock => Z[10][4].CLK
clock => Z[10][5].CLK
clock => Y[10][0].CLK
clock => Y[10][1].CLK
clock => Y[10][2].CLK
clock => Y[10][3].CLK
clock => Y[10][4].CLK
clock => Y[10][5].CLK
clock => Y[10][6].CLK
clock => Y[10][7].CLK
clock => Y[10][8].CLK
clock => Y[10][9].CLK
clock => Y[10][10].CLK
clock => Y[10][11].CLK
clock => Y[10][12].CLK
clock => Y[10][13].CLK
clock => Y[10][14].CLK
clock => Y[10][15].CLK
clock => Y[10][16].CLK
clock => Y[10][17].CLK
clock => X[10][0].CLK
clock => X[10][1].CLK
clock => X[10][2].CLK
clock => X[10][3].CLK
clock => X[10][4].CLK
clock => X[10][5].CLK
clock => X[10][6].CLK
clock => X[10][7].CLK
clock => X[10][8].CLK
clock => X[10][9].CLK
clock => X[10][10].CLK
clock => X[10][11].CLK
clock => X[10][12].CLK
clock => X[10][13].CLK
clock => X[10][14].CLK
clock => X[10][15].CLK
clock => X[10][16].CLK
clock => X[10][17].CLK
clock => Z[9][0].CLK
clock => Z[9][1].CLK
clock => Z[9][2].CLK
clock => Z[9][3].CLK
clock => Z[9][4].CLK
clock => Z[9][5].CLK
clock => Z[9][6].CLK
clock => Y[9][0].CLK
clock => Y[9][1].CLK
clock => Y[9][2].CLK
clock => Y[9][3].CLK
clock => Y[9][4].CLK
clock => Y[9][5].CLK
clock => Y[9][6].CLK
clock => Y[9][7].CLK
clock => Y[9][8].CLK
clock => Y[9][9].CLK
clock => Y[9][10].CLK
clock => Y[9][11].CLK
clock => Y[9][12].CLK
clock => Y[9][13].CLK
clock => Y[9][14].CLK
clock => Y[9][15].CLK
clock => Y[9][16].CLK
clock => Y[9][17].CLK
clock => X[9][0].CLK
clock => X[9][1].CLK
clock => X[9][2].CLK
clock => X[9][3].CLK
clock => X[9][4].CLK
clock => X[9][5].CLK
clock => X[9][6].CLK
clock => X[9][7].CLK
clock => X[9][8].CLK
clock => X[9][9].CLK
clock => X[9][10].CLK
clock => X[9][11].CLK
clock => X[9][12].CLK
clock => X[9][13].CLK
clock => X[9][14].CLK
clock => X[9][15].CLK
clock => X[9][16].CLK
clock => X[9][17].CLK
clock => Z[8][0].CLK
clock => Z[8][1].CLK
clock => Z[8][2].CLK
clock => Z[8][3].CLK
clock => Z[8][4].CLK
clock => Z[8][5].CLK
clock => Z[8][6].CLK
clock => Z[8][7].CLK
clock => Y[8][0].CLK
clock => Y[8][1].CLK
clock => Y[8][2].CLK
clock => Y[8][3].CLK
clock => Y[8][4].CLK
clock => Y[8][5].CLK
clock => Y[8][6].CLK
clock => Y[8][7].CLK
clock => Y[8][8].CLK
clock => Y[8][9].CLK
clock => Y[8][10].CLK
clock => Y[8][11].CLK
clock => Y[8][12].CLK
clock => Y[8][13].CLK
clock => Y[8][14].CLK
clock => Y[8][15].CLK
clock => Y[8][16].CLK
clock => Y[8][17].CLK
clock => X[8][0].CLK
clock => X[8][1].CLK
clock => X[8][2].CLK
clock => X[8][3].CLK
clock => X[8][4].CLK
clock => X[8][5].CLK
clock => X[8][6].CLK
clock => X[8][7].CLK
clock => X[8][8].CLK
clock => X[8][9].CLK
clock => X[8][10].CLK
clock => X[8][11].CLK
clock => X[8][12].CLK
clock => X[8][13].CLK
clock => X[8][14].CLK
clock => X[8][15].CLK
clock => X[8][16].CLK
clock => X[8][17].CLK
clock => Z[7][0].CLK
clock => Z[7][1].CLK
clock => Z[7][2].CLK
clock => Z[7][3].CLK
clock => Z[7][4].CLK
clock => Z[7][5].CLK
clock => Z[7][6].CLK
clock => Z[7][7].CLK
clock => Z[7][8].CLK
clock => Y[7][0].CLK
clock => Y[7][1].CLK
clock => Y[7][2].CLK
clock => Y[7][3].CLK
clock => Y[7][4].CLK
clock => Y[7][5].CLK
clock => Y[7][6].CLK
clock => Y[7][7].CLK
clock => Y[7][8].CLK
clock => Y[7][9].CLK
clock => Y[7][10].CLK
clock => Y[7][11].CLK
clock => Y[7][12].CLK
clock => Y[7][13].CLK
clock => Y[7][14].CLK
clock => Y[7][15].CLK
clock => Y[7][16].CLK
clock => Y[7][17].CLK
clock => X[7][0].CLK
clock => X[7][1].CLK
clock => X[7][2].CLK
clock => X[7][3].CLK
clock => X[7][4].CLK
clock => X[7][5].CLK
clock => X[7][6].CLK
clock => X[7][7].CLK
clock => X[7][8].CLK
clock => X[7][9].CLK
clock => X[7][10].CLK
clock => X[7][11].CLK
clock => X[7][12].CLK
clock => X[7][13].CLK
clock => X[7][14].CLK
clock => X[7][15].CLK
clock => X[7][16].CLK
clock => X[7][17].CLK
clock => Z[6][0].CLK
clock => Z[6][1].CLK
clock => Z[6][2].CLK
clock => Z[6][3].CLK
clock => Z[6][4].CLK
clock => Z[6][5].CLK
clock => Z[6][6].CLK
clock => Z[6][7].CLK
clock => Z[6][8].CLK
clock => Z[6][9].CLK
clock => Y[6][0].CLK
clock => Y[6][1].CLK
clock => Y[6][2].CLK
clock => Y[6][3].CLK
clock => Y[6][4].CLK
clock => Y[6][5].CLK
clock => Y[6][6].CLK
clock => Y[6][7].CLK
clock => Y[6][8].CLK
clock => Y[6][9].CLK
clock => Y[6][10].CLK
clock => Y[6][11].CLK
clock => Y[6][12].CLK
clock => Y[6][13].CLK
clock => Y[6][14].CLK
clock => Y[6][15].CLK
clock => Y[6][16].CLK
clock => Y[6][17].CLK
clock => X[6][0].CLK
clock => X[6][1].CLK
clock => X[6][2].CLK
clock => X[6][3].CLK
clock => X[6][4].CLK
clock => X[6][5].CLK
clock => X[6][6].CLK
clock => X[6][7].CLK
clock => X[6][8].CLK
clock => X[6][9].CLK
clock => X[6][10].CLK
clock => X[6][11].CLK
clock => X[6][12].CLK
clock => X[6][13].CLK
clock => X[6][14].CLK
clock => X[6][15].CLK
clock => X[6][16].CLK
clock => X[6][17].CLK
clock => Z[5][0].CLK
clock => Z[5][1].CLK
clock => Z[5][2].CLK
clock => Z[5][3].CLK
clock => Z[5][4].CLK
clock => Z[5][5].CLK
clock => Z[5][6].CLK
clock => Z[5][7].CLK
clock => Z[5][8].CLK
clock => Z[5][9].CLK
clock => Z[5][10].CLK
clock => Y[5][0].CLK
clock => Y[5][1].CLK
clock => Y[5][2].CLK
clock => Y[5][3].CLK
clock => Y[5][4].CLK
clock => Y[5][5].CLK
clock => Y[5][6].CLK
clock => Y[5][7].CLK
clock => Y[5][8].CLK
clock => Y[5][9].CLK
clock => Y[5][10].CLK
clock => Y[5][11].CLK
clock => Y[5][12].CLK
clock => Y[5][13].CLK
clock => Y[5][14].CLK
clock => Y[5][15].CLK
clock => Y[5][16].CLK
clock => Y[5][17].CLK
clock => X[5][0].CLK
clock => X[5][1].CLK
clock => X[5][2].CLK
clock => X[5][3].CLK
clock => X[5][4].CLK
clock => X[5][5].CLK
clock => X[5][6].CLK
clock => X[5][7].CLK
clock => X[5][8].CLK
clock => X[5][9].CLK
clock => X[5][10].CLK
clock => X[5][11].CLK
clock => X[5][12].CLK
clock => X[5][13].CLK
clock => X[5][14].CLK
clock => X[5][15].CLK
clock => X[5][16].CLK
clock => X[5][17].CLK
clock => Z[4][0].CLK
clock => Z[4][1].CLK
clock => Z[4][2].CLK
clock => Z[4][3].CLK
clock => Z[4][4].CLK
clock => Z[4][5].CLK
clock => Z[4][6].CLK
clock => Z[4][7].CLK
clock => Z[4][8].CLK
clock => Z[4][9].CLK
clock => Z[4][10].CLK
clock => Z[4][11].CLK
clock => Y[4][0].CLK
clock => Y[4][1].CLK
clock => Y[4][2].CLK
clock => Y[4][3].CLK
clock => Y[4][4].CLK
clock => Y[4][5].CLK
clock => Y[4][6].CLK
clock => Y[4][7].CLK
clock => Y[4][8].CLK
clock => Y[4][9].CLK
clock => Y[4][10].CLK
clock => Y[4][11].CLK
clock => Y[4][12].CLK
clock => Y[4][13].CLK
clock => Y[4][14].CLK
clock => Y[4][15].CLK
clock => Y[4][16].CLK
clock => Y[4][17].CLK
clock => X[4][0].CLK
clock => X[4][1].CLK
clock => X[4][2].CLK
clock => X[4][3].CLK
clock => X[4][4].CLK
clock => X[4][5].CLK
clock => X[4][6].CLK
clock => X[4][7].CLK
clock => X[4][8].CLK
clock => X[4][9].CLK
clock => X[4][10].CLK
clock => X[4][11].CLK
clock => X[4][12].CLK
clock => X[4][13].CLK
clock => X[4][14].CLK
clock => X[4][15].CLK
clock => X[4][16].CLK
clock => X[4][17].CLK
clock => Z[3][0].CLK
clock => Z[3][1].CLK
clock => Z[3][2].CLK
clock => Z[3][3].CLK
clock => Z[3][4].CLK
clock => Z[3][5].CLK
clock => Z[3][6].CLK
clock => Z[3][7].CLK
clock => Z[3][8].CLK
clock => Z[3][9].CLK
clock => Z[3][10].CLK
clock => Z[3][11].CLK
clock => Z[3][12].CLK
clock => Y[3][0].CLK
clock => Y[3][1].CLK
clock => Y[3][2].CLK
clock => Y[3][3].CLK
clock => Y[3][4].CLK
clock => Y[3][5].CLK
clock => Y[3][6].CLK
clock => Y[3][7].CLK
clock => Y[3][8].CLK
clock => Y[3][9].CLK
clock => Y[3][10].CLK
clock => Y[3][11].CLK
clock => Y[3][12].CLK
clock => Y[3][13].CLK
clock => Y[3][14].CLK
clock => Y[3][15].CLK
clock => Y[3][16].CLK
clock => Y[3][17].CLK
clock => X[3][0].CLK
clock => X[3][1].CLK
clock => X[3][2].CLK
clock => X[3][3].CLK
clock => X[3][4].CLK
clock => X[3][5].CLK
clock => X[3][6].CLK
clock => X[3][7].CLK
clock => X[3][8].CLK
clock => X[3][9].CLK
clock => X[3][10].CLK
clock => X[3][11].CLK
clock => X[3][12].CLK
clock => X[3][13].CLK
clock => X[3][14].CLK
clock => X[3][15].CLK
clock => X[3][16].CLK
clock => X[3][17].CLK
clock => Z[2][0].CLK
clock => Z[2][1].CLK
clock => Z[2][2].CLK
clock => Z[2][3].CLK
clock => Z[2][4].CLK
clock => Z[2][5].CLK
clock => Z[2][6].CLK
clock => Z[2][7].CLK
clock => Z[2][8].CLK
clock => Z[2][9].CLK
clock => Z[2][10].CLK
clock => Z[2][11].CLK
clock => Z[2][12].CLK
clock => Z[2][13].CLK
clock => Y[2][0].CLK
clock => Y[2][1].CLK
clock => Y[2][2].CLK
clock => Y[2][3].CLK
clock => Y[2][4].CLK
clock => Y[2][5].CLK
clock => Y[2][6].CLK
clock => Y[2][7].CLK
clock => Y[2][8].CLK
clock => Y[2][9].CLK
clock => Y[2][10].CLK
clock => Y[2][11].CLK
clock => Y[2][12].CLK
clock => Y[2][13].CLK
clock => Y[2][14].CLK
clock => Y[2][15].CLK
clock => Y[2][16].CLK
clock => Y[2][17].CLK
clock => X[2][0].CLK
clock => X[2][1].CLK
clock => X[2][2].CLK
clock => X[2][3].CLK
clock => X[2][4].CLK
clock => X[2][5].CLK
clock => X[2][6].CLK
clock => X[2][7].CLK
clock => X[2][8].CLK
clock => X[2][9].CLK
clock => X[2][10].CLK
clock => X[2][11].CLK
clock => X[2][12].CLK
clock => X[2][13].CLK
clock => X[2][14].CLK
clock => X[2][15].CLK
clock => X[2][16].CLK
clock => X[2][17].CLK
clock => Z[1][0].CLK
clock => Z[1][1].CLK
clock => Z[1][2].CLK
clock => Z[1][3].CLK
clock => Z[1][4].CLK
clock => Z[1][5].CLK
clock => Z[1][6].CLK
clock => Z[1][7].CLK
clock => Z[1][8].CLK
clock => Z[1][9].CLK
clock => Z[1][10].CLK
clock => Z[1][11].CLK
clock => Z[1][12].CLK
clock => Z[1][13].CLK
clock => Z[1][14].CLK
clock => Y[1][0].CLK
clock => Y[1][1].CLK
clock => Y[1][2].CLK
clock => Y[1][3].CLK
clock => Y[1][4].CLK
clock => Y[1][5].CLK
clock => Y[1][6].CLK
clock => Y[1][7].CLK
clock => Y[1][8].CLK
clock => Y[1][9].CLK
clock => Y[1][10].CLK
clock => Y[1][11].CLK
clock => Y[1][12].CLK
clock => Y[1][13].CLK
clock => Y[1][14].CLK
clock => Y[1][15].CLK
clock => Y[1][16].CLK
clock => Y[1][17].CLK
clock => X[1][0].CLK
clock => X[1][1].CLK
clock => X[1][2].CLK
clock => X[1][3].CLK
clock => X[1][4].CLK
clock => X[1][5].CLK
clock => X[1][6].CLK
clock => X[1][7].CLK
clock => X[1][8].CLK
clock => X[1][9].CLK
clock => X[1][10].CLK
clock => X[1][11].CLK
clock => X[1][12].CLK
clock => X[1][13].CLK
clock => X[1][14].CLK
clock => X[1][15].CLK
clock => X[1][16].CLK
clock => X[1][17].CLK
clock => phase[0].CLK
clock => phase[1].CLK
clock => phase[2].CLK
clock => phase[3].CLK
clock => phase[4].CLK
clock => phase[5].CLK
clock => phase[6].CLK
clock => phase[7].CLK
clock => phase[8].CLK
clock => phase[9].CLK
clock => phase[10].CLK
clock => phase[11].CLK
clock => phase[12].CLK
clock => phase[13].CLK
clock => phase[14].CLK
clock => phase[15].CLK
clock => phase[16].CLK
clock => phase[17].CLK
clock => phase[18].CLK
clock => phase[19].CLK
clock => phase[20].CLK
clock => phase[21].CLK
clock => phase[22].CLK
clock => phase[23].CLK
clock => phase[24].CLK
clock => phase[25].CLK
clock => phase[26].CLK
clock => phase[27].CLK
clock => phase[28].CLK
clock => phase[29].CLK
clock => phase[30].CLK
clock => phase[31].CLK
clock => Z[0][0].CLK
clock => Z[0][1].CLK
clock => Z[0][2].CLK
clock => Z[0][3].CLK
clock => Z[0][4].CLK
clock => Z[0][5].CLK
clock => Z[0][6].CLK
clock => Z[0][7].CLK
clock => Z[0][8].CLK
clock => Z[0][9].CLK
clock => Z[0][10].CLK
clock => Z[0][11].CLK
clock => Z[0][12].CLK
clock => Z[0][13].CLK
clock => Z[0][14].CLK
clock => Z[0][15].CLK
clock => Y[0][0].CLK
clock => Y[0][1].CLK
clock => Y[0][2].CLK
clock => Y[0][3].CLK
clock => Y[0][4].CLK
clock => Y[0][5].CLK
clock => Y[0][6].CLK
clock => Y[0][7].CLK
clock => Y[0][8].CLK
clock => Y[0][9].CLK
clock => Y[0][10].CLK
clock => Y[0][11].CLK
clock => Y[0][12].CLK
clock => Y[0][13].CLK
clock => Y[0][14].CLK
clock => Y[0][15].CLK
clock => Y[0][16].CLK
clock => Y[0][17].CLK
clock => X[0][0].CLK
clock => X[0][1].CLK
clock => X[0][2].CLK
clock => X[0][3].CLK
clock => X[0][4].CLK
clock => X[0][5].CLK
clock => X[0][6].CLK
clock => X[0][7].CLK
clock => X[0][8].CLK
clock => X[0][9].CLK
clock => X[0][10].CLK
clock => X[0][11].CLK
clock => X[0][12].CLK
clock => X[0][13].CLK
clock => X[0][14].CLK
clock => X[0][15].CLK
clock => X[0][16].CLK
clock => X[0][17].CLK
frequency[0] => Add1.IN32
frequency[1] => Add1.IN31
frequency[2] => Add1.IN30
frequency[3] => Add1.IN29
frequency[4] => Add1.IN28
frequency[5] => Add1.IN27
frequency[6] => Add1.IN26
frequency[7] => Add1.IN25
frequency[8] => Add1.IN24
frequency[9] => Add1.IN23
frequency[10] => Add1.IN22
frequency[11] => Add1.IN21
frequency[12] => Add1.IN20
frequency[13] => Add1.IN19
frequency[14] => Add1.IN18
frequency[15] => Add1.IN17
frequency[16] => Add1.IN16
frequency[17] => Add1.IN15
frequency[18] => Add1.IN14
frequency[19] => Add1.IN13
frequency[20] => Add1.IN12
frequency[21] => Add1.IN11
frequency[22] => Add1.IN10
frequency[23] => Add1.IN9
frequency[24] => Add1.IN8
frequency[25] => Add1.IN7
frequency[26] => Add1.IN6
frequency[27] => Add1.IN5
frequency[28] => Add1.IN4
frequency[29] => Add1.IN3
frequency[30] => Add1.IN2
frequency[31] => Add1.IN1
in_data[0] => Mux12.IN2
in_data[0] => Mux12.IN3
in_data[0] => Mux30.IN2
in_data[0] => Mux30.IN3
in_data[0] => Add0.IN19
in_data[1] => Mux11.IN2
in_data[1] => Mux11.IN3
in_data[1] => Mux29.IN2
in_data[1] => Mux29.IN3
in_data[1] => Add0.IN18
in_data[2] => Mux10.IN2
in_data[2] => Mux10.IN3
in_data[2] => Mux28.IN2
in_data[2] => Mux28.IN3
in_data[2] => Add0.IN17
in_data[3] => Mux9.IN2
in_data[3] => Mux9.IN3
in_data[3] => Mux27.IN2
in_data[3] => Mux27.IN3
in_data[3] => Add0.IN16
in_data[4] => Mux8.IN2
in_data[4] => Mux8.IN3
in_data[4] => Mux26.IN2
in_data[4] => Mux26.IN3
in_data[4] => Add0.IN15
in_data[5] => Mux7.IN2
in_data[5] => Mux7.IN3
in_data[5] => Mux25.IN2
in_data[5] => Mux25.IN3
in_data[5] => Add0.IN14
in_data[6] => Mux6.IN2
in_data[6] => Mux6.IN3
in_data[6] => Mux24.IN2
in_data[6] => Mux24.IN3
in_data[6] => Add0.IN13
in_data[7] => Mux5.IN2
in_data[7] => Mux5.IN3
in_data[7] => Mux23.IN2
in_data[7] => Mux23.IN3
in_data[7] => Add0.IN12
in_data[8] => Mux4.IN2
in_data[8] => Mux4.IN3
in_data[8] => Mux22.IN2
in_data[8] => Mux22.IN3
in_data[8] => Add0.IN11
in_data[9] => Mux3.IN2
in_data[9] => Mux3.IN3
in_data[9] => Mux21.IN2
in_data[9] => Mux21.IN3
in_data[9] => Add0.IN10
in_data[10] => Mux2.IN2
in_data[10] => Mux2.IN3
in_data[10] => Mux20.IN2
in_data[10] => Mux20.IN3
in_data[10] => Add0.IN9
in_data[11] => Mux1.IN2
in_data[11] => Mux1.IN3
in_data[11] => Mux19.IN2
in_data[11] => Mux19.IN3
in_data[11] => Mux0.IN2
in_data[11] => Mux0.IN3
in_data[11] => Mux18.IN2
in_data[11] => Mux18.IN3
in_data[11] => Add0.IN7
in_data[11] => Add0.IN8
out_data_I[0] <= X[14][0].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[1] <= X[14][1].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[2] <= X[14][2].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[3] <= X[14][3].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[4] <= X[14][4].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[5] <= X[14][5].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[6] <= X[14][6].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[7] <= X[14][7].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[8] <= X[14][8].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[9] <= X[14][9].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[10] <= X[14][10].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[11] <= X[14][11].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[12] <= X[14][12].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[13] <= X[14][13].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[14] <= X[14][14].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[15] <= X[14][15].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[16] <= X[14][16].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[17] <= X[14][17].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[0] <= Y[14][0].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[1] <= Y[14][1].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[2] <= Y[14][2].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[3] <= Y[14][3].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[4] <= Y[14][4].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[5] <= Y[14][5].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[6] <= Y[14][6].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[7] <= Y[14][7].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[8] <= Y[14][8].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[9] <= Y[14][9].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[10] <= Y[14][10].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[11] <= Y[14][11].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[12] <= Y[14][12].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[13] <= Y[14][13].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[14] <= Y[14][14].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[15] <= Y[14][15].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[16] <= Y[14][16].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[17] <= Y[14][17].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2
clock => clock.IN6
in_strobe => in_strobe.IN3
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN1
in_data[16] => integrator_data[0][16].IN1
in_data[17] => integrator_data[0][17].IN10
out_data[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2
clock => clock.IN6
in_strobe => in_strobe.IN3
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN1
in_data[16] => integrator_data[0][16].IN1
in_data[17] => integrator_data[0][17].IN10
out_data[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN27
in_data[1] => Add0.IN26
in_data[2] => Add0.IN25
in_data[3] => Add0.IN24
in_data[4] => Add0.IN23
in_data[5] => Add0.IN22
in_data[6] => Add0.IN21
in_data[7] => Add0.IN20
in_data[8] => Add0.IN19
in_data[9] => Add0.IN18
in_data[10] => Add0.IN17
in_data[11] => Add0.IN16
in_data[12] => Add0.IN15
in_data[13] => Add0.IN14
in_data[14] => Add0.IN13
in_data[15] => Add0.IN12
in_data[16] => Add0.IN11
in_data[17] => Add0.IN10
in_data[18] => Add0.IN9
in_data[19] => Add0.IN8
in_data[20] => Add0.IN7
in_data[21] => Add0.IN6
in_data[22] => Add0.IN5
in_data[23] => Add0.IN4
in_data[24] => Add0.IN3
in_data[25] => Add0.IN2
in_data[26] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
in_data[0] => Add0.IN54
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN53
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN52
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN51
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN50
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN49
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN48
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN47
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN46
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN45
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN44
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN43
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN42
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN41
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN40
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN39
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN38
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN37
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN36
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN35
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN34
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN33
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN32
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN31
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN30
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN29
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN28
in_data[26] => prev_data[26].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1
decimation[0] => Add0.IN12
decimation[0] => Decoder0.IN5
decimation[1] => Add0.IN11
decimation[1] => Decoder0.IN4
decimation[2] => Add0.IN10
decimation[2] => Decoder0.IN3
decimation[3] => Add0.IN9
decimation[3] => Decoder0.IN2
decimation[4] => Add0.IN8
decimation[4] => Decoder0.IN1
decimation[5] => Add0.IN7
decimation[5] => Decoder0.IN0
clock => clock.IN10
in_strobe => in_strobe.IN5
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN24
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1
decimation[0] => Add0.IN12
decimation[0] => Decoder0.IN5
decimation[1] => Add0.IN11
decimation[1] => Decoder0.IN4
decimation[2] => Add0.IN10
decimation[2] => Decoder0.IN3
decimation[3] => Add0.IN9
decimation[3] => Decoder0.IN2
decimation[4] => Add0.IN8
decimation[4] => Decoder0.IN1
decimation[5] => Add0.IN7
decimation[5] => Decoder0.IN0
clock => clock.IN10
in_strobe => in_strobe.IN5
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN24
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2
clock => clock.IN8
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => wstate.OUTPUTSELECT
x_avail => weA.IN1
x_avail => weB.IN1
x_avail => weC.IN1
x_avail => weD.IN1
x_avail => weE.IN1
x_avail => weF.IN1
x_avail => weG.IN1
x_avail => weH.IN1
x_avail => Iacc[2].ENA
x_avail => Iacc[1].ENA
x_avail => Iacc[0].ENA
x_avail => Iacc[3].ENA
x_avail => Iacc[4].ENA
x_avail => Iacc[5].ENA
x_avail => Iacc[6].ENA
x_avail => Iacc[7].ENA
x_avail => Iacc[8].ENA
x_avail => Iacc[9].ENA
x_avail => Iacc[10].ENA
x_avail => Iacc[11].ENA
x_avail => Iacc[12].ENA
x_avail => Iacc[13].ENA
x_avail => Iacc[14].ENA
x_avail => Iacc[15].ENA
x_avail => Iacc[16].ENA
x_avail => Iacc[17].ENA
x_avail => Iacc[18].ENA
x_avail => Iacc[19].ENA
x_avail => Iacc[20].ENA
x_avail => Iacc[21].ENA
x_avail => Iacc[22].ENA
x_avail => Iacc[23].ENA
x_avail => Racc[0].ENA
x_avail => Racc[1].ENA
x_avail => Racc[2].ENA
x_avail => Racc[3].ENA
x_avail => Racc[4].ENA
x_avail => Racc[5].ENA
x_avail => Racc[6].ENA
x_avail => Racc[7].ENA
x_avail => Racc[8].ENA
x_avail => Racc[9].ENA
x_avail => Racc[10].ENA
x_avail => Racc[11].ENA
x_avail => Racc[12].ENA
x_avail => Racc[13].ENA
x_avail => Racc[14].ENA
x_avail => Racc[15].ENA
x_avail => Racc[16].ENA
x_avail => Racc[17].ENA
x_avail => Racc[18].ENA
x_avail => Racc[19].ENA
x_avail => Racc[20].ENA
x_avail => Racc[21].ENA
x_avail => Racc[22].ENA
x_avail => Racc[23].ENA
x_real[0] => x_real[0].IN8
x_real[1] => x_real[1].IN8
x_real[2] => x_real[2].IN8
x_real[3] => x_real[3].IN8
x_real[4] => x_real[4].IN8
x_real[5] => x_real[5].IN8
x_real[6] => x_real[6].IN8
x_real[7] => x_real[7].IN8
x_real[8] => x_real[8].IN8
x_real[9] => x_real[9].IN8
x_real[10] => x_real[10].IN8
x_real[11] => x_real[11].IN8
x_real[12] => x_real[12].IN8
x_real[13] => x_real[13].IN8
x_real[14] => x_real[14].IN8
x_real[15] => x_real[15].IN8
x_real[16] => x_real[16].IN8
x_real[17] => x_real[17].IN8
x_imag[0] => x_imag[0].IN8
x_imag[1] => x_imag[1].IN8
x_imag[2] => x_imag[2].IN8
x_imag[3] => x_imag[3].IN8
x_imag[4] => x_imag[4].IN8
x_imag[5] => x_imag[5].IN8
x_imag[6] => x_imag[6].IN8
x_imag[7] => x_imag[7].IN8
x_imag[8] => x_imag[8].IN8
x_imag[9] => x_imag[9].IN8
x_imag[10] => x_imag[10].IN8
x_imag[11] => x_imag[11].IN8
x_imag[12] => x_imag[12].IN8
x_imag[13] => x_imag[13].IN8
x_imag[14] => x_imag[14].IN8
x_imag[15] => x_imag[15].IN8
x_imag[16] => x_imag[16].IN8
x_imag[17] => x_imag[17].IN8
y_avail <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
y_real[0] <= Racc[0].DB_MAX_OUTPUT_PORT_TYPE
y_real[1] <= Racc[1].DB_MAX_OUTPUT_PORT_TYPE
y_real[2] <= Racc[2].DB_MAX_OUTPUT_PORT_TYPE
y_real[3] <= Racc[3].DB_MAX_OUTPUT_PORT_TYPE
y_real[4] <= Racc[4].DB_MAX_OUTPUT_PORT_TYPE
y_real[5] <= Racc[5].DB_MAX_OUTPUT_PORT_TYPE
y_real[6] <= Racc[6].DB_MAX_OUTPUT_PORT_TYPE
y_real[7] <= Racc[7].DB_MAX_OUTPUT_PORT_TYPE
y_real[8] <= Racc[8].DB_MAX_OUTPUT_PORT_TYPE
y_real[9] <= Racc[9].DB_MAX_OUTPUT_PORT_TYPE
y_real[10] <= Racc[10].DB_MAX_OUTPUT_PORT_TYPE
y_real[11] <= Racc[11].DB_MAX_OUTPUT_PORT_TYPE
y_real[12] <= Racc[12].DB_MAX_OUTPUT_PORT_TYPE
y_real[13] <= Racc[13].DB_MAX_OUTPUT_PORT_TYPE
y_real[14] <= Racc[14].DB_MAX_OUTPUT_PORT_TYPE
y_real[15] <= Racc[15].DB_MAX_OUTPUT_PORT_TYPE
y_real[16] <= Racc[16].DB_MAX_OUTPUT_PORT_TYPE
y_real[17] <= Racc[17].DB_MAX_OUTPUT_PORT_TYPE
y_real[18] <= Racc[18].DB_MAX_OUTPUT_PORT_TYPE
y_real[19] <= Racc[19].DB_MAX_OUTPUT_PORT_TYPE
y_real[20] <= Racc[20].DB_MAX_OUTPUT_PORT_TYPE
y_real[21] <= Racc[21].DB_MAX_OUTPUT_PORT_TYPE
y_real[22] <= Racc[22].DB_MAX_OUTPUT_PORT_TYPE
y_real[23] <= Racc[23].DB_MAX_OUTPUT_PORT_TYPE
y_imag[0] <= Iacc[0].DB_MAX_OUTPUT_PORT_TYPE
y_imag[1] <= Iacc[1].DB_MAX_OUTPUT_PORT_TYPE
y_imag[2] <= Iacc[2].DB_MAX_OUTPUT_PORT_TYPE
y_imag[3] <= Iacc[3].DB_MAX_OUTPUT_PORT_TYPE
y_imag[4] <= Iacc[4].DB_MAX_OUTPUT_PORT_TYPE
y_imag[5] <= Iacc[5].DB_MAX_OUTPUT_PORT_TYPE
y_imag[6] <= Iacc[6].DB_MAX_OUTPUT_PORT_TYPE
y_imag[7] <= Iacc[7].DB_MAX_OUTPUT_PORT_TYPE
y_imag[8] <= Iacc[8].DB_MAX_OUTPUT_PORT_TYPE
y_imag[9] <= Iacc[9].DB_MAX_OUTPUT_PORT_TYPE
y_imag[10] <= Iacc[10].DB_MAX_OUTPUT_PORT_TYPE
y_imag[11] <= Iacc[11].DB_MAX_OUTPUT_PORT_TYPE
y_imag[12] <= Iacc[12].DB_MAX_OUTPUT_PORT_TYPE
y_imag[13] <= Iacc[13].DB_MAX_OUTPUT_PORT_TYPE
y_imag[14] <= Iacc[14].DB_MAX_OUTPUT_PORT_TYPE
y_imag[15] <= Iacc[15].DB_MAX_OUTPUT_PORT_TYPE
y_imag[16] <= Iacc[16].DB_MAX_OUTPUT_PORT_TYPE
y_imag[17] <= Iacc[17].DB_MAX_OUTPUT_PORT_TYPE
y_imag[18] <= Iacc[18].DB_MAX_OUTPUT_PORT_TYPE
y_imag[19] <= Iacc[19].DB_MAX_OUTPUT_PORT_TYPE
y_imag[20] <= Iacc[20].DB_MAX_OUTPUT_PORT_TYPE
y_imag[21] <= Iacc[21].DB_MAX_OUTPUT_PORT_TYPE
y_imag[22] <= Iacc[22].DB_MAX_OUTPUT_PORT_TYPE
y_imag[23] <= Iacc[23].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ca91:auto_generated.address_a[0]
address_a[1] => altsyncram_ca91:auto_generated.address_a[1]
address_a[2] => altsyncram_ca91:auto_generated.address_a[2]
address_a[3] => altsyncram_ca91:auto_generated.address_a[3]
address_a[4] => altsyncram_ca91:auto_generated.address_a[4]
address_a[5] => altsyncram_ca91:auto_generated.address_a[5]
address_a[6] => altsyncram_ca91:auto_generated.address_a[6]
address_a[7] => altsyncram_ca91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ca91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ca91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ca91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ca91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ca91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ca91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ca91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ca91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ca91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ca91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ca91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ca91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ca91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ca91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ca91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ca91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ca91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ca91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ca91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ca91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_da91:auto_generated.address_a[0]
address_a[1] => altsyncram_da91:auto_generated.address_a[1]
address_a[2] => altsyncram_da91:auto_generated.address_a[2]
address_a[3] => altsyncram_da91:auto_generated.address_a[3]
address_a[4] => altsyncram_da91:auto_generated.address_a[4]
address_a[5] => altsyncram_da91:auto_generated.address_a[5]
address_a[6] => altsyncram_da91:auto_generated.address_a[6]
address_a[7] => altsyncram_da91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_da91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_da91:auto_generated.q_a[0]
q_a[1] <= altsyncram_da91:auto_generated.q_a[1]
q_a[2] <= altsyncram_da91:auto_generated.q_a[2]
q_a[3] <= altsyncram_da91:auto_generated.q_a[3]
q_a[4] <= altsyncram_da91:auto_generated.q_a[4]
q_a[5] <= altsyncram_da91:auto_generated.q_a[5]
q_a[6] <= altsyncram_da91:auto_generated.q_a[6]
q_a[7] <= altsyncram_da91:auto_generated.q_a[7]
q_a[8] <= altsyncram_da91:auto_generated.q_a[8]
q_a[9] <= altsyncram_da91:auto_generated.q_a[9]
q_a[10] <= altsyncram_da91:auto_generated.q_a[10]
q_a[11] <= altsyncram_da91:auto_generated.q_a[11]
q_a[12] <= altsyncram_da91:auto_generated.q_a[12]
q_a[13] <= altsyncram_da91:auto_generated.q_a[13]
q_a[14] <= altsyncram_da91:auto_generated.q_a[14]
q_a[15] <= altsyncram_da91:auto_generated.q_a[15]
q_a[16] <= altsyncram_da91:auto_generated.q_a[16]
q_a[17] <= altsyncram_da91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_da91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ea91:auto_generated.address_a[0]
address_a[1] => altsyncram_ea91:auto_generated.address_a[1]
address_a[2] => altsyncram_ea91:auto_generated.address_a[2]
address_a[3] => altsyncram_ea91:auto_generated.address_a[3]
address_a[4] => altsyncram_ea91:auto_generated.address_a[4]
address_a[5] => altsyncram_ea91:auto_generated.address_a[5]
address_a[6] => altsyncram_ea91:auto_generated.address_a[6]
address_a[7] => altsyncram_ea91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ea91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ea91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ea91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ea91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ea91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ea91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ea91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ea91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ea91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ea91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ea91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ea91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ea91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ea91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ea91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ea91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ea91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ea91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ea91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_ea91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fa91:auto_generated.address_a[0]
address_a[1] => altsyncram_fa91:auto_generated.address_a[1]
address_a[2] => altsyncram_fa91:auto_generated.address_a[2]
address_a[3] => altsyncram_fa91:auto_generated.address_a[3]
address_a[4] => altsyncram_fa91:auto_generated.address_a[4]
address_a[5] => altsyncram_fa91:auto_generated.address_a[5]
address_a[6] => altsyncram_fa91:auto_generated.address_a[6]
address_a[7] => altsyncram_fa91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fa91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fa91:auto_generated.q_a[0]
q_a[1] <= altsyncram_fa91:auto_generated.q_a[1]
q_a[2] <= altsyncram_fa91:auto_generated.q_a[2]
q_a[3] <= altsyncram_fa91:auto_generated.q_a[3]
q_a[4] <= altsyncram_fa91:auto_generated.q_a[4]
q_a[5] <= altsyncram_fa91:auto_generated.q_a[5]
q_a[6] <= altsyncram_fa91:auto_generated.q_a[6]
q_a[7] <= altsyncram_fa91:auto_generated.q_a[7]
q_a[8] <= altsyncram_fa91:auto_generated.q_a[8]
q_a[9] <= altsyncram_fa91:auto_generated.q_a[9]
q_a[10] <= altsyncram_fa91:auto_generated.q_a[10]
q_a[11] <= altsyncram_fa91:auto_generated.q_a[11]
q_a[12] <= altsyncram_fa91:auto_generated.q_a[12]
q_a[13] <= altsyncram_fa91:auto_generated.q_a[13]
q_a[14] <= altsyncram_fa91:auto_generated.q_a[14]
q_a[15] <= altsyncram_fa91:auto_generated.q_a[15]
q_a[16] <= altsyncram_fa91:auto_generated.q_a[16]
q_a[17] <= altsyncram_fa91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_fa91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ga91:auto_generated.address_a[0]
address_a[1] => altsyncram_ga91:auto_generated.address_a[1]
address_a[2] => altsyncram_ga91:auto_generated.address_a[2]
address_a[3] => altsyncram_ga91:auto_generated.address_a[3]
address_a[4] => altsyncram_ga91:auto_generated.address_a[4]
address_a[5] => altsyncram_ga91:auto_generated.address_a[5]
address_a[6] => altsyncram_ga91:auto_generated.address_a[6]
address_a[7] => altsyncram_ga91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ga91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ga91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ga91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ga91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ga91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ga91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ga91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ga91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ga91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ga91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ga91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ga91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ga91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ga91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ga91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ga91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ga91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ga91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ga91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_ga91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ha91:auto_generated.address_a[0]
address_a[1] => altsyncram_ha91:auto_generated.address_a[1]
address_a[2] => altsyncram_ha91:auto_generated.address_a[2]
address_a[3] => altsyncram_ha91:auto_generated.address_a[3]
address_a[4] => altsyncram_ha91:auto_generated.address_a[4]
address_a[5] => altsyncram_ha91:auto_generated.address_a[5]
address_a[6] => altsyncram_ha91:auto_generated.address_a[6]
address_a[7] => altsyncram_ha91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ha91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ha91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ha91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ha91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ha91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ha91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ha91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ha91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ha91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ha91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ha91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ha91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ha91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ha91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ha91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ha91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ha91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ha91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ha91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_ha91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ia91:auto_generated.address_a[0]
address_a[1] => altsyncram_ia91:auto_generated.address_a[1]
address_a[2] => altsyncram_ia91:auto_generated.address_a[2]
address_a[3] => altsyncram_ia91:auto_generated.address_a[3]
address_a[4] => altsyncram_ia91:auto_generated.address_a[4]
address_a[5] => altsyncram_ia91:auto_generated.address_a[5]
address_a[6] => altsyncram_ia91:auto_generated.address_a[6]
address_a[7] => altsyncram_ia91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ia91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ia91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ia91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ia91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ia91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ia91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ia91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ia91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ia91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ia91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ia91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ia91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ia91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ia91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ia91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ia91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ia91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ia91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ia91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H
clock => clock.IN2
waddr[0] => waddr[0].IN1
waddr[1] => waddr[1].IN1
waddr[2] => waddr[2].IN1
waddr[3] => waddr[3].IN1
waddr[4] => waddr[4].IN1
waddr[5] => waddr[5].IN1
waddr[6] => waddr[6].IN1
waddr[7] => waddr[7].IN1
we => we.IN1
x_real[0] => x_real[0].IN1
x_real[1] => x_real[1].IN1
x_real[2] => x_real[2].IN1
x_real[3] => x_real[3].IN1
x_real[4] => x_real[4].IN1
x_real[5] => x_real[5].IN1
x_real[6] => x_real[6].IN1
x_real[7] => x_real[7].IN1
x_real[8] => x_real[8].IN1
x_real[9] => x_real[9].IN1
x_real[10] => x_real[10].IN1
x_real[11] => x_real[11].IN1
x_real[12] => x_real[12].IN1
x_real[13] => x_real[13].IN1
x_real[14] => x_real[14].IN1
x_real[15] => x_real[15].IN1
x_real[16] => x_real[16].IN1
x_real[17] => x_real[17].IN1
x_imag[0] => x_imag[0].IN1
x_imag[1] => x_imag[1].IN1
x_imag[2] => x_imag[2].IN1
x_imag[3] => x_imag[3].IN1
x_imag[4] => x_imag[4].IN1
x_imag[5] => x_imag[5].IN1
x_imag[6] => x_imag[6].IN1
x_imag[7] => x_imag[7].IN1
x_imag[8] => x_imag[8].IN1
x_imag[9] => x_imag[9].IN1
x_imag[10] => x_imag[10].IN1
x_imag[11] => x_imag[11].IN1
x_imag[12] => x_imag[12].IN1
x_imag[13] => x_imag[13].IN1
x_imag[14] => x_imag[14].IN1
x_imag[15] => x_imag[15].IN1
x_imag[16] => x_imag[16].IN1
x_imag[17] => x_imag[17].IN1
Raccum[0] <= Raccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[1] <= Raccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[2] <= Raccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[3] <= Raccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[4] <= Raccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[5] <= Raccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[6] <= Raccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[7] <= Raccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[8] <= Raccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[9] <= Raccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[10] <= Raccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[11] <= Raccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[12] <= Raccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[13] <= Raccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[14] <= Raccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[15] <= Raccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[16] <= Raccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[17] <= Raccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[18] <= Raccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[19] <= Raccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[20] <= Raccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[21] <= Raccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[22] <= Raccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raccum[23] <= Raccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[0] <= Iaccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[1] <= Iaccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[2] <= Iaccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[3] <= Iaccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[4] <= Iaccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[5] <= Iaccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[6] <= Iaccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[7] <= Iaccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[8] <= Iaccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[9] <= Iaccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[10] <= Iaccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[11] <= Iaccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[12] <= Iaccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[13] <= Iaccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[14] <= Iaccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[15] <= Iaccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[16] <= Iaccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[17] <= Iaccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[18] <= Iaccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[19] <= Iaccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[20] <= Iaccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[21] <= Iaccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[22] <= Iaccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iaccum[23] <= Iaccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ja91:auto_generated.address_a[0]
address_a[1] => altsyncram_ja91:auto_generated.address_a[1]
address_a[2] => altsyncram_ja91:auto_generated.address_a[2]
address_a[3] => altsyncram_ja91:auto_generated.address_a[3]
address_a[4] => altsyncram_ja91:auto_generated.address_a[4]
address_a[5] => altsyncram_ja91:auto_generated.address_a[5]
address_a[6] => altsyncram_ja91:auto_generated.address_a[6]
address_a[7] => altsyncram_ja91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ja91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ja91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ja91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ja91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ja91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ja91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ja91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ja91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ja91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ja91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ja91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ja91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ja91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ja91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ja91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ja91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ja91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ja91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ja91:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component
wren_a => altsyncram_pin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pin1:auto_generated.data_a[0]
data_a[1] => altsyncram_pin1:auto_generated.data_a[1]
data_a[2] => altsyncram_pin1:auto_generated.data_a[2]
data_a[3] => altsyncram_pin1:auto_generated.data_a[3]
data_a[4] => altsyncram_pin1:auto_generated.data_a[4]
data_a[5] => altsyncram_pin1:auto_generated.data_a[5]
data_a[6] => altsyncram_pin1:auto_generated.data_a[6]
data_a[7] => altsyncram_pin1:auto_generated.data_a[7]
data_a[8] => altsyncram_pin1:auto_generated.data_a[8]
data_a[9] => altsyncram_pin1:auto_generated.data_a[9]
data_a[10] => altsyncram_pin1:auto_generated.data_a[10]
data_a[11] => altsyncram_pin1:auto_generated.data_a[11]
data_a[12] => altsyncram_pin1:auto_generated.data_a[12]
data_a[13] => altsyncram_pin1:auto_generated.data_a[13]
data_a[14] => altsyncram_pin1:auto_generated.data_a[14]
data_a[15] => altsyncram_pin1:auto_generated.data_a[15]
data_a[16] => altsyncram_pin1:auto_generated.data_a[16]
data_a[17] => altsyncram_pin1:auto_generated.data_a[17]
data_a[18] => altsyncram_pin1:auto_generated.data_a[18]
data_a[19] => altsyncram_pin1:auto_generated.data_a[19]
data_a[20] => altsyncram_pin1:auto_generated.data_a[20]
data_a[21] => altsyncram_pin1:auto_generated.data_a[21]
data_a[22] => altsyncram_pin1:auto_generated.data_a[22]
data_a[23] => altsyncram_pin1:auto_generated.data_a[23]
data_a[24] => altsyncram_pin1:auto_generated.data_a[24]
data_a[25] => altsyncram_pin1:auto_generated.data_a[25]
data_a[26] => altsyncram_pin1:auto_generated.data_a[26]
data_a[27] => altsyncram_pin1:auto_generated.data_a[27]
data_a[28] => altsyncram_pin1:auto_generated.data_a[28]
data_a[29] => altsyncram_pin1:auto_generated.data_a[29]
data_a[30] => altsyncram_pin1:auto_generated.data_a[30]
data_a[31] => altsyncram_pin1:auto_generated.data_a[31]
data_a[32] => altsyncram_pin1:auto_generated.data_a[32]
data_a[33] => altsyncram_pin1:auto_generated.data_a[33]
data_a[34] => altsyncram_pin1:auto_generated.data_a[34]
data_a[35] => altsyncram_pin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_pin1:auto_generated.address_a[0]
address_a[1] => altsyncram_pin1:auto_generated.address_a[1]
address_a[2] => altsyncram_pin1:auto_generated.address_a[2]
address_a[3] => altsyncram_pin1:auto_generated.address_a[3]
address_a[4] => altsyncram_pin1:auto_generated.address_a[4]
address_a[5] => altsyncram_pin1:auto_generated.address_a[5]
address_a[6] => altsyncram_pin1:auto_generated.address_a[6]
address_a[7] => altsyncram_pin1:auto_generated.address_a[7]
address_b[0] => altsyncram_pin1:auto_generated.address_b[0]
address_b[1] => altsyncram_pin1:auto_generated.address_b[1]
address_b[2] => altsyncram_pin1:auto_generated.address_b[2]
address_b[3] => altsyncram_pin1:auto_generated.address_b[3]
address_b[4] => altsyncram_pin1:auto_generated.address_b[4]
address_b[5] => altsyncram_pin1:auto_generated.address_b[5]
address_b[6] => altsyncram_pin1:auto_generated.address_b[6]
address_b[7] => altsyncram_pin1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_pin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_pin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_pin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_pin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_pin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_pin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_pin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_pin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_pin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_pin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_pin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_pin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_pin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_pin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_pin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_pin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_pin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_pin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_pin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_pin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_pin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_pin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_pin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_pin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_pin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_pin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_pin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_pin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_pin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_pin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_pin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_pin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_pin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_pin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_pin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_pin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_pin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|rxFIFO:rxFIFO_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrempty <= dcfifo:dcfifo_component.wrempty


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component
data[0] => dcfifo_9ek1:auto_generated.data[0]
data[1] => dcfifo_9ek1:auto_generated.data[1]
data[2] => dcfifo_9ek1:auto_generated.data[2]
data[3] => dcfifo_9ek1:auto_generated.data[3]
data[4] => dcfifo_9ek1:auto_generated.data[4]
data[5] => dcfifo_9ek1:auto_generated.data[5]
data[6] => dcfifo_9ek1:auto_generated.data[6]
data[7] => dcfifo_9ek1:auto_generated.data[7]
q[0] <= dcfifo_9ek1:auto_generated.q[0]
q[1] <= dcfifo_9ek1:auto_generated.q[1]
q[2] <= dcfifo_9ek1:auto_generated.q[2]
q[3] <= dcfifo_9ek1:auto_generated.q[3]
q[4] <= dcfifo_9ek1:auto_generated.q[4]
q[5] <= dcfifo_9ek1:auto_generated.q[5]
q[6] <= dcfifo_9ek1:auto_generated.q[6]
q[7] <= dcfifo_9ek1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_9ek1:auto_generated.rdclk
rdreq => dcfifo_9ek1:auto_generated.rdreq
wrclk => dcfifo_9ek1:auto_generated.wrclk
wrreq => dcfifo_9ek1:auto_generated.wrreq
aclr => dcfifo_9ek1:auto_generated.aclr
rdempty <= dcfifo_9ek1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= dcfifo_9ek1:auto_generated.wrempty
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated
aclr => a_graycounter_m57:rdptr_g1p.aclr
aclr => a_graycounter_ijc:wrptr_g1p.aclr
aclr => altsyncram_hs61:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[8].IN0
aclr => rs_dgwp_reg[8].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[8].IN0
aclr => ws_dgrp_reg[8].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_hs61:fifo_ram.data_a[0]
data[1] => altsyncram_hs61:fifo_ram.data_a[1]
data[2] => altsyncram_hs61:fifo_ram.data_a[2]
data[3] => altsyncram_hs61:fifo_ram.data_a[3]
data[4] => altsyncram_hs61:fifo_ram.data_a[4]
data[5] => altsyncram_hs61:fifo_ram.data_a[5]
data[6] => altsyncram_hs61:fifo_ram.data_a[6]
data[7] => altsyncram_hs61:fifo_ram.data_a[7]
q[0] <= altsyncram_hs61:fifo_ram.q_b[0]
q[1] <= altsyncram_hs61:fifo_ram.q_b[1]
q[2] <= altsyncram_hs61:fifo_ram.q_b[2]
q[3] <= altsyncram_hs61:fifo_ram.q_b[3]
q[4] <= altsyncram_hs61:fifo_ram.q_b[4]
q[5] <= altsyncram_hs61:fifo_ram.q_b[5]
q[6] <= altsyncram_hs61:fifo_ram.q_b[6]
q[7] <= altsyncram_hs61:fifo_ram.q_b[7]
rdclk => a_graycounter_m57:rdptr_g1p.clock
rdclk => altsyncram_hs61:fifo_ram.clock1
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => a_graycounter_m57:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => altsyncram_hs61:fifo_ram.clocken1
rdreq => mux_c28:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_c28:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_ijc:wrptr_g1p.clock
wrclk => altsyncram_hs61:fifo_ram.clock0
wrclk => alt_synch_pipe_0ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrempty <= cmpr_866:wrempty_eq_comp.aeb
wrreq => a_graycounter_ijc:wrptr_g1p.cnt_en
wrreq => altsyncram_hs61:fifo_ram.wren_a
wrreq => mux_c28:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_c28:wrfull_eq_comp_msb_mux.sel[0]
wrreq => wrptr_g[8].ENA
wrreq => wrptr_g[7].ENA
wrreq => wrptr_g[6].ENA
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe10.clock
clrn => dffpipe_hd9:dffpipe10.clrn
d[0] => dffpipe_hd9:dffpipe10.d[0]
d[1] => dffpipe_hd9:dffpipe10.d[1]
d[2] => dffpipe_hd9:dffpipe10.d[2]
d[3] => dffpipe_hd9:dffpipe10.d[3]
d[4] => dffpipe_hd9:dffpipe10.d[4]
d[5] => dffpipe_hd9:dffpipe10.d[5]
d[6] => dffpipe_hd9:dffpipe10.d[6]
d[7] => dffpipe_hd9:dffpipe10.d[7]
d[8] => dffpipe_hd9:dffpipe10.d[8]
q[0] <= dffpipe_hd9:dffpipe10.q[0]
q[1] <= dffpipe_hd9:dffpipe10.q[1]
q[2] <= dffpipe_hd9:dffpipe10.q[2]
q[3] <= dffpipe_hd9:dffpipe10.q[3]
q[4] <= dffpipe_hd9:dffpipe10.q[4]
q[5] <= dffpipe_hd9:dffpipe10.q[5]
q[6] <= dffpipe_hd9:dffpipe10.q[6]
q[7] <= dffpipe_hd9:dffpipe10.q[7]
q[8] <= dffpipe_hd9:dffpipe10.q[8]


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe10
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp
clock => dffpipe_hd9:dffpipe10.clock
clrn => dffpipe_hd9:dffpipe10.clrn
d[0] => dffpipe_hd9:dffpipe10.d[0]
d[1] => dffpipe_hd9:dffpipe10.d[1]
d[2] => dffpipe_hd9:dffpipe10.d[2]
d[3] => dffpipe_hd9:dffpipe10.d[3]
d[4] => dffpipe_hd9:dffpipe10.d[4]
d[5] => dffpipe_hd9:dffpipe10.d[5]
d[6] => dffpipe_hd9:dffpipe10.d[6]
d[7] => dffpipe_hd9:dffpipe10.d[7]
d[8] => dffpipe_hd9:dffpipe10.d[8]
q[0] <= dffpipe_hd9:dffpipe10.q[0]
q[1] <= dffpipe_hd9:dffpipe10.q[1]
q[2] <= dffpipe_hd9:dffpipe10.q[2]
q[3] <= dffpipe_hd9:dffpipe10.q[3]
q[4] <= dffpipe_hd9:dffpipe10.q[4]
q[5] <= dffpipe_hd9:dffpipe10.q[5]
q[6] <= dffpipe_hd9:dffpipe10.q[6]
q[7] <= dffpipe_hd9:dffpipe10.q[7]
q[8] <= dffpipe_hd9:dffpipe10.q[8]


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_466:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_366:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_466:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_366:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_866:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_466:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_366:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_466:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_366:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|mux_c28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|mux_c28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|mux_c28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|mux_c28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|rxFIFO:rx2_FIFO_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrempty <= dcfifo:dcfifo_component.wrempty


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component
data[0] => dcfifo_9ek1:auto_generated.data[0]
data[1] => dcfifo_9ek1:auto_generated.data[1]
data[2] => dcfifo_9ek1:auto_generated.data[2]
data[3] => dcfifo_9ek1:auto_generated.data[3]
data[4] => dcfifo_9ek1:auto_generated.data[4]
data[5] => dcfifo_9ek1:auto_generated.data[5]
data[6] => dcfifo_9ek1:auto_generated.data[6]
data[7] => dcfifo_9ek1:auto_generated.data[7]
q[0] <= dcfifo_9ek1:auto_generated.q[0]
q[1] <= dcfifo_9ek1:auto_generated.q[1]
q[2] <= dcfifo_9ek1:auto_generated.q[2]
q[3] <= dcfifo_9ek1:auto_generated.q[3]
q[4] <= dcfifo_9ek1:auto_generated.q[4]
q[5] <= dcfifo_9ek1:auto_generated.q[5]
q[6] <= dcfifo_9ek1:auto_generated.q[6]
q[7] <= dcfifo_9ek1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_9ek1:auto_generated.rdclk
rdreq => dcfifo_9ek1:auto_generated.rdreq
wrclk => dcfifo_9ek1:auto_generated.wrclk
wrreq => dcfifo_9ek1:auto_generated.wrreq
aclr => dcfifo_9ek1:auto_generated.aclr
rdempty <= dcfifo_9ek1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= dcfifo_9ek1:auto_generated.wrempty
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated
aclr => a_graycounter_m57:rdptr_g1p.aclr
aclr => a_graycounter_ijc:wrptr_g1p.aclr
aclr => altsyncram_hs61:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[8].IN0
aclr => rs_dgwp_reg[8].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[8].IN0
aclr => ws_dgrp_reg[8].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_hs61:fifo_ram.data_a[0]
data[1] => altsyncram_hs61:fifo_ram.data_a[1]
data[2] => altsyncram_hs61:fifo_ram.data_a[2]
data[3] => altsyncram_hs61:fifo_ram.data_a[3]
data[4] => altsyncram_hs61:fifo_ram.data_a[4]
data[5] => altsyncram_hs61:fifo_ram.data_a[5]
data[6] => altsyncram_hs61:fifo_ram.data_a[6]
data[7] => altsyncram_hs61:fifo_ram.data_a[7]
q[0] <= altsyncram_hs61:fifo_ram.q_b[0]
q[1] <= altsyncram_hs61:fifo_ram.q_b[1]
q[2] <= altsyncram_hs61:fifo_ram.q_b[2]
q[3] <= altsyncram_hs61:fifo_ram.q_b[3]
q[4] <= altsyncram_hs61:fifo_ram.q_b[4]
q[5] <= altsyncram_hs61:fifo_ram.q_b[5]
q[6] <= altsyncram_hs61:fifo_ram.q_b[6]
q[7] <= altsyncram_hs61:fifo_ram.q_b[7]
rdclk => a_graycounter_m57:rdptr_g1p.clock
rdclk => altsyncram_hs61:fifo_ram.clock1
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => a_graycounter_m57:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => altsyncram_hs61:fifo_ram.clocken1
rdreq => mux_c28:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_c28:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_ijc:wrptr_g1p.clock
wrclk => altsyncram_hs61:fifo_ram.clock0
wrclk => alt_synch_pipe_0ol:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrempty <= cmpr_866:wrempty_eq_comp.aeb
wrreq => a_graycounter_ijc:wrptr_g1p.cnt_en
wrreq => altsyncram_hs61:fifo_ram.wren_a
wrreq => mux_c28:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_c28:wrfull_eq_comp_msb_mux.sel[0]
wrreq => wrptr_g[8].ENA
wrreq => wrptr_g[7].ENA
wrreq => wrptr_g[6].ENA
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_m57:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|a_graycounter_ijc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|altsyncram_hs61:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_hd9:dffpipe10.clock
clrn => dffpipe_hd9:dffpipe10.clrn
d[0] => dffpipe_hd9:dffpipe10.d[0]
d[1] => dffpipe_hd9:dffpipe10.d[1]
d[2] => dffpipe_hd9:dffpipe10.d[2]
d[3] => dffpipe_hd9:dffpipe10.d[3]
d[4] => dffpipe_hd9:dffpipe10.d[4]
d[5] => dffpipe_hd9:dffpipe10.d[5]
d[6] => dffpipe_hd9:dffpipe10.d[6]
d[7] => dffpipe_hd9:dffpipe10.d[7]
d[8] => dffpipe_hd9:dffpipe10.d[8]
q[0] <= dffpipe_hd9:dffpipe10.q[0]
q[1] <= dffpipe_hd9:dffpipe10.q[1]
q[2] <= dffpipe_hd9:dffpipe10.q[2]
q[3] <= dffpipe_hd9:dffpipe10.q[3]
q[4] <= dffpipe_hd9:dffpipe10.q[4]
q[5] <= dffpipe_hd9:dffpipe10.q[5]
q[6] <= dffpipe_hd9:dffpipe10.q[6]
q[7] <= dffpipe_hd9:dffpipe10.q[7]
q[8] <= dffpipe_hd9:dffpipe10.q[8]


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe10
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp
clock => dffpipe_hd9:dffpipe10.clock
clrn => dffpipe_hd9:dffpipe10.clrn
d[0] => dffpipe_hd9:dffpipe10.d[0]
d[1] => dffpipe_hd9:dffpipe10.d[1]
d[2] => dffpipe_hd9:dffpipe10.d[2]
d[3] => dffpipe_hd9:dffpipe10.d[3]
d[4] => dffpipe_hd9:dffpipe10.d[4]
d[5] => dffpipe_hd9:dffpipe10.d[5]
d[6] => dffpipe_hd9:dffpipe10.d[6]
d[7] => dffpipe_hd9:dffpipe10.d[7]
d[8] => dffpipe_hd9:dffpipe10.d[8]
q[0] <= dffpipe_hd9:dffpipe10.q[0]
q[1] <= dffpipe_hd9:dffpipe10.q[1]
q[2] <= dffpipe_hd9:dffpipe10.q[2]
q[3] <= dffpipe_hd9:dffpipe10.q[3]
q[4] <= dffpipe_hd9:dffpipe10.q[4]
q[5] <= dffpipe_hd9:dffpipe10.q[5]
q[6] <= dffpipe_hd9:dffpipe10.q[6]
q[7] <= dffpipe_hd9:dffpipe10.q[7]
q[8] <= dffpipe_hd9:dffpipe10.q[8]


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe10
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_466:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_366:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_466:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_366:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_866:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_466:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_366:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_466:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|cmpr_366:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|mux_c28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|mux_c28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|mux_c28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_9ek1:auto_generated|mux_c28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|radioberry|txFIFO:txFIFO_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull


|radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component
data[0] => dcfifo_ngk1:auto_generated.data[0]
data[1] => dcfifo_ngk1:auto_generated.data[1]
data[2] => dcfifo_ngk1:auto_generated.data[2]
data[3] => dcfifo_ngk1:auto_generated.data[3]
data[4] => dcfifo_ngk1:auto_generated.data[4]
data[5] => dcfifo_ngk1:auto_generated.data[5]
data[6] => dcfifo_ngk1:auto_generated.data[6]
data[7] => dcfifo_ngk1:auto_generated.data[7]
data[8] => dcfifo_ngk1:auto_generated.data[8]
data[9] => dcfifo_ngk1:auto_generated.data[9]
data[10] => dcfifo_ngk1:auto_generated.data[10]
data[11] => dcfifo_ngk1:auto_generated.data[11]
data[12] => dcfifo_ngk1:auto_generated.data[12]
data[13] => dcfifo_ngk1:auto_generated.data[13]
data[14] => dcfifo_ngk1:auto_generated.data[14]
data[15] => dcfifo_ngk1:auto_generated.data[15]
data[16] => dcfifo_ngk1:auto_generated.data[16]
data[17] => dcfifo_ngk1:auto_generated.data[17]
data[18] => dcfifo_ngk1:auto_generated.data[18]
data[19] => dcfifo_ngk1:auto_generated.data[19]
data[20] => dcfifo_ngk1:auto_generated.data[20]
data[21] => dcfifo_ngk1:auto_generated.data[21]
data[22] => dcfifo_ngk1:auto_generated.data[22]
data[23] => dcfifo_ngk1:auto_generated.data[23]
data[24] => dcfifo_ngk1:auto_generated.data[24]
data[25] => dcfifo_ngk1:auto_generated.data[25]
data[26] => dcfifo_ngk1:auto_generated.data[26]
data[27] => dcfifo_ngk1:auto_generated.data[27]
data[28] => dcfifo_ngk1:auto_generated.data[28]
data[29] => dcfifo_ngk1:auto_generated.data[29]
data[30] => dcfifo_ngk1:auto_generated.data[30]
data[31] => dcfifo_ngk1:auto_generated.data[31]
q[0] <= dcfifo_ngk1:auto_generated.q[0]
q[1] <= dcfifo_ngk1:auto_generated.q[1]
q[2] <= dcfifo_ngk1:auto_generated.q[2]
q[3] <= dcfifo_ngk1:auto_generated.q[3]
q[4] <= dcfifo_ngk1:auto_generated.q[4]
q[5] <= dcfifo_ngk1:auto_generated.q[5]
q[6] <= dcfifo_ngk1:auto_generated.q[6]
q[7] <= dcfifo_ngk1:auto_generated.q[7]
q[8] <= dcfifo_ngk1:auto_generated.q[8]
q[9] <= dcfifo_ngk1:auto_generated.q[9]
q[10] <= dcfifo_ngk1:auto_generated.q[10]
q[11] <= dcfifo_ngk1:auto_generated.q[11]
q[12] <= dcfifo_ngk1:auto_generated.q[12]
q[13] <= dcfifo_ngk1:auto_generated.q[13]
q[14] <= dcfifo_ngk1:auto_generated.q[14]
q[15] <= dcfifo_ngk1:auto_generated.q[15]
q[16] <= dcfifo_ngk1:auto_generated.q[16]
q[17] <= dcfifo_ngk1:auto_generated.q[17]
q[18] <= dcfifo_ngk1:auto_generated.q[18]
q[19] <= dcfifo_ngk1:auto_generated.q[19]
q[20] <= dcfifo_ngk1:auto_generated.q[20]
q[21] <= dcfifo_ngk1:auto_generated.q[21]
q[22] <= dcfifo_ngk1:auto_generated.q[22]
q[23] <= dcfifo_ngk1:auto_generated.q[23]
q[24] <= dcfifo_ngk1:auto_generated.q[24]
q[25] <= dcfifo_ngk1:auto_generated.q[25]
q[26] <= dcfifo_ngk1:auto_generated.q[26]
q[27] <= dcfifo_ngk1:auto_generated.q[27]
q[28] <= dcfifo_ngk1:auto_generated.q[28]
q[29] <= dcfifo_ngk1:auto_generated.q[29]
q[30] <= dcfifo_ngk1:auto_generated.q[30]
q[31] <= dcfifo_ngk1:auto_generated.q[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_ngk1:auto_generated.rdclk
rdreq => dcfifo_ngk1:auto_generated.rdreq
wrclk => dcfifo_ngk1:auto_generated.wrclk
wrreq => dcfifo_ngk1:auto_generated.wrreq
aclr => dcfifo_ngk1:auto_generated.aclr
rdempty <= dcfifo_ngk1:auto_generated.rdempty
rdfull <= dcfifo_ngk1:auto_generated.rdfull
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>


|radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated
aclr => a_graycounter_077:rdptr_g1p.aclr
aclr => a_graycounter_skc:wrptr_g1p.aclr
aclr => altsyncram_v171:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdptr_g[11].IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_v171:fifo_ram.data_a[0]
data[1] => altsyncram_v171:fifo_ram.data_a[1]
data[2] => altsyncram_v171:fifo_ram.data_a[2]
data[3] => altsyncram_v171:fifo_ram.data_a[3]
data[4] => altsyncram_v171:fifo_ram.data_a[4]
data[5] => altsyncram_v171:fifo_ram.data_a[5]
data[6] => altsyncram_v171:fifo_ram.data_a[6]
data[7] => altsyncram_v171:fifo_ram.data_a[7]
data[8] => altsyncram_v171:fifo_ram.data_a[8]
data[9] => altsyncram_v171:fifo_ram.data_a[9]
data[10] => altsyncram_v171:fifo_ram.data_a[10]
data[11] => altsyncram_v171:fifo_ram.data_a[11]
data[12] => altsyncram_v171:fifo_ram.data_a[12]
data[13] => altsyncram_v171:fifo_ram.data_a[13]
data[14] => altsyncram_v171:fifo_ram.data_a[14]
data[15] => altsyncram_v171:fifo_ram.data_a[15]
data[16] => altsyncram_v171:fifo_ram.data_a[16]
data[17] => altsyncram_v171:fifo_ram.data_a[17]
data[18] => altsyncram_v171:fifo_ram.data_a[18]
data[19] => altsyncram_v171:fifo_ram.data_a[19]
data[20] => altsyncram_v171:fifo_ram.data_a[20]
data[21] => altsyncram_v171:fifo_ram.data_a[21]
data[22] => altsyncram_v171:fifo_ram.data_a[22]
data[23] => altsyncram_v171:fifo_ram.data_a[23]
data[24] => altsyncram_v171:fifo_ram.data_a[24]
data[25] => altsyncram_v171:fifo_ram.data_a[25]
data[26] => altsyncram_v171:fifo_ram.data_a[26]
data[27] => altsyncram_v171:fifo_ram.data_a[27]
data[28] => altsyncram_v171:fifo_ram.data_a[28]
data[29] => altsyncram_v171:fifo_ram.data_a[29]
data[30] => altsyncram_v171:fifo_ram.data_a[30]
data[31] => altsyncram_v171:fifo_ram.data_a[31]
q[0] <= altsyncram_v171:fifo_ram.q_b[0]
q[1] <= altsyncram_v171:fifo_ram.q_b[1]
q[2] <= altsyncram_v171:fifo_ram.q_b[2]
q[3] <= altsyncram_v171:fifo_ram.q_b[3]
q[4] <= altsyncram_v171:fifo_ram.q_b[4]
q[5] <= altsyncram_v171:fifo_ram.q_b[5]
q[6] <= altsyncram_v171:fifo_ram.q_b[6]
q[7] <= altsyncram_v171:fifo_ram.q_b[7]
q[8] <= altsyncram_v171:fifo_ram.q_b[8]
q[9] <= altsyncram_v171:fifo_ram.q_b[9]
q[10] <= altsyncram_v171:fifo_ram.q_b[10]
q[11] <= altsyncram_v171:fifo_ram.q_b[11]
q[12] <= altsyncram_v171:fifo_ram.q_b[12]
q[13] <= altsyncram_v171:fifo_ram.q_b[13]
q[14] <= altsyncram_v171:fifo_ram.q_b[14]
q[15] <= altsyncram_v171:fifo_ram.q_b[15]
q[16] <= altsyncram_v171:fifo_ram.q_b[16]
q[17] <= altsyncram_v171:fifo_ram.q_b[17]
q[18] <= altsyncram_v171:fifo_ram.q_b[18]
q[19] <= altsyncram_v171:fifo_ram.q_b[19]
q[20] <= altsyncram_v171:fifo_ram.q_b[20]
q[21] <= altsyncram_v171:fifo_ram.q_b[21]
q[22] <= altsyncram_v171:fifo_ram.q_b[22]
q[23] <= altsyncram_v171:fifo_ram.q_b[23]
q[24] <= altsyncram_v171:fifo_ram.q_b[24]
q[25] <= altsyncram_v171:fifo_ram.q_b[25]
q[26] <= altsyncram_v171:fifo_ram.q_b[26]
q[27] <= altsyncram_v171:fifo_ram.q_b[27]
q[28] <= altsyncram_v171:fifo_ram.q_b[28]
q[29] <= altsyncram_v171:fifo_ram.q_b[29]
q[30] <= altsyncram_v171:fifo_ram.q_b[30]
q[31] <= altsyncram_v171:fifo_ram.q_b[31]
rdclk => a_graycounter_077:rdptr_g1p.clock
rdclk => altsyncram_v171:fifo_ram.clock1
rdclk => alt_synch_pipe_bpl:rs_dgwp.clock
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_i76:rdfull_eq_comp.aeb
rdreq => a_graycounter_077:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => altsyncram_v171:fifo_ram.clocken1
rdreq => rdptr_g[11].ENA
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_skc:wrptr_g1p.clock
wrclk => altsyncram_v171:fifo_ram.clock0
wrclk => alt_synch_pipe_apl:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => a_graycounter_skc:wrptr_g1p.cnt_en
wrreq => altsyncram_v171:fifo_ram.wren_a
wrreq => wrptr_g[11].ENA
wrreq => wrptr_g[10].ENA
wrreq => wrptr_g[9].ENA
wrreq => wrptr_g[8].ENA
wrreq => wrptr_g[7].ENA
wrreq => wrptr_g[6].ENA
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA


|radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => counter3a10.CLK
clock => counter3a11.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter3a11.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => counter6a11.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a11.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
aclr1 => ram_block9a16.CLR1
aclr1 => ram_block9a17.CLR1
aclr1 => ram_block9a18.CLR1
aclr1 => ram_block9a19.CLR1
aclr1 => ram_block9a20.CLR1
aclr1 => ram_block9a21.CLR1
aclr1 => ram_block9a22.CLR1
aclr1 => ram_block9a23.CLR1
aclr1 => ram_block9a24.CLR1
aclr1 => ram_block9a25.CLR1
aclr1 => ram_block9a26.CLR1
aclr1 => ram_block9a27.CLR1
aclr1 => ram_block9a28.CLR1
aclr1 => ram_block9a29.CLR1
aclr1 => ram_block9a30.CLR1
aclr1 => ram_block9a31.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[0] => ram_block9a16.PORTAADDR
address_a[0] => ram_block9a17.PORTAADDR
address_a[0] => ram_block9a18.PORTAADDR
address_a[0] => ram_block9a19.PORTAADDR
address_a[0] => ram_block9a20.PORTAADDR
address_a[0] => ram_block9a21.PORTAADDR
address_a[0] => ram_block9a22.PORTAADDR
address_a[0] => ram_block9a23.PORTAADDR
address_a[0] => ram_block9a24.PORTAADDR
address_a[0] => ram_block9a25.PORTAADDR
address_a[0] => ram_block9a26.PORTAADDR
address_a[0] => ram_block9a27.PORTAADDR
address_a[0] => ram_block9a28.PORTAADDR
address_a[0] => ram_block9a29.PORTAADDR
address_a[0] => ram_block9a30.PORTAADDR
address_a[0] => ram_block9a31.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[1] => ram_block9a16.PORTAADDR1
address_a[1] => ram_block9a17.PORTAADDR1
address_a[1] => ram_block9a18.PORTAADDR1
address_a[1] => ram_block9a19.PORTAADDR1
address_a[1] => ram_block9a20.PORTAADDR1
address_a[1] => ram_block9a21.PORTAADDR1
address_a[1] => ram_block9a22.PORTAADDR1
address_a[1] => ram_block9a23.PORTAADDR1
address_a[1] => ram_block9a24.PORTAADDR1
address_a[1] => ram_block9a25.PORTAADDR1
address_a[1] => ram_block9a26.PORTAADDR1
address_a[1] => ram_block9a27.PORTAADDR1
address_a[1] => ram_block9a28.PORTAADDR1
address_a[1] => ram_block9a29.PORTAADDR1
address_a[1] => ram_block9a30.PORTAADDR1
address_a[1] => ram_block9a31.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[2] => ram_block9a16.PORTAADDR2
address_a[2] => ram_block9a17.PORTAADDR2
address_a[2] => ram_block9a18.PORTAADDR2
address_a[2] => ram_block9a19.PORTAADDR2
address_a[2] => ram_block9a20.PORTAADDR2
address_a[2] => ram_block9a21.PORTAADDR2
address_a[2] => ram_block9a22.PORTAADDR2
address_a[2] => ram_block9a23.PORTAADDR2
address_a[2] => ram_block9a24.PORTAADDR2
address_a[2] => ram_block9a25.PORTAADDR2
address_a[2] => ram_block9a26.PORTAADDR2
address_a[2] => ram_block9a27.PORTAADDR2
address_a[2] => ram_block9a28.PORTAADDR2
address_a[2] => ram_block9a29.PORTAADDR2
address_a[2] => ram_block9a30.PORTAADDR2
address_a[2] => ram_block9a31.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[3] => ram_block9a16.PORTAADDR3
address_a[3] => ram_block9a17.PORTAADDR3
address_a[3] => ram_block9a18.PORTAADDR3
address_a[3] => ram_block9a19.PORTAADDR3
address_a[3] => ram_block9a20.PORTAADDR3
address_a[3] => ram_block9a21.PORTAADDR3
address_a[3] => ram_block9a22.PORTAADDR3
address_a[3] => ram_block9a23.PORTAADDR3
address_a[3] => ram_block9a24.PORTAADDR3
address_a[3] => ram_block9a25.PORTAADDR3
address_a[3] => ram_block9a26.PORTAADDR3
address_a[3] => ram_block9a27.PORTAADDR3
address_a[3] => ram_block9a28.PORTAADDR3
address_a[3] => ram_block9a29.PORTAADDR3
address_a[3] => ram_block9a30.PORTAADDR3
address_a[3] => ram_block9a31.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[4] => ram_block9a16.PORTAADDR4
address_a[4] => ram_block9a17.PORTAADDR4
address_a[4] => ram_block9a18.PORTAADDR4
address_a[4] => ram_block9a19.PORTAADDR4
address_a[4] => ram_block9a20.PORTAADDR4
address_a[4] => ram_block9a21.PORTAADDR4
address_a[4] => ram_block9a22.PORTAADDR4
address_a[4] => ram_block9a23.PORTAADDR4
address_a[4] => ram_block9a24.PORTAADDR4
address_a[4] => ram_block9a25.PORTAADDR4
address_a[4] => ram_block9a26.PORTAADDR4
address_a[4] => ram_block9a27.PORTAADDR4
address_a[4] => ram_block9a28.PORTAADDR4
address_a[4] => ram_block9a29.PORTAADDR4
address_a[4] => ram_block9a30.PORTAADDR4
address_a[4] => ram_block9a31.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[5] => ram_block9a16.PORTAADDR5
address_a[5] => ram_block9a17.PORTAADDR5
address_a[5] => ram_block9a18.PORTAADDR5
address_a[5] => ram_block9a19.PORTAADDR5
address_a[5] => ram_block9a20.PORTAADDR5
address_a[5] => ram_block9a21.PORTAADDR5
address_a[5] => ram_block9a22.PORTAADDR5
address_a[5] => ram_block9a23.PORTAADDR5
address_a[5] => ram_block9a24.PORTAADDR5
address_a[5] => ram_block9a25.PORTAADDR5
address_a[5] => ram_block9a26.PORTAADDR5
address_a[5] => ram_block9a27.PORTAADDR5
address_a[5] => ram_block9a28.PORTAADDR5
address_a[5] => ram_block9a29.PORTAADDR5
address_a[5] => ram_block9a30.PORTAADDR5
address_a[5] => ram_block9a31.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[6] => ram_block9a16.PORTAADDR6
address_a[6] => ram_block9a17.PORTAADDR6
address_a[6] => ram_block9a18.PORTAADDR6
address_a[6] => ram_block9a19.PORTAADDR6
address_a[6] => ram_block9a20.PORTAADDR6
address_a[6] => ram_block9a21.PORTAADDR6
address_a[6] => ram_block9a22.PORTAADDR6
address_a[6] => ram_block9a23.PORTAADDR6
address_a[6] => ram_block9a24.PORTAADDR6
address_a[6] => ram_block9a25.PORTAADDR6
address_a[6] => ram_block9a26.PORTAADDR6
address_a[6] => ram_block9a27.PORTAADDR6
address_a[6] => ram_block9a28.PORTAADDR6
address_a[6] => ram_block9a29.PORTAADDR6
address_a[6] => ram_block9a30.PORTAADDR6
address_a[6] => ram_block9a31.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[7] => ram_block9a16.PORTAADDR7
address_a[7] => ram_block9a17.PORTAADDR7
address_a[7] => ram_block9a18.PORTAADDR7
address_a[7] => ram_block9a19.PORTAADDR7
address_a[7] => ram_block9a20.PORTAADDR7
address_a[7] => ram_block9a21.PORTAADDR7
address_a[7] => ram_block9a22.PORTAADDR7
address_a[7] => ram_block9a23.PORTAADDR7
address_a[7] => ram_block9a24.PORTAADDR7
address_a[7] => ram_block9a25.PORTAADDR7
address_a[7] => ram_block9a26.PORTAADDR7
address_a[7] => ram_block9a27.PORTAADDR7
address_a[7] => ram_block9a28.PORTAADDR7
address_a[7] => ram_block9a29.PORTAADDR7
address_a[7] => ram_block9a30.PORTAADDR7
address_a[7] => ram_block9a31.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_a[8] => ram_block9a16.PORTAADDR8
address_a[8] => ram_block9a17.PORTAADDR8
address_a[8] => ram_block9a18.PORTAADDR8
address_a[8] => ram_block9a19.PORTAADDR8
address_a[8] => ram_block9a20.PORTAADDR8
address_a[8] => ram_block9a21.PORTAADDR8
address_a[8] => ram_block9a22.PORTAADDR8
address_a[8] => ram_block9a23.PORTAADDR8
address_a[8] => ram_block9a24.PORTAADDR8
address_a[8] => ram_block9a25.PORTAADDR8
address_a[8] => ram_block9a26.PORTAADDR8
address_a[8] => ram_block9a27.PORTAADDR8
address_a[8] => ram_block9a28.PORTAADDR8
address_a[8] => ram_block9a29.PORTAADDR8
address_a[8] => ram_block9a30.PORTAADDR8
address_a[8] => ram_block9a31.PORTAADDR8
address_a[9] => ram_block9a0.PORTAADDR9
address_a[9] => ram_block9a1.PORTAADDR9
address_a[9] => ram_block9a2.PORTAADDR9
address_a[9] => ram_block9a3.PORTAADDR9
address_a[9] => ram_block9a4.PORTAADDR9
address_a[9] => ram_block9a5.PORTAADDR9
address_a[9] => ram_block9a6.PORTAADDR9
address_a[9] => ram_block9a7.PORTAADDR9
address_a[9] => ram_block9a8.PORTAADDR9
address_a[9] => ram_block9a9.PORTAADDR9
address_a[9] => ram_block9a10.PORTAADDR9
address_a[9] => ram_block9a11.PORTAADDR9
address_a[9] => ram_block9a12.PORTAADDR9
address_a[9] => ram_block9a13.PORTAADDR9
address_a[9] => ram_block9a14.PORTAADDR9
address_a[9] => ram_block9a15.PORTAADDR9
address_a[9] => ram_block9a16.PORTAADDR9
address_a[9] => ram_block9a17.PORTAADDR9
address_a[9] => ram_block9a18.PORTAADDR9
address_a[9] => ram_block9a19.PORTAADDR9
address_a[9] => ram_block9a20.PORTAADDR9
address_a[9] => ram_block9a21.PORTAADDR9
address_a[9] => ram_block9a22.PORTAADDR9
address_a[9] => ram_block9a23.PORTAADDR9
address_a[9] => ram_block9a24.PORTAADDR9
address_a[9] => ram_block9a25.PORTAADDR9
address_a[9] => ram_block9a26.PORTAADDR9
address_a[9] => ram_block9a27.PORTAADDR9
address_a[9] => ram_block9a28.PORTAADDR9
address_a[9] => ram_block9a29.PORTAADDR9
address_a[9] => ram_block9a30.PORTAADDR9
address_a[9] => ram_block9a31.PORTAADDR9
address_a[10] => ram_block9a0.PORTAADDR10
address_a[10] => ram_block9a1.PORTAADDR10
address_a[10] => ram_block9a2.PORTAADDR10
address_a[10] => ram_block9a3.PORTAADDR10
address_a[10] => ram_block9a4.PORTAADDR10
address_a[10] => ram_block9a5.PORTAADDR10
address_a[10] => ram_block9a6.PORTAADDR10
address_a[10] => ram_block9a7.PORTAADDR10
address_a[10] => ram_block9a8.PORTAADDR10
address_a[10] => ram_block9a9.PORTAADDR10
address_a[10] => ram_block9a10.PORTAADDR10
address_a[10] => ram_block9a11.PORTAADDR10
address_a[10] => ram_block9a12.PORTAADDR10
address_a[10] => ram_block9a13.PORTAADDR10
address_a[10] => ram_block9a14.PORTAADDR10
address_a[10] => ram_block9a15.PORTAADDR10
address_a[10] => ram_block9a16.PORTAADDR10
address_a[10] => ram_block9a17.PORTAADDR10
address_a[10] => ram_block9a18.PORTAADDR10
address_a[10] => ram_block9a19.PORTAADDR10
address_a[10] => ram_block9a20.PORTAADDR10
address_a[10] => ram_block9a21.PORTAADDR10
address_a[10] => ram_block9a22.PORTAADDR10
address_a[10] => ram_block9a23.PORTAADDR10
address_a[10] => ram_block9a24.PORTAADDR10
address_a[10] => ram_block9a25.PORTAADDR10
address_a[10] => ram_block9a26.PORTAADDR10
address_a[10] => ram_block9a27.PORTAADDR10
address_a[10] => ram_block9a28.PORTAADDR10
address_a[10] => ram_block9a29.PORTAADDR10
address_a[10] => ram_block9a30.PORTAADDR10
address_a[10] => ram_block9a31.PORTAADDR10
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[0] => ram_block9a16.PORTBADDR
address_b[0] => ram_block9a17.PORTBADDR
address_b[0] => ram_block9a18.PORTBADDR
address_b[0] => ram_block9a19.PORTBADDR
address_b[0] => ram_block9a20.PORTBADDR
address_b[0] => ram_block9a21.PORTBADDR
address_b[0] => ram_block9a22.PORTBADDR
address_b[0] => ram_block9a23.PORTBADDR
address_b[0] => ram_block9a24.PORTBADDR
address_b[0] => ram_block9a25.PORTBADDR
address_b[0] => ram_block9a26.PORTBADDR
address_b[0] => ram_block9a27.PORTBADDR
address_b[0] => ram_block9a28.PORTBADDR
address_b[0] => ram_block9a29.PORTBADDR
address_b[0] => ram_block9a30.PORTBADDR
address_b[0] => ram_block9a31.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[1] => ram_block9a16.PORTBADDR1
address_b[1] => ram_block9a17.PORTBADDR1
address_b[1] => ram_block9a18.PORTBADDR1
address_b[1] => ram_block9a19.PORTBADDR1
address_b[1] => ram_block9a20.PORTBADDR1
address_b[1] => ram_block9a21.PORTBADDR1
address_b[1] => ram_block9a22.PORTBADDR1
address_b[1] => ram_block9a23.PORTBADDR1
address_b[1] => ram_block9a24.PORTBADDR1
address_b[1] => ram_block9a25.PORTBADDR1
address_b[1] => ram_block9a26.PORTBADDR1
address_b[1] => ram_block9a27.PORTBADDR1
address_b[1] => ram_block9a28.PORTBADDR1
address_b[1] => ram_block9a29.PORTBADDR1
address_b[1] => ram_block9a30.PORTBADDR1
address_b[1] => ram_block9a31.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[2] => ram_block9a16.PORTBADDR2
address_b[2] => ram_block9a17.PORTBADDR2
address_b[2] => ram_block9a18.PORTBADDR2
address_b[2] => ram_block9a19.PORTBADDR2
address_b[2] => ram_block9a20.PORTBADDR2
address_b[2] => ram_block9a21.PORTBADDR2
address_b[2] => ram_block9a22.PORTBADDR2
address_b[2] => ram_block9a23.PORTBADDR2
address_b[2] => ram_block9a24.PORTBADDR2
address_b[2] => ram_block9a25.PORTBADDR2
address_b[2] => ram_block9a26.PORTBADDR2
address_b[2] => ram_block9a27.PORTBADDR2
address_b[2] => ram_block9a28.PORTBADDR2
address_b[2] => ram_block9a29.PORTBADDR2
address_b[2] => ram_block9a30.PORTBADDR2
address_b[2] => ram_block9a31.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[3] => ram_block9a16.PORTBADDR3
address_b[3] => ram_block9a17.PORTBADDR3
address_b[3] => ram_block9a18.PORTBADDR3
address_b[3] => ram_block9a19.PORTBADDR3
address_b[3] => ram_block9a20.PORTBADDR3
address_b[3] => ram_block9a21.PORTBADDR3
address_b[3] => ram_block9a22.PORTBADDR3
address_b[3] => ram_block9a23.PORTBADDR3
address_b[3] => ram_block9a24.PORTBADDR3
address_b[3] => ram_block9a25.PORTBADDR3
address_b[3] => ram_block9a26.PORTBADDR3
address_b[3] => ram_block9a27.PORTBADDR3
address_b[3] => ram_block9a28.PORTBADDR3
address_b[3] => ram_block9a29.PORTBADDR3
address_b[3] => ram_block9a30.PORTBADDR3
address_b[3] => ram_block9a31.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[4] => ram_block9a16.PORTBADDR4
address_b[4] => ram_block9a17.PORTBADDR4
address_b[4] => ram_block9a18.PORTBADDR4
address_b[4] => ram_block9a19.PORTBADDR4
address_b[4] => ram_block9a20.PORTBADDR4
address_b[4] => ram_block9a21.PORTBADDR4
address_b[4] => ram_block9a22.PORTBADDR4
address_b[4] => ram_block9a23.PORTBADDR4
address_b[4] => ram_block9a24.PORTBADDR4
address_b[4] => ram_block9a25.PORTBADDR4
address_b[4] => ram_block9a26.PORTBADDR4
address_b[4] => ram_block9a27.PORTBADDR4
address_b[4] => ram_block9a28.PORTBADDR4
address_b[4] => ram_block9a29.PORTBADDR4
address_b[4] => ram_block9a30.PORTBADDR4
address_b[4] => ram_block9a31.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[5] => ram_block9a16.PORTBADDR5
address_b[5] => ram_block9a17.PORTBADDR5
address_b[5] => ram_block9a18.PORTBADDR5
address_b[5] => ram_block9a19.PORTBADDR5
address_b[5] => ram_block9a20.PORTBADDR5
address_b[5] => ram_block9a21.PORTBADDR5
address_b[5] => ram_block9a22.PORTBADDR5
address_b[5] => ram_block9a23.PORTBADDR5
address_b[5] => ram_block9a24.PORTBADDR5
address_b[5] => ram_block9a25.PORTBADDR5
address_b[5] => ram_block9a26.PORTBADDR5
address_b[5] => ram_block9a27.PORTBADDR5
address_b[5] => ram_block9a28.PORTBADDR5
address_b[5] => ram_block9a29.PORTBADDR5
address_b[5] => ram_block9a30.PORTBADDR5
address_b[5] => ram_block9a31.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[6] => ram_block9a16.PORTBADDR6
address_b[6] => ram_block9a17.PORTBADDR6
address_b[6] => ram_block9a18.PORTBADDR6
address_b[6] => ram_block9a19.PORTBADDR6
address_b[6] => ram_block9a20.PORTBADDR6
address_b[6] => ram_block9a21.PORTBADDR6
address_b[6] => ram_block9a22.PORTBADDR6
address_b[6] => ram_block9a23.PORTBADDR6
address_b[6] => ram_block9a24.PORTBADDR6
address_b[6] => ram_block9a25.PORTBADDR6
address_b[6] => ram_block9a26.PORTBADDR6
address_b[6] => ram_block9a27.PORTBADDR6
address_b[6] => ram_block9a28.PORTBADDR6
address_b[6] => ram_block9a29.PORTBADDR6
address_b[6] => ram_block9a30.PORTBADDR6
address_b[6] => ram_block9a31.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[7] => ram_block9a16.PORTBADDR7
address_b[7] => ram_block9a17.PORTBADDR7
address_b[7] => ram_block9a18.PORTBADDR7
address_b[7] => ram_block9a19.PORTBADDR7
address_b[7] => ram_block9a20.PORTBADDR7
address_b[7] => ram_block9a21.PORTBADDR7
address_b[7] => ram_block9a22.PORTBADDR7
address_b[7] => ram_block9a23.PORTBADDR7
address_b[7] => ram_block9a24.PORTBADDR7
address_b[7] => ram_block9a25.PORTBADDR7
address_b[7] => ram_block9a26.PORTBADDR7
address_b[7] => ram_block9a27.PORTBADDR7
address_b[7] => ram_block9a28.PORTBADDR7
address_b[7] => ram_block9a29.PORTBADDR7
address_b[7] => ram_block9a30.PORTBADDR7
address_b[7] => ram_block9a31.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[8] => ram_block9a16.PORTBADDR8
address_b[8] => ram_block9a17.PORTBADDR8
address_b[8] => ram_block9a18.PORTBADDR8
address_b[8] => ram_block9a19.PORTBADDR8
address_b[8] => ram_block9a20.PORTBADDR8
address_b[8] => ram_block9a21.PORTBADDR8
address_b[8] => ram_block9a22.PORTBADDR8
address_b[8] => ram_block9a23.PORTBADDR8
address_b[8] => ram_block9a24.PORTBADDR8
address_b[8] => ram_block9a25.PORTBADDR8
address_b[8] => ram_block9a26.PORTBADDR8
address_b[8] => ram_block9a27.PORTBADDR8
address_b[8] => ram_block9a28.PORTBADDR8
address_b[8] => ram_block9a29.PORTBADDR8
address_b[8] => ram_block9a30.PORTBADDR8
address_b[8] => ram_block9a31.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[9] => ram_block9a10.PORTBADDR9
address_b[9] => ram_block9a11.PORTBADDR9
address_b[9] => ram_block9a12.PORTBADDR9
address_b[9] => ram_block9a13.PORTBADDR9
address_b[9] => ram_block9a14.PORTBADDR9
address_b[9] => ram_block9a15.PORTBADDR9
address_b[9] => ram_block9a16.PORTBADDR9
address_b[9] => ram_block9a17.PORTBADDR9
address_b[9] => ram_block9a18.PORTBADDR9
address_b[9] => ram_block9a19.PORTBADDR9
address_b[9] => ram_block9a20.PORTBADDR9
address_b[9] => ram_block9a21.PORTBADDR9
address_b[9] => ram_block9a22.PORTBADDR9
address_b[9] => ram_block9a23.PORTBADDR9
address_b[9] => ram_block9a24.PORTBADDR9
address_b[9] => ram_block9a25.PORTBADDR9
address_b[9] => ram_block9a26.PORTBADDR9
address_b[9] => ram_block9a27.PORTBADDR9
address_b[9] => ram_block9a28.PORTBADDR9
address_b[9] => ram_block9a29.PORTBADDR9
address_b[9] => ram_block9a30.PORTBADDR9
address_b[9] => ram_block9a31.PORTBADDR9
address_b[10] => ram_block9a0.PORTBADDR10
address_b[10] => ram_block9a1.PORTBADDR10
address_b[10] => ram_block9a2.PORTBADDR10
address_b[10] => ram_block9a3.PORTBADDR10
address_b[10] => ram_block9a4.PORTBADDR10
address_b[10] => ram_block9a5.PORTBADDR10
address_b[10] => ram_block9a6.PORTBADDR10
address_b[10] => ram_block9a7.PORTBADDR10
address_b[10] => ram_block9a8.PORTBADDR10
address_b[10] => ram_block9a9.PORTBADDR10
address_b[10] => ram_block9a10.PORTBADDR10
address_b[10] => ram_block9a11.PORTBADDR10
address_b[10] => ram_block9a12.PORTBADDR10
address_b[10] => ram_block9a13.PORTBADDR10
address_b[10] => ram_block9a14.PORTBADDR10
address_b[10] => ram_block9a15.PORTBADDR10
address_b[10] => ram_block9a16.PORTBADDR10
address_b[10] => ram_block9a17.PORTBADDR10
address_b[10] => ram_block9a18.PORTBADDR10
address_b[10] => ram_block9a19.PORTBADDR10
address_b[10] => ram_block9a20.PORTBADDR10
address_b[10] => ram_block9a21.PORTBADDR10
address_b[10] => ram_block9a22.PORTBADDR10
address_b[10] => ram_block9a23.PORTBADDR10
address_b[10] => ram_block9a24.PORTBADDR10
address_b[10] => ram_block9a25.PORTBADDR10
address_b[10] => ram_block9a26.PORTBADDR10
address_b[10] => ram_block9a27.PORTBADDR10
address_b[10] => ram_block9a28.PORTBADDR10
address_b[10] => ram_block9a29.PORTBADDR10
address_b[10] => ram_block9a30.PORTBADDR10
address_b[10] => ram_block9a31.PORTBADDR10
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
addressstall_b => ram_block9a16.PORTBADDRSTALL
addressstall_b => ram_block9a17.PORTBADDRSTALL
addressstall_b => ram_block9a18.PORTBADDRSTALL
addressstall_b => ram_block9a19.PORTBADDRSTALL
addressstall_b => ram_block9a20.PORTBADDRSTALL
addressstall_b => ram_block9a21.PORTBADDRSTALL
addressstall_b => ram_block9a22.PORTBADDRSTALL
addressstall_b => ram_block9a23.PORTBADDRSTALL
addressstall_b => ram_block9a24.PORTBADDRSTALL
addressstall_b => ram_block9a25.PORTBADDRSTALL
addressstall_b => ram_block9a26.PORTBADDRSTALL
addressstall_b => ram_block9a27.PORTBADDRSTALL
addressstall_b => ram_block9a28.PORTBADDRSTALL
addressstall_b => ram_block9a29.PORTBADDRSTALL
addressstall_b => ram_block9a30.PORTBADDRSTALL
addressstall_b => ram_block9a31.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock0 => ram_block9a16.CLK0
clock0 => ram_block9a17.CLK0
clock0 => ram_block9a18.CLK0
clock0 => ram_block9a19.CLK0
clock0 => ram_block9a20.CLK0
clock0 => ram_block9a21.CLK0
clock0 => ram_block9a22.CLK0
clock0 => ram_block9a23.CLK0
clock0 => ram_block9a24.CLK0
clock0 => ram_block9a25.CLK0
clock0 => ram_block9a26.CLK0
clock0 => ram_block9a27.CLK0
clock0 => ram_block9a28.CLK0
clock0 => ram_block9a29.CLK0
clock0 => ram_block9a30.CLK0
clock0 => ram_block9a31.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clock1 => ram_block9a16.CLK1
clock1 => ram_block9a17.CLK1
clock1 => ram_block9a18.CLK1
clock1 => ram_block9a19.CLK1
clock1 => ram_block9a20.CLK1
clock1 => ram_block9a21.CLK1
clock1 => ram_block9a22.CLK1
clock1 => ram_block9a23.CLK1
clock1 => ram_block9a24.CLK1
clock1 => ram_block9a25.CLK1
clock1 => ram_block9a26.CLK1
clock1 => ram_block9a27.CLK1
clock1 => ram_block9a28.CLK1
clock1 => ram_block9a29.CLK1
clock1 => ram_block9a30.CLK1
clock1 => ram_block9a31.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
clocken1 => ram_block9a16.ENA1
clocken1 => ram_block9a17.ENA1
clocken1 => ram_block9a18.ENA1
clocken1 => ram_block9a19.ENA1
clocken1 => ram_block9a20.ENA1
clocken1 => ram_block9a21.ENA1
clocken1 => ram_block9a22.ENA1
clocken1 => ram_block9a23.ENA1
clocken1 => ram_block9a24.ENA1
clocken1 => ram_block9a25.ENA1
clocken1 => ram_block9a26.ENA1
clocken1 => ram_block9a27.ENA1
clocken1 => ram_block9a28.ENA1
clocken1 => ram_block9a29.ENA1
clocken1 => ram_block9a30.ENA1
clocken1 => ram_block9a31.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a16.PORTADATAIN
data_a[17] => ram_block9a17.PORTADATAIN
data_a[18] => ram_block9a18.PORTADATAIN
data_a[19] => ram_block9a19.PORTADATAIN
data_a[20] => ram_block9a20.PORTADATAIN
data_a[21] => ram_block9a21.PORTADATAIN
data_a[22] => ram_block9a22.PORTADATAIN
data_a[23] => ram_block9a23.PORTADATAIN
data_a[24] => ram_block9a24.PORTADATAIN
data_a[25] => ram_block9a25.PORTADATAIN
data_a[26] => ram_block9a26.PORTADATAIN
data_a[27] => ram_block9a27.PORTADATAIN
data_a[28] => ram_block9a28.PORTADATAIN
data_a[29] => ram_block9a29.PORTADATAIN
data_a[30] => ram_block9a30.PORTADATAIN
data_a[31] => ram_block9a31.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
q_b[16] <= ram_block9a16.PORTBDATAOUT
q_b[17] <= ram_block9a17.PORTBDATAOUT
q_b[18] <= ram_block9a18.PORTBDATAOUT
q_b[19] <= ram_block9a19.PORTBDATAOUT
q_b[20] <= ram_block9a20.PORTBDATAOUT
q_b[21] <= ram_block9a21.PORTBDATAOUT
q_b[22] <= ram_block9a22.PORTBDATAOUT
q_b[23] <= ram_block9a23.PORTBDATAOUT
q_b[24] <= ram_block9a24.PORTBDATAOUT
q_b[25] <= ram_block9a25.PORTBDATAOUT
q_b[26] <= ram_block9a26.PORTBDATAOUT
q_b[27] <= ram_block9a27.PORTBDATAOUT
q_b[28] <= ram_block9a28.PORTBDATAOUT
q_b[29] <= ram_block9a29.PORTBDATAOUT
q_b[30] <= ram_block9a30.PORTBDATAOUT
q_b[31] <= ram_block9a31.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0
wren_a => ram_block9a16.PORTAWE
wren_a => ram_block9a16.ENA0
wren_a => ram_block9a17.PORTAWE
wren_a => ram_block9a17.ENA0
wren_a => ram_block9a18.PORTAWE
wren_a => ram_block9a18.ENA0
wren_a => ram_block9a19.PORTAWE
wren_a => ram_block9a19.ENA0
wren_a => ram_block9a20.PORTAWE
wren_a => ram_block9a20.ENA0
wren_a => ram_block9a21.PORTAWE
wren_a => ram_block9a21.ENA0
wren_a => ram_block9a22.PORTAWE
wren_a => ram_block9a22.ENA0
wren_a => ram_block9a23.PORTAWE
wren_a => ram_block9a23.ENA0
wren_a => ram_block9a24.PORTAWE
wren_a => ram_block9a24.ENA0
wren_a => ram_block9a25.PORTAWE
wren_a => ram_block9a25.ENA0
wren_a => ram_block9a26.PORTAWE
wren_a => ram_block9a26.ENA0
wren_a => ram_block9a27.PORTAWE
wren_a => ram_block9a27.ENA0
wren_a => ram_block9a28.PORTAWE
wren_a => ram_block9a28.ENA0
wren_a => ram_block9a29.PORTAWE
wren_a => ram_block9a29.ENA0
wren_a => ram_block9a30.PORTAWE
wren_a => ram_block9a30.ENA0
wren_a => ram_block9a31.PORTAWE
wren_a => ram_block9a31.ENA0


|radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
clock => dffpipe_se9:dffpipe3.clock
clrn => dffpipe_se9:dffpipe3.clrn
d[0] => dffpipe_se9:dffpipe3.d[0]
d[1] => dffpipe_se9:dffpipe3.d[1]
d[2] => dffpipe_se9:dffpipe3.d[2]
d[3] => dffpipe_se9:dffpipe3.d[3]
d[4] => dffpipe_se9:dffpipe3.d[4]
d[5] => dffpipe_se9:dffpipe3.d[5]
d[6] => dffpipe_se9:dffpipe3.d[6]
d[7] => dffpipe_se9:dffpipe3.d[7]
d[8] => dffpipe_se9:dffpipe3.d[8]
d[9] => dffpipe_se9:dffpipe3.d[9]
d[10] => dffpipe_se9:dffpipe3.d[10]
d[11] => dffpipe_se9:dffpipe3.d[11]
q[0] <= dffpipe_se9:dffpipe3.q[0]
q[1] <= dffpipe_se9:dffpipe3.q[1]
q[2] <= dffpipe_se9:dffpipe3.q[2]
q[3] <= dffpipe_se9:dffpipe3.q[3]
q[4] <= dffpipe_se9:dffpipe3.q[4]
q[5] <= dffpipe_se9:dffpipe3.q[5]
q[6] <= dffpipe_se9:dffpipe3.q[6]
q[7] <= dffpipe_se9:dffpipe3.q[7]
q[8] <= dffpipe_se9:dffpipe3.q[8]
q[9] <= dffpipe_se9:dffpipe3.q[9]
q[10] <= dffpipe_se9:dffpipe3.q[10]
q[11] <= dffpipe_se9:dffpipe3.q[11]


|radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe3
clock => dffe4a[11].CLK
clock => dffe4a[10].CLK
clock => dffe4a[9].CLK
clock => dffe4a[8].CLK
clock => dffe4a[7].CLK
clock => dffe4a[6].CLK
clock => dffe4a[5].CLK
clock => dffe4a[4].CLK
clock => dffe4a[3].CLK
clock => dffe4a[2].CLK
clock => dffe4a[1].CLK
clock => dffe4a[0].CLK
clock => dffe5a[11].CLK
clock => dffe5a[10].CLK
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe4a[11].ACLR
clrn => dffe4a[10].ACLR
clrn => dffe4a[9].ACLR
clrn => dffe4a[8].ACLR
clrn => dffe4a[7].ACLR
clrn => dffe4a[6].ACLR
clrn => dffe4a[5].ACLR
clrn => dffe4a[4].ACLR
clrn => dffe4a[3].ACLR
clrn => dffe4a[2].ACLR
clrn => dffe4a[1].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[11].ACLR
clrn => dffe5a[10].ACLR
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].IN0
d[1] => dffe4a[1].IN0
d[2] => dffe4a[2].IN0
d[3] => dffe4a[3].IN0
d[4] => dffe4a[4].IN0
d[5] => dffe4a[5].IN0
d[6] => dffe4a[6].IN0
d[7] => dffe4a[7].IN0
d[8] => dffe4a[8].IN0
d[9] => dffe4a[9].IN0
d[10] => dffe4a[10].IN0
d[11] => dffe4a[11].IN0
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:ws_dgrp
clock => dffpipe_re9:dffpipe10.clock
clrn => dffpipe_re9:dffpipe10.clrn
d[0] => dffpipe_re9:dffpipe10.d[0]
d[1] => dffpipe_re9:dffpipe10.d[1]
d[2] => dffpipe_re9:dffpipe10.d[2]
d[3] => dffpipe_re9:dffpipe10.d[3]
d[4] => dffpipe_re9:dffpipe10.d[4]
d[5] => dffpipe_re9:dffpipe10.d[5]
d[6] => dffpipe_re9:dffpipe10.d[6]
d[7] => dffpipe_re9:dffpipe10.d[7]
d[8] => dffpipe_re9:dffpipe10.d[8]
d[9] => dffpipe_re9:dffpipe10.d[9]
d[10] => dffpipe_re9:dffpipe10.d[10]
d[11] => dffpipe_re9:dffpipe10.d[11]
q[0] <= dffpipe_re9:dffpipe10.q[0]
q[1] <= dffpipe_re9:dffpipe10.q[1]
q[2] <= dffpipe_re9:dffpipe10.q[2]
q[3] <= dffpipe_re9:dffpipe10.q[3]
q[4] <= dffpipe_re9:dffpipe10.q[4]
q[5] <= dffpipe_re9:dffpipe10.q[5]
q[6] <= dffpipe_re9:dffpipe10.q[6]
q[7] <= dffpipe_re9:dffpipe10.q[7]
q[8] <= dffpipe_re9:dffpipe10.q[8]
q[9] <= dffpipe_re9:dffpipe10.q[9]
q[10] <= dffpipe_re9:dffpipe10.q[10]
q[11] <= dffpipe_re9:dffpipe10.q[11]


|radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe10
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[11].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
d[9] => dffe11a[9].IN0
d[10] => dffe11a[10].IN0
d[11] => dffe11a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|cmpr_i76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|cmpr_i76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|radioberry|txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|cmpr_i76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|radioberry|transmitter:transmitter_inst
reset => reset.IN1
clk => clk.IN4
frequency[0] => frequency[0].IN1
frequency[1] => frequency[1].IN1
frequency[2] => frequency[2].IN1
frequency[3] => frequency[3].IN1
frequency[4] => frequency[4].IN1
frequency[5] => frequency[5].IN1
frequency[6] => frequency[6].IN1
frequency[7] => frequency[7].IN1
frequency[8] => frequency[8].IN1
frequency[9] => frequency[9].IN1
frequency[10] => frequency[10].IN1
frequency[11] => frequency[11].IN1
frequency[12] => frequency[12].IN1
frequency[13] => frequency[13].IN1
frequency[14] => frequency[14].IN1
frequency[15] => frequency[15].IN1
frequency[16] => frequency[16].IN1
frequency[17] => frequency[17].IN1
frequency[18] => frequency[18].IN1
frequency[19] => frequency[19].IN1
frequency[20] => frequency[20].IN1
frequency[21] => frequency[21].IN1
frequency[22] => frequency[22].IN1
frequency[23] => frequency[23].IN1
frequency[24] => frequency[24].IN1
frequency[25] => frequency[25].IN1
frequency[26] => frequency[26].IN1
frequency[27] => frequency[27].IN1
frequency[28] => frequency[28].IN1
frequency[29] => frequency[29].IN1
frequency[30] => frequency[30].IN1
frequency[31] => frequency[31].IN1
afTxFIFO[0] => tx_IQ_data.DATAB
afTxFIFO[1] => tx_IQ_data.DATAB
afTxFIFO[2] => tx_IQ_data.DATAB
afTxFIFO[3] => tx_IQ_data.DATAB
afTxFIFO[4] => tx_IQ_data.DATAB
afTxFIFO[5] => tx_IQ_data.DATAB
afTxFIFO[6] => tx_IQ_data.DATAB
afTxFIFO[7] => tx_IQ_data.DATAB
afTxFIFO[8] => tx_IQ_data.DATAB
afTxFIFO[9] => tx_IQ_data.DATAB
afTxFIFO[10] => tx_IQ_data.DATAB
afTxFIFO[11] => tx_IQ_data.DATAB
afTxFIFO[12] => tx_IQ_data.DATAB
afTxFIFO[13] => tx_IQ_data.DATAB
afTxFIFO[14] => tx_IQ_data.DATAB
afTxFIFO[15] => tx_IQ_data.DATAB
afTxFIFO[16] => tx_IQ_data.DATAB
afTxFIFO[17] => tx_IQ_data.DATAB
afTxFIFO[18] => tx_IQ_data.DATAB
afTxFIFO[19] => tx_IQ_data.DATAB
afTxFIFO[20] => tx_IQ_data.DATAB
afTxFIFO[21] => tx_IQ_data.DATAB
afTxFIFO[22] => tx_IQ_data.DATAB
afTxFIFO[23] => tx_IQ_data.DATAB
afTxFIFO[24] => tx_IQ_data.DATAB
afTxFIFO[25] => tx_IQ_data.DATAB
afTxFIFO[26] => tx_IQ_data.DATAB
afTxFIFO[27] => tx_IQ_data.DATAB
afTxFIFO[28] => tx_IQ_data.DATAB
afTxFIFO[29] => tx_IQ_data.DATAB
afTxFIFO[30] => tx_IQ_data.DATAB
afTxFIFO[31] => tx_IQ_data.DATAB
afTxFIFOEmpty => afTxFIFOReadStrobe.OUTPUTSELECT
afTxFIFOReadStrobe <= afTxFIFOReadStrobe.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PTT => gated[13].OUTPUTSELECT
PTT => gated[12].OUTPUTSELECT
PTT => gated[11].OUTPUTSELECT
PTT => gated[10].OUTPUTSELECT
PTT => gated[9].OUTPUTSELECT
PTT => gated[8].OUTPUTSELECT
PTT => gated[7].OUTPUTSELECT
PTT => gated[6].OUTPUTSELECT
PTT => gated[5].OUTPUTSELECT
PTT => gated[4].OUTPUTSELECT
PTT => gated[3].OUTPUTSELECT
PTT => gated[2].OUTPUTSELECT
PTT => gated[1].OUTPUTSELECT
PTT => gated[0].OUTPUTSELECT
PTT => LED.OUTPUTSELECT
LED <= LED.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|transmitter:transmitter_inst|pulsegen:pulse_inst
sig => p1.DATAA
sig => pulse.IN1
rst => p1.OUTPUTSELECT
clk => p1.CLK
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi
clock => clock.IN2
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => raddr.OUTPUTSELECT
calc => raddr.OUTPUTSELECT
calc => raddr.OUTPUTSELECT
calc => raddr.OUTPUTSELECT
calc => raddr.OUTPUTSELECT
calc => raddr.OUTPUTSELECT
calc => raddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
req <= req~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_real[0] => sx_input[18].IN1
x_real[1] => sx_input[19].IN1
x_real[2] => sx_input[20].IN1
x_real[3] => sx_input[21].IN1
x_real[4] => sx_input[22].IN1
x_real[5] => sx_input[23].IN1
x_real[6] => sx_input[24].IN1
x_real[7] => sx_input[25].IN1
x_real[8] => sx_input[26].IN1
x_real[9] => sx_input[27].IN1
x_real[10] => sx_input[28].IN1
x_real[11] => sx_input[29].IN1
x_real[12] => sx_input[30].IN1
x_real[13] => sx_input[31].IN1
x_real[14] => sx_input[32].IN1
x_real[15] => sx_input[33].IN3
x_imag[0] => sx_input[0].IN1
x_imag[1] => sx_input[1].IN1
x_imag[2] => sx_input[2].IN1
x_imag[3] => sx_input[3].IN1
x_imag[4] => sx_input[4].IN1
x_imag[5] => sx_input[5].IN1
x_imag[6] => sx_input[6].IN1
x_imag[7] => sx_input[7].IN1
x_imag[8] => sx_input[8].IN1
x_imag[9] => sx_input[9].IN1
x_imag[10] => sx_input[10].IN1
x_imag[11] => sx_input[11].IN1
x_imag[12] => sx_input[12].IN1
x_imag[13] => sx_input[13].IN1
x_imag[14] => sx_input[14].IN1
x_imag[15] => sx_input[15].IN3
y_real[0] <= y_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[1] <= y_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[2] <= y_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[3] <= y_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[4] <= y_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[5] <= y_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[6] <= y_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[7] <= y_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[8] <= y_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[9] <= y_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[10] <= y_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[11] <= y_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[12] <= y_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[13] <= y_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[14] <= y_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[15] <= y_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[16] <= y_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[17] <= y_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[18] <= y_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[19] <= y_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[0] <= y_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[1] <= y_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[2] <= y_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[3] <= y_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[4] <= y_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[5] <= y_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[6] <= y_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[7] <= y_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[8] <= y_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[9] <= y_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[10] <= y_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[11] <= y_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[12] <= y_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[13] <= y_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[14] <= y_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[15] <= y_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[16] <= y_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[17] <= y_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[18] <= y_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[19] <= y_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3fb1:auto_generated.address_a[0]
address_a[1] => altsyncram_3fb1:auto_generated.address_a[1]
address_a[2] => altsyncram_3fb1:auto_generated.address_a[2]
address_a[3] => altsyncram_3fb1:auto_generated.address_a[3]
address_a[4] => altsyncram_3fb1:auto_generated.address_a[4]
address_a[5] => altsyncram_3fb1:auto_generated.address_a[5]
address_a[6] => altsyncram_3fb1:auto_generated.address_a[6]
address_a[7] => altsyncram_3fb1:auto_generated.address_a[7]
address_a[8] => altsyncram_3fb1:auto_generated.address_a[8]
address_a[9] => altsyncram_3fb1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3fb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3fb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3fb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3fb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3fb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3fb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3fb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3fb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3fb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_3fb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_3fb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_3fb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_3fb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_3fb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_3fb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_3fb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_3fb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_3fb1:auto_generated.q_a[16]
q_a[17] <= altsyncram_3fb1:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_3fb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component
wren_a => altsyncram_jin1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jin1:auto_generated.data_a[0]
data_a[1] => altsyncram_jin1:auto_generated.data_a[1]
data_a[2] => altsyncram_jin1:auto_generated.data_a[2]
data_a[3] => altsyncram_jin1:auto_generated.data_a[3]
data_a[4] => altsyncram_jin1:auto_generated.data_a[4]
data_a[5] => altsyncram_jin1:auto_generated.data_a[5]
data_a[6] => altsyncram_jin1:auto_generated.data_a[6]
data_a[7] => altsyncram_jin1:auto_generated.data_a[7]
data_a[8] => altsyncram_jin1:auto_generated.data_a[8]
data_a[9] => altsyncram_jin1:auto_generated.data_a[9]
data_a[10] => altsyncram_jin1:auto_generated.data_a[10]
data_a[11] => altsyncram_jin1:auto_generated.data_a[11]
data_a[12] => altsyncram_jin1:auto_generated.data_a[12]
data_a[13] => altsyncram_jin1:auto_generated.data_a[13]
data_a[14] => altsyncram_jin1:auto_generated.data_a[14]
data_a[15] => altsyncram_jin1:auto_generated.data_a[15]
data_a[16] => altsyncram_jin1:auto_generated.data_a[16]
data_a[17] => altsyncram_jin1:auto_generated.data_a[17]
data_a[18] => altsyncram_jin1:auto_generated.data_a[18]
data_a[19] => altsyncram_jin1:auto_generated.data_a[19]
data_a[20] => altsyncram_jin1:auto_generated.data_a[20]
data_a[21] => altsyncram_jin1:auto_generated.data_a[21]
data_a[22] => altsyncram_jin1:auto_generated.data_a[22]
data_a[23] => altsyncram_jin1:auto_generated.data_a[23]
data_a[24] => altsyncram_jin1:auto_generated.data_a[24]
data_a[25] => altsyncram_jin1:auto_generated.data_a[25]
data_a[26] => altsyncram_jin1:auto_generated.data_a[26]
data_a[27] => altsyncram_jin1:auto_generated.data_a[27]
data_a[28] => altsyncram_jin1:auto_generated.data_a[28]
data_a[29] => altsyncram_jin1:auto_generated.data_a[29]
data_a[30] => altsyncram_jin1:auto_generated.data_a[30]
data_a[31] => altsyncram_jin1:auto_generated.data_a[31]
data_a[32] => altsyncram_jin1:auto_generated.data_a[32]
data_a[33] => altsyncram_jin1:auto_generated.data_a[33]
data_a[34] => altsyncram_jin1:auto_generated.data_a[34]
data_a[35] => altsyncram_jin1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_jin1:auto_generated.address_a[0]
address_a[1] => altsyncram_jin1:auto_generated.address_a[1]
address_a[2] => altsyncram_jin1:auto_generated.address_a[2]
address_a[3] => altsyncram_jin1:auto_generated.address_a[3]
address_a[4] => altsyncram_jin1:auto_generated.address_a[4]
address_a[5] => altsyncram_jin1:auto_generated.address_a[5]
address_a[6] => altsyncram_jin1:auto_generated.address_a[6]
address_b[0] => altsyncram_jin1:auto_generated.address_b[0]
address_b[1] => altsyncram_jin1:auto_generated.address_b[1]
address_b[2] => altsyncram_jin1:auto_generated.address_b[2]
address_b[3] => altsyncram_jin1:auto_generated.address_b[3]
address_b[4] => altsyncram_jin1:auto_generated.address_b[4]
address_b[5] => altsyncram_jin1:auto_generated.address_b[5]
address_b[6] => altsyncram_jin1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jin1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_jin1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jin1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jin1:auto_generated.q_b[2]
q_b[3] <= altsyncram_jin1:auto_generated.q_b[3]
q_b[4] <= altsyncram_jin1:auto_generated.q_b[4]
q_b[5] <= altsyncram_jin1:auto_generated.q_b[5]
q_b[6] <= altsyncram_jin1:auto_generated.q_b[6]
q_b[7] <= altsyncram_jin1:auto_generated.q_b[7]
q_b[8] <= altsyncram_jin1:auto_generated.q_b[8]
q_b[9] <= altsyncram_jin1:auto_generated.q_b[9]
q_b[10] <= altsyncram_jin1:auto_generated.q_b[10]
q_b[11] <= altsyncram_jin1:auto_generated.q_b[11]
q_b[12] <= altsyncram_jin1:auto_generated.q_b[12]
q_b[13] <= altsyncram_jin1:auto_generated.q_b[13]
q_b[14] <= altsyncram_jin1:auto_generated.q_b[14]
q_b[15] <= altsyncram_jin1:auto_generated.q_b[15]
q_b[16] <= altsyncram_jin1:auto_generated.q_b[16]
q_b[17] <= altsyncram_jin1:auto_generated.q_b[17]
q_b[18] <= altsyncram_jin1:auto_generated.q_b[18]
q_b[19] <= altsyncram_jin1:auto_generated.q_b[19]
q_b[20] <= altsyncram_jin1:auto_generated.q_b[20]
q_b[21] <= altsyncram_jin1:auto_generated.q_b[21]
q_b[22] <= altsyncram_jin1:auto_generated.q_b[22]
q_b[23] <= altsyncram_jin1:auto_generated.q_b[23]
q_b[24] <= altsyncram_jin1:auto_generated.q_b[24]
q_b[25] <= altsyncram_jin1:auto_generated.q_b[25]
q_b[26] <= altsyncram_jin1:auto_generated.q_b[26]
q_b[27] <= altsyncram_jin1:auto_generated.q_b[27]
q_b[28] <= altsyncram_jin1:auto_generated.q_b[28]
q_b[29] <= altsyncram_jin1:auto_generated.q_b[29]
q_b[30] <= altsyncram_jin1:auto_generated.q_b[30]
q_b[31] <= altsyncram_jin1:auto_generated.q_b[31]
q_b[32] <= altsyncram_jin1:auto_generated.q_b[32]
q_b[33] <= altsyncram_jin1:auto_generated.q_b[33]
q_b[34] <= altsyncram_jin1:auto_generated.q_b[34]
q_b[35] <= altsyncram_jin1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|radioberry|transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_jin1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|radioberry|transmitter:transmitter_inst|CicInterpM5:in2
clock => s5[0].CLK
clock => s5[1].CLK
clock => s5[2].CLK
clock => s5[3].CLK
clock => s5[4].CLK
clock => s5[5].CLK
clock => s5[6].CLK
clock => s5[7].CLK
clock => s5[8].CLK
clock => s5[9].CLK
clock => s5[10].CLK
clock => s5[11].CLK
clock => s5[12].CLK
clock => s5[13].CLK
clock => s5[14].CLK
clock => s5[15].CLK
clock => s5[16].CLK
clock => s5[17].CLK
clock => s5[18].CLK
clock => s5[19].CLK
clock => s5[20].CLK
clock => s5[21].CLK
clock => s5[22].CLK
clock => s5[23].CLK
clock => s5[24].CLK
clock => s5[25].CLK
clock => s5[26].CLK
clock => s5[27].CLK
clock => s5[28].CLK
clock => s5[29].CLK
clock => s5[30].CLK
clock => s5[31].CLK
clock => s5[32].CLK
clock => s5[33].CLK
clock => s5[34].CLK
clock => s5[35].CLK
clock => s5[36].CLK
clock => s5[37].CLK
clock => s5[38].CLK
clock => s5[39].CLK
clock => s5[40].CLK
clock => s5[41].CLK
clock => s5[42].CLK
clock => s5[43].CLK
clock => s5[44].CLK
clock => s5[45].CLK
clock => s5[46].CLK
clock => s5[47].CLK
clock => s5[48].CLK
clock => s5[49].CLK
clock => s5[50].CLK
clock => s4[0].CLK
clock => s4[1].CLK
clock => s4[2].CLK
clock => s4[3].CLK
clock => s4[4].CLK
clock => s4[5].CLK
clock => s4[6].CLK
clock => s4[7].CLK
clock => s4[8].CLK
clock => s4[9].CLK
clock => s4[10].CLK
clock => s4[11].CLK
clock => s4[12].CLK
clock => s4[13].CLK
clock => s4[14].CLK
clock => s4[15].CLK
clock => s4[16].CLK
clock => s4[17].CLK
clock => s4[18].CLK
clock => s4[19].CLK
clock => s4[20].CLK
clock => s4[21].CLK
clock => s4[22].CLK
clock => s4[23].CLK
clock => s4[24].CLK
clock => s4[25].CLK
clock => s4[26].CLK
clock => s4[27].CLK
clock => s4[28].CLK
clock => s4[29].CLK
clock => s4[30].CLK
clock => s4[31].CLK
clock => s4[32].CLK
clock => s4[33].CLK
clock => s4[34].CLK
clock => s4[35].CLK
clock => s4[36].CLK
clock => s4[37].CLK
clock => s4[38].CLK
clock => s4[39].CLK
clock => s4[40].CLK
clock => s4[41].CLK
clock => s4[42].CLK
clock => s4[43].CLK
clock => s4[44].CLK
clock => s4[45].CLK
clock => s4[46].CLK
clock => s4[47].CLK
clock => s4[48].CLK
clock => s4[49].CLK
clock => s4[50].CLK
clock => s3[0].CLK
clock => s3[1].CLK
clock => s3[2].CLK
clock => s3[3].CLK
clock => s3[4].CLK
clock => s3[5].CLK
clock => s3[6].CLK
clock => s3[7].CLK
clock => s3[8].CLK
clock => s3[9].CLK
clock => s3[10].CLK
clock => s3[11].CLK
clock => s3[12].CLK
clock => s3[13].CLK
clock => s3[14].CLK
clock => s3[15].CLK
clock => s3[16].CLK
clock => s3[17].CLK
clock => s3[18].CLK
clock => s3[19].CLK
clock => s3[20].CLK
clock => s3[21].CLK
clock => s3[22].CLK
clock => s3[23].CLK
clock => s3[24].CLK
clock => s3[25].CLK
clock => s3[26].CLK
clock => s3[27].CLK
clock => s3[28].CLK
clock => s3[29].CLK
clock => s3[30].CLK
clock => s3[31].CLK
clock => s3[32].CLK
clock => s3[33].CLK
clock => s3[34].CLK
clock => s3[35].CLK
clock => s3[36].CLK
clock => s3[37].CLK
clock => s3[38].CLK
clock => s3[39].CLK
clock => s3[40].CLK
clock => s3[41].CLK
clock => s3[42].CLK
clock => s3[43].CLK
clock => s3[44].CLK
clock => s3[45].CLK
clock => s3[46].CLK
clock => s3[47].CLK
clock => s3[48].CLK
clock => s3[49].CLK
clock => s3[50].CLK
clock => s2[0].CLK
clock => s2[1].CLK
clock => s2[2].CLK
clock => s2[3].CLK
clock => s2[4].CLK
clock => s2[5].CLK
clock => s2[6].CLK
clock => s2[7].CLK
clock => s2[8].CLK
clock => s2[9].CLK
clock => s2[10].CLK
clock => s2[11].CLK
clock => s2[12].CLK
clock => s2[13].CLK
clock => s2[14].CLK
clock => s2[15].CLK
clock => s2[16].CLK
clock => s2[17].CLK
clock => s2[18].CLK
clock => s2[19].CLK
clock => s2[20].CLK
clock => s2[21].CLK
clock => s2[22].CLK
clock => s2[23].CLK
clock => s2[24].CLK
clock => s2[25].CLK
clock => s2[26].CLK
clock => s2[27].CLK
clock => s2[28].CLK
clock => s2[29].CLK
clock => s2[30].CLK
clock => s2[31].CLK
clock => s2[32].CLK
clock => s2[33].CLK
clock => s2[34].CLK
clock => s2[35].CLK
clock => s2[36].CLK
clock => s2[37].CLK
clock => s2[38].CLK
clock => s2[39].CLK
clock => s2[40].CLK
clock => s2[41].CLK
clock => s2[42].CLK
clock => s2[43].CLK
clock => s2[44].CLK
clock => s2[45].CLK
clock => s2[46].CLK
clock => s2[47].CLK
clock => s2[48].CLK
clock => s2[49].CLK
clock => s2[50].CLK
clock => s1[0].CLK
clock => s1[1].CLK
clock => s1[2].CLK
clock => s1[3].CLK
clock => s1[4].CLK
clock => s1[5].CLK
clock => s1[6].CLK
clock => s1[7].CLK
clock => s1[8].CLK
clock => s1[9].CLK
clock => s1[10].CLK
clock => s1[11].CLK
clock => s1[12].CLK
clock => s1[13].CLK
clock => s1[14].CLK
clock => s1[15].CLK
clock => s1[16].CLK
clock => s1[17].CLK
clock => s1[18].CLK
clock => s1[19].CLK
clock => s1[20].CLK
clock => s1[21].CLK
clock => s1[22].CLK
clock => s1[23].CLK
clock => s1[24].CLK
clock => s1[25].CLK
clock => s1[26].CLK
clock => s1[27].CLK
clock => s1[28].CLK
clock => s1[29].CLK
clock => s1[30].CLK
clock => s1[31].CLK
clock => s1[32].CLK
clock => s1[33].CLK
clock => s1[34].CLK
clock => s1[35].CLK
clock => s1[36].CLK
clock => s1[37].CLK
clock => s1[38].CLK
clock => s1[39].CLK
clock => s1[40].CLK
clock => s1[41].CLK
clock => s1[42].CLK
clock => s1[43].CLK
clock => s1[44].CLK
clock => s1[45].CLK
clock => s1[46].CLK
clock => s1[47].CLK
clock => s1[48].CLK
clock => s1[49].CLK
clock => s1[50].CLK
clock => y5[0].CLK
clock => y5[1].CLK
clock => y5[2].CLK
clock => y5[3].CLK
clock => y5[4].CLK
clock => y5[5].CLK
clock => y5[6].CLK
clock => y5[7].CLK
clock => y5[8].CLK
clock => y5[9].CLK
clock => y5[10].CLK
clock => y5[11].CLK
clock => y5[12].CLK
clock => y5[13].CLK
clock => y5[14].CLK
clock => y5[15].CLK
clock => y5[16].CLK
clock => y5[17].CLK
clock => y5[18].CLK
clock => y5[19].CLK
clock => y5[20].CLK
clock => y5[21].CLK
clock => y5[22].CLK
clock => y5[23].CLK
clock => y5[24].CLK
clock => y5[25].CLK
clock => y5[26].CLK
clock => y5[27].CLK
clock => y5[28].CLK
clock => y5[29].CLK
clock => y5[30].CLK
clock => y5[31].CLK
clock => y5[32].CLK
clock => y5[33].CLK
clock => y5[34].CLK
clock => y5[35].CLK
clock => y5[36].CLK
clock => y5[37].CLK
clock => y5[38].CLK
clock => y5[39].CLK
clock => y5[40].CLK
clock => y5[41].CLK
clock => y5[42].CLK
clock => y5[43].CLK
clock => y5[44].CLK
clock => y5[45].CLK
clock => y5[46].CLK
clock => y5[47].CLK
clock => y5[48].CLK
clock => y5[49].CLK
clock => y5[50].CLK
clock => y4[0].CLK
clock => y4[1].CLK
clock => y4[2].CLK
clock => y4[3].CLK
clock => y4[4].CLK
clock => y4[5].CLK
clock => y4[6].CLK
clock => y4[7].CLK
clock => y4[8].CLK
clock => y4[9].CLK
clock => y4[10].CLK
clock => y4[11].CLK
clock => y4[12].CLK
clock => y4[13].CLK
clock => y4[14].CLK
clock => y4[15].CLK
clock => y4[16].CLK
clock => y4[17].CLK
clock => y4[18].CLK
clock => y4[19].CLK
clock => y4[20].CLK
clock => y4[21].CLK
clock => y4[22].CLK
clock => y4[23].CLK
clock => y4[24].CLK
clock => y4[25].CLK
clock => y4[26].CLK
clock => y4[27].CLK
clock => y4[28].CLK
clock => y4[29].CLK
clock => y4[30].CLK
clock => y4[31].CLK
clock => y4[32].CLK
clock => y4[33].CLK
clock => y4[34].CLK
clock => y4[35].CLK
clock => y4[36].CLK
clock => y4[37].CLK
clock => y4[38].CLK
clock => y4[39].CLK
clock => y4[40].CLK
clock => y4[41].CLK
clock => y4[42].CLK
clock => y4[43].CLK
clock => y4[44].CLK
clock => y4[45].CLK
clock => y4[46].CLK
clock => y4[47].CLK
clock => y4[48].CLK
clock => y4[49].CLK
clock => y4[50].CLK
clock => y3[0].CLK
clock => y3[1].CLK
clock => y3[2].CLK
clock => y3[3].CLK
clock => y3[4].CLK
clock => y3[5].CLK
clock => y3[6].CLK
clock => y3[7].CLK
clock => y3[8].CLK
clock => y3[9].CLK
clock => y3[10].CLK
clock => y3[11].CLK
clock => y3[12].CLK
clock => y3[13].CLK
clock => y3[14].CLK
clock => y3[15].CLK
clock => y3[16].CLK
clock => y3[17].CLK
clock => y3[18].CLK
clock => y3[19].CLK
clock => y3[20].CLK
clock => y3[21].CLK
clock => y3[22].CLK
clock => y3[23].CLK
clock => y3[24].CLK
clock => y3[25].CLK
clock => y3[26].CLK
clock => y3[27].CLK
clock => y3[28].CLK
clock => y3[29].CLK
clock => y3[30].CLK
clock => y3[31].CLK
clock => y3[32].CLK
clock => y3[33].CLK
clock => y3[34].CLK
clock => y3[35].CLK
clock => y3[36].CLK
clock => y3[37].CLK
clock => y3[38].CLK
clock => y3[39].CLK
clock => y3[40].CLK
clock => y3[41].CLK
clock => y3[42].CLK
clock => y3[43].CLK
clock => y3[44].CLK
clock => y3[45].CLK
clock => y3[46].CLK
clock => y3[47].CLK
clock => y3[48].CLK
clock => y3[49].CLK
clock => y3[50].CLK
clock => y2[0].CLK
clock => y2[1].CLK
clock => y2[2].CLK
clock => y2[3].CLK
clock => y2[4].CLK
clock => y2[5].CLK
clock => y2[6].CLK
clock => y2[7].CLK
clock => y2[8].CLK
clock => y2[9].CLK
clock => y2[10].CLK
clock => y2[11].CLK
clock => y2[12].CLK
clock => y2[13].CLK
clock => y2[14].CLK
clock => y2[15].CLK
clock => y2[16].CLK
clock => y2[17].CLK
clock => y2[18].CLK
clock => y2[19].CLK
clock => y2[20].CLK
clock => y2[21].CLK
clock => y2[22].CLK
clock => y2[23].CLK
clock => y2[24].CLK
clock => y2[25].CLK
clock => y2[26].CLK
clock => y2[27].CLK
clock => y2[28].CLK
clock => y2[29].CLK
clock => y2[30].CLK
clock => y2[31].CLK
clock => y2[32].CLK
clock => y2[33].CLK
clock => y2[34].CLK
clock => y2[35].CLK
clock => y2[36].CLK
clock => y2[37].CLK
clock => y2[38].CLK
clock => y2[39].CLK
clock => y2[40].CLK
clock => y2[41].CLK
clock => y2[42].CLK
clock => y2[43].CLK
clock => y2[44].CLK
clock => y2[45].CLK
clock => y2[46].CLK
clock => y2[47].CLK
clock => y2[48].CLK
clock => y2[49].CLK
clock => y2[50].CLK
clock => y1[0].CLK
clock => y1[1].CLK
clock => y1[2].CLK
clock => y1[3].CLK
clock => y1[4].CLK
clock => y1[5].CLK
clock => y1[6].CLK
clock => y1[7].CLK
clock => y1[8].CLK
clock => y1[9].CLK
clock => y1[10].CLK
clock => y1[11].CLK
clock => y1[12].CLK
clock => y1[13].CLK
clock => y1[14].CLK
clock => y1[15].CLK
clock => y1[16].CLK
clock => y1[17].CLK
clock => y1[18].CLK
clock => y1[19].CLK
clock => y1[20].CLK
clock => y1[21].CLK
clock => y1[22].CLK
clock => y1[23].CLK
clock => y1[24].CLK
clock => y1[25].CLK
clock => y1[26].CLK
clock => y1[27].CLK
clock => y1[28].CLK
clock => y1[29].CLK
clock => y1[30].CLK
clock => y1[31].CLK
clock => y1[32].CLK
clock => y1[33].CLK
clock => y1[34].CLK
clock => y1[35].CLK
clock => y1[36].CLK
clock => y1[37].CLK
clock => y1[38].CLK
clock => y1[39].CLK
clock => y1[40].CLK
clock => y1[41].CLK
clock => y1[42].CLK
clock => y1[43].CLK
clock => y1[44].CLK
clock => y1[45].CLK
clock => y1[46].CLK
clock => y1[47].CLK
clock => y1[48].CLK
clock => y1[49].CLK
clock => y1[50].CLK
clock => dq4[0].CLK
clock => dq4[1].CLK
clock => dq4[2].CLK
clock => dq4[3].CLK
clock => dq4[4].CLK
clock => dq4[5].CLK
clock => dq4[6].CLK
clock => dq4[7].CLK
clock => dq4[8].CLK
clock => dq4[9].CLK
clock => dq4[10].CLK
clock => dq4[11].CLK
clock => dq4[12].CLK
clock => dq4[13].CLK
clock => dq4[14].CLK
clock => dq4[15].CLK
clock => dq4[16].CLK
clock => dq4[17].CLK
clock => dq4[18].CLK
clock => dq4[19].CLK
clock => dq4[20].CLK
clock => dq4[21].CLK
clock => dq4[22].CLK
clock => dq4[23].CLK
clock => dq4[24].CLK
clock => dq4[25].CLK
clock => dq4[26].CLK
clock => dq4[27].CLK
clock => dq4[28].CLK
clock => dq4[29].CLK
clock => dq4[30].CLK
clock => dq4[31].CLK
clock => dq4[32].CLK
clock => dq4[33].CLK
clock => dq4[34].CLK
clock => dq4[35].CLK
clock => dq4[36].CLK
clock => dq4[37].CLK
clock => dq4[38].CLK
clock => dq4[39].CLK
clock => dq4[40].CLK
clock => dq4[41].CLK
clock => dq4[42].CLK
clock => dq4[43].CLK
clock => dq4[44].CLK
clock => dq4[45].CLK
clock => dq4[46].CLK
clock => dq4[47].CLK
clock => dq4[48].CLK
clock => dq4[49].CLK
clock => dq4[50].CLK
clock => dq3[0].CLK
clock => dq3[1].CLK
clock => dq3[2].CLK
clock => dq3[3].CLK
clock => dq3[4].CLK
clock => dq3[5].CLK
clock => dq3[6].CLK
clock => dq3[7].CLK
clock => dq3[8].CLK
clock => dq3[9].CLK
clock => dq3[10].CLK
clock => dq3[11].CLK
clock => dq3[12].CLK
clock => dq3[13].CLK
clock => dq3[14].CLK
clock => dq3[15].CLK
clock => dq3[16].CLK
clock => dq3[17].CLK
clock => dq3[18].CLK
clock => dq3[19].CLK
clock => dq3[20].CLK
clock => dq3[21].CLK
clock => dq3[22].CLK
clock => dq3[23].CLK
clock => dq3[24].CLK
clock => dq3[25].CLK
clock => dq3[26].CLK
clock => dq3[27].CLK
clock => dq3[28].CLK
clock => dq3[29].CLK
clock => dq3[30].CLK
clock => dq3[31].CLK
clock => dq3[32].CLK
clock => dq3[33].CLK
clock => dq3[34].CLK
clock => dq3[35].CLK
clock => dq3[36].CLK
clock => dq3[37].CLK
clock => dq3[38].CLK
clock => dq3[39].CLK
clock => dq3[40].CLK
clock => dq3[41].CLK
clock => dq3[42].CLK
clock => dq3[43].CLK
clock => dq3[44].CLK
clock => dq3[45].CLK
clock => dq3[46].CLK
clock => dq3[47].CLK
clock => dq3[48].CLK
clock => dq3[49].CLK
clock => dq3[50].CLK
clock => dq2[0].CLK
clock => dq2[1].CLK
clock => dq2[2].CLK
clock => dq2[3].CLK
clock => dq2[4].CLK
clock => dq2[5].CLK
clock => dq2[6].CLK
clock => dq2[7].CLK
clock => dq2[8].CLK
clock => dq2[9].CLK
clock => dq2[10].CLK
clock => dq2[11].CLK
clock => dq2[12].CLK
clock => dq2[13].CLK
clock => dq2[14].CLK
clock => dq2[15].CLK
clock => dq2[16].CLK
clock => dq2[17].CLK
clock => dq2[18].CLK
clock => dq2[19].CLK
clock => dq2[20].CLK
clock => dq2[21].CLK
clock => dq2[22].CLK
clock => dq2[23].CLK
clock => dq2[24].CLK
clock => dq2[25].CLK
clock => dq2[26].CLK
clock => dq2[27].CLK
clock => dq2[28].CLK
clock => dq2[29].CLK
clock => dq2[30].CLK
clock => dq2[31].CLK
clock => dq2[32].CLK
clock => dq2[33].CLK
clock => dq2[34].CLK
clock => dq2[35].CLK
clock => dq2[36].CLK
clock => dq2[37].CLK
clock => dq2[38].CLK
clock => dq2[39].CLK
clock => dq2[40].CLK
clock => dq2[41].CLK
clock => dq2[42].CLK
clock => dq2[43].CLK
clock => dq2[44].CLK
clock => dq2[45].CLK
clock => dq2[46].CLK
clock => dq2[47].CLK
clock => dq2[48].CLK
clock => dq2[49].CLK
clock => dq2[50].CLK
clock => dq1[0].CLK
clock => dq1[1].CLK
clock => dq1[2].CLK
clock => dq1[3].CLK
clock => dq1[4].CLK
clock => dq1[5].CLK
clock => dq1[6].CLK
clock => dq1[7].CLK
clock => dq1[8].CLK
clock => dq1[9].CLK
clock => dq1[10].CLK
clock => dq1[11].CLK
clock => dq1[12].CLK
clock => dq1[13].CLK
clock => dq1[14].CLK
clock => dq1[15].CLK
clock => dq1[16].CLK
clock => dq1[17].CLK
clock => dq1[18].CLK
clock => dq1[19].CLK
clock => dq1[20].CLK
clock => dq1[21].CLK
clock => dq1[22].CLK
clock => dq1[23].CLK
clock => dq1[24].CLK
clock => dq1[25].CLK
clock => dq1[26].CLK
clock => dq1[27].CLK
clock => dq1[28].CLK
clock => dq1[29].CLK
clock => dq1[30].CLK
clock => dq1[31].CLK
clock => dq1[32].CLK
clock => dq1[33].CLK
clock => dq1[34].CLK
clock => dq1[35].CLK
clock => dq1[36].CLK
clock => dq1[37].CLK
clock => dq1[38].CLK
clock => dq1[39].CLK
clock => dq1[40].CLK
clock => dq1[41].CLK
clock => dq1[42].CLK
clock => dq1[43].CLK
clock => dq1[44].CLK
clock => dq1[45].CLK
clock => dq1[46].CLK
clock => dq1[47].CLK
clock => dq1[48].CLK
clock => dq1[49].CLK
clock => dq1[50].CLK
clock => dq0[0].CLK
clock => dq0[1].CLK
clock => dq0[2].CLK
clock => dq0[3].CLK
clock => dq0[4].CLK
clock => dq0[5].CLK
clock => dq0[6].CLK
clock => dq0[7].CLK
clock => dq0[8].CLK
clock => dq0[9].CLK
clock => dq0[10].CLK
clock => dq0[11].CLK
clock => dq0[12].CLK
clock => dq0[13].CLK
clock => dq0[14].CLK
clock => dq0[15].CLK
clock => dq0[16].CLK
clock => dq0[17].CLK
clock => dq0[18].CLK
clock => dq0[19].CLK
clock => dq0[20].CLK
clock => dq0[21].CLK
clock => dq0[22].CLK
clock => dq0[23].CLK
clock => dq0[24].CLK
clock => dq0[25].CLK
clock => dq0[26].CLK
clock => dq0[27].CLK
clock => dq0[28].CLK
clock => dq0[29].CLK
clock => dq0[30].CLK
clock => dq0[31].CLK
clock => dq0[32].CLK
clock => dq0[33].CLK
clock => dq0[34].CLK
clock => dq0[35].CLK
clock => dq0[36].CLK
clock => dq0[37].CLK
clock => dq0[38].CLK
clock => dq0[39].CLK
clock => dq0[40].CLK
clock => dq0[41].CLK
clock => dq0[42].CLK
clock => dq0[43].CLK
clock => dq0[44].CLK
clock => dq0[45].CLK
clock => dq0[46].CLK
clock => dq0[47].CLK
clock => dq0[48].CLK
clock => dq0[49].CLK
clock => dq0[50].CLK
clock => q5[0].CLK
clock => q5[1].CLK
clock => q5[2].CLK
clock => q5[3].CLK
clock => q5[4].CLK
clock => q5[5].CLK
clock => q5[6].CLK
clock => q5[7].CLK
clock => q5[8].CLK
clock => q5[9].CLK
clock => q5[10].CLK
clock => q5[11].CLK
clock => q5[12].CLK
clock => q5[13].CLK
clock => q5[14].CLK
clock => q5[15].CLK
clock => q5[16].CLK
clock => q5[17].CLK
clock => q5[18].CLK
clock => q5[19].CLK
clock => q5[20].CLK
clock => q5[21].CLK
clock => q5[22].CLK
clock => q5[23].CLK
clock => q5[24].CLK
clock => q5[25].CLK
clock => q5[26].CLK
clock => q5[27].CLK
clock => q5[28].CLK
clock => q5[29].CLK
clock => q5[30].CLK
clock => q5[31].CLK
clock => q5[32].CLK
clock => q5[33].CLK
clock => q5[34].CLK
clock => q5[35].CLK
clock => q5[36].CLK
clock => q5[37].CLK
clock => q5[38].CLK
clock => q5[39].CLK
clock => q5[40].CLK
clock => q5[41].CLK
clock => q5[42].CLK
clock => q5[43].CLK
clock => q5[44].CLK
clock => q5[45].CLK
clock => q5[46].CLK
clock => q5[47].CLK
clock => q5[48].CLK
clock => q5[49].CLK
clock => q5[50].CLK
clock => q4[0].CLK
clock => q4[1].CLK
clock => q4[2].CLK
clock => q4[3].CLK
clock => q4[4].CLK
clock => q4[5].CLK
clock => q4[6].CLK
clock => q4[7].CLK
clock => q4[8].CLK
clock => q4[9].CLK
clock => q4[10].CLK
clock => q4[11].CLK
clock => q4[12].CLK
clock => q4[13].CLK
clock => q4[14].CLK
clock => q4[15].CLK
clock => q4[16].CLK
clock => q4[17].CLK
clock => q4[18].CLK
clock => q4[19].CLK
clock => q4[20].CLK
clock => q4[21].CLK
clock => q4[22].CLK
clock => q4[23].CLK
clock => q4[24].CLK
clock => q4[25].CLK
clock => q4[26].CLK
clock => q4[27].CLK
clock => q4[28].CLK
clock => q4[29].CLK
clock => q4[30].CLK
clock => q4[31].CLK
clock => q4[32].CLK
clock => q4[33].CLK
clock => q4[34].CLK
clock => q4[35].CLK
clock => q4[36].CLK
clock => q4[37].CLK
clock => q4[38].CLK
clock => q4[39].CLK
clock => q4[40].CLK
clock => q4[41].CLK
clock => q4[42].CLK
clock => q4[43].CLK
clock => q4[44].CLK
clock => q4[45].CLK
clock => q4[46].CLK
clock => q4[47].CLK
clock => q4[48].CLK
clock => q4[49].CLK
clock => q4[50].CLK
clock => q3[0].CLK
clock => q3[1].CLK
clock => q3[2].CLK
clock => q3[3].CLK
clock => q3[4].CLK
clock => q3[5].CLK
clock => q3[6].CLK
clock => q3[7].CLK
clock => q3[8].CLK
clock => q3[9].CLK
clock => q3[10].CLK
clock => q3[11].CLK
clock => q3[12].CLK
clock => q3[13].CLK
clock => q3[14].CLK
clock => q3[15].CLK
clock => q3[16].CLK
clock => q3[17].CLK
clock => q3[18].CLK
clock => q3[19].CLK
clock => q3[20].CLK
clock => q3[21].CLK
clock => q3[22].CLK
clock => q3[23].CLK
clock => q3[24].CLK
clock => q3[25].CLK
clock => q3[26].CLK
clock => q3[27].CLK
clock => q3[28].CLK
clock => q3[29].CLK
clock => q3[30].CLK
clock => q3[31].CLK
clock => q3[32].CLK
clock => q3[33].CLK
clock => q3[34].CLK
clock => q3[35].CLK
clock => q3[36].CLK
clock => q3[37].CLK
clock => q3[38].CLK
clock => q3[39].CLK
clock => q3[40].CLK
clock => q3[41].CLK
clock => q3[42].CLK
clock => q3[43].CLK
clock => q3[44].CLK
clock => q3[45].CLK
clock => q3[46].CLK
clock => q3[47].CLK
clock => q3[48].CLK
clock => q3[49].CLK
clock => q3[50].CLK
clock => q2[0].CLK
clock => q2[1].CLK
clock => q2[2].CLK
clock => q2[3].CLK
clock => q2[4].CLK
clock => q2[5].CLK
clock => q2[6].CLK
clock => q2[7].CLK
clock => q2[8].CLK
clock => q2[9].CLK
clock => q2[10].CLK
clock => q2[11].CLK
clock => q2[12].CLK
clock => q2[13].CLK
clock => q2[14].CLK
clock => q2[15].CLK
clock => q2[16].CLK
clock => q2[17].CLK
clock => q2[18].CLK
clock => q2[19].CLK
clock => q2[20].CLK
clock => q2[21].CLK
clock => q2[22].CLK
clock => q2[23].CLK
clock => q2[24].CLK
clock => q2[25].CLK
clock => q2[26].CLK
clock => q2[27].CLK
clock => q2[28].CLK
clock => q2[29].CLK
clock => q2[30].CLK
clock => q2[31].CLK
clock => q2[32].CLK
clock => q2[33].CLK
clock => q2[34].CLK
clock => q2[35].CLK
clock => q2[36].CLK
clock => q2[37].CLK
clock => q2[38].CLK
clock => q2[39].CLK
clock => q2[40].CLK
clock => q2[41].CLK
clock => q2[42].CLK
clock => q2[43].CLK
clock => q2[44].CLK
clock => q2[45].CLK
clock => q2[46].CLK
clock => q2[47].CLK
clock => q2[48].CLK
clock => q2[49].CLK
clock => q2[50].CLK
clock => q1[0].CLK
clock => q1[1].CLK
clock => q1[2].CLK
clock => q1[3].CLK
clock => q1[4].CLK
clock => q1[5].CLK
clock => q1[6].CLK
clock => q1[7].CLK
clock => q1[8].CLK
clock => q1[9].CLK
clock => q1[10].CLK
clock => q1[11].CLK
clock => q1[12].CLK
clock => q1[13].CLK
clock => q1[14].CLK
clock => q1[15].CLK
clock => q1[16].CLK
clock => q1[17].CLK
clock => q1[18].CLK
clock => q1[19].CLK
clock => q1[20].CLK
clock => q1[21].CLK
clock => q1[22].CLK
clock => q1[23].CLK
clock => q1[24].CLK
clock => q1[25].CLK
clock => q1[26].CLK
clock => q1[27].CLK
clock => q1[28].CLK
clock => q1[29].CLK
clock => q1[30].CLK
clock => q1[31].CLK
clock => q1[32].CLK
clock => q1[33].CLK
clock => q1[34].CLK
clock => q1[35].CLK
clock => q1[36].CLK
clock => q1[37].CLK
clock => q1[38].CLK
clock => q1[39].CLK
clock => q1[40].CLK
clock => q1[41].CLK
clock => q1[42].CLK
clock => q1[43].CLK
clock => q1[44].CLK
clock => q1[45].CLK
clock => q1[46].CLK
clock => q1[47].CLK
clock => q1[48].CLK
clock => q1[49].CLK
clock => q1[50].CLK
clock => dx4[0].CLK
clock => dx4[1].CLK
clock => dx4[2].CLK
clock => dx4[3].CLK
clock => dx4[4].CLK
clock => dx4[5].CLK
clock => dx4[6].CLK
clock => dx4[7].CLK
clock => dx4[8].CLK
clock => dx4[9].CLK
clock => dx4[10].CLK
clock => dx4[11].CLK
clock => dx4[12].CLK
clock => dx4[13].CLK
clock => dx4[14].CLK
clock => dx4[15].CLK
clock => dx4[16].CLK
clock => dx4[17].CLK
clock => dx4[18].CLK
clock => dx4[19].CLK
clock => dx4[20].CLK
clock => dx4[21].CLK
clock => dx4[22].CLK
clock => dx4[23].CLK
clock => dx4[24].CLK
clock => dx4[25].CLK
clock => dx4[26].CLK
clock => dx4[27].CLK
clock => dx4[28].CLK
clock => dx4[29].CLK
clock => dx4[30].CLK
clock => dx4[31].CLK
clock => dx4[32].CLK
clock => dx4[33].CLK
clock => dx4[34].CLK
clock => dx4[35].CLK
clock => dx4[36].CLK
clock => dx4[37].CLK
clock => dx4[38].CLK
clock => dx4[39].CLK
clock => dx4[40].CLK
clock => dx4[41].CLK
clock => dx4[42].CLK
clock => dx4[43].CLK
clock => dx4[44].CLK
clock => dx4[45].CLK
clock => dx4[46].CLK
clock => dx4[47].CLK
clock => dx4[48].CLK
clock => dx4[49].CLK
clock => dx4[50].CLK
clock => dx3[0].CLK
clock => dx3[1].CLK
clock => dx3[2].CLK
clock => dx3[3].CLK
clock => dx3[4].CLK
clock => dx3[5].CLK
clock => dx3[6].CLK
clock => dx3[7].CLK
clock => dx3[8].CLK
clock => dx3[9].CLK
clock => dx3[10].CLK
clock => dx3[11].CLK
clock => dx3[12].CLK
clock => dx3[13].CLK
clock => dx3[14].CLK
clock => dx3[15].CLK
clock => dx3[16].CLK
clock => dx3[17].CLK
clock => dx3[18].CLK
clock => dx3[19].CLK
clock => dx3[20].CLK
clock => dx3[21].CLK
clock => dx3[22].CLK
clock => dx3[23].CLK
clock => dx3[24].CLK
clock => dx3[25].CLK
clock => dx3[26].CLK
clock => dx3[27].CLK
clock => dx3[28].CLK
clock => dx3[29].CLK
clock => dx3[30].CLK
clock => dx3[31].CLK
clock => dx3[32].CLK
clock => dx3[33].CLK
clock => dx3[34].CLK
clock => dx3[35].CLK
clock => dx3[36].CLK
clock => dx3[37].CLK
clock => dx3[38].CLK
clock => dx3[39].CLK
clock => dx3[40].CLK
clock => dx3[41].CLK
clock => dx3[42].CLK
clock => dx3[43].CLK
clock => dx3[44].CLK
clock => dx3[45].CLK
clock => dx3[46].CLK
clock => dx3[47].CLK
clock => dx3[48].CLK
clock => dx3[49].CLK
clock => dx3[50].CLK
clock => dx2[0].CLK
clock => dx2[1].CLK
clock => dx2[2].CLK
clock => dx2[3].CLK
clock => dx2[4].CLK
clock => dx2[5].CLK
clock => dx2[6].CLK
clock => dx2[7].CLK
clock => dx2[8].CLK
clock => dx2[9].CLK
clock => dx2[10].CLK
clock => dx2[11].CLK
clock => dx2[12].CLK
clock => dx2[13].CLK
clock => dx2[14].CLK
clock => dx2[15].CLK
clock => dx2[16].CLK
clock => dx2[17].CLK
clock => dx2[18].CLK
clock => dx2[19].CLK
clock => dx2[20].CLK
clock => dx2[21].CLK
clock => dx2[22].CLK
clock => dx2[23].CLK
clock => dx2[24].CLK
clock => dx2[25].CLK
clock => dx2[26].CLK
clock => dx2[27].CLK
clock => dx2[28].CLK
clock => dx2[29].CLK
clock => dx2[30].CLK
clock => dx2[31].CLK
clock => dx2[32].CLK
clock => dx2[33].CLK
clock => dx2[34].CLK
clock => dx2[35].CLK
clock => dx2[36].CLK
clock => dx2[37].CLK
clock => dx2[38].CLK
clock => dx2[39].CLK
clock => dx2[40].CLK
clock => dx2[41].CLK
clock => dx2[42].CLK
clock => dx2[43].CLK
clock => dx2[44].CLK
clock => dx2[45].CLK
clock => dx2[46].CLK
clock => dx2[47].CLK
clock => dx2[48].CLK
clock => dx2[49].CLK
clock => dx2[50].CLK
clock => dx1[0].CLK
clock => dx1[1].CLK
clock => dx1[2].CLK
clock => dx1[3].CLK
clock => dx1[4].CLK
clock => dx1[5].CLK
clock => dx1[6].CLK
clock => dx1[7].CLK
clock => dx1[8].CLK
clock => dx1[9].CLK
clock => dx1[10].CLK
clock => dx1[11].CLK
clock => dx1[12].CLK
clock => dx1[13].CLK
clock => dx1[14].CLK
clock => dx1[15].CLK
clock => dx1[16].CLK
clock => dx1[17].CLK
clock => dx1[18].CLK
clock => dx1[19].CLK
clock => dx1[20].CLK
clock => dx1[21].CLK
clock => dx1[22].CLK
clock => dx1[23].CLK
clock => dx1[24].CLK
clock => dx1[25].CLK
clock => dx1[26].CLK
clock => dx1[27].CLK
clock => dx1[28].CLK
clock => dx1[29].CLK
clock => dx1[30].CLK
clock => dx1[31].CLK
clock => dx1[32].CLK
clock => dx1[33].CLK
clock => dx1[34].CLK
clock => dx1[35].CLK
clock => dx1[36].CLK
clock => dx1[37].CLK
clock => dx1[38].CLK
clock => dx1[39].CLK
clock => dx1[40].CLK
clock => dx1[41].CLK
clock => dx1[42].CLK
clock => dx1[43].CLK
clock => dx1[44].CLK
clock => dx1[45].CLK
clock => dx1[46].CLK
clock => dx1[47].CLK
clock => dx1[48].CLK
clock => dx1[49].CLK
clock => dx1[50].CLK
clock => dx0[0].CLK
clock => dx0[1].CLK
clock => dx0[2].CLK
clock => dx0[3].CLK
clock => dx0[4].CLK
clock => dx0[5].CLK
clock => dx0[6].CLK
clock => dx0[7].CLK
clock => dx0[8].CLK
clock => dx0[9].CLK
clock => dx0[10].CLK
clock => dx0[11].CLK
clock => dx0[12].CLK
clock => dx0[13].CLK
clock => dx0[14].CLK
clock => dx0[15].CLK
clock => dx0[16].CLK
clock => dx0[17].CLK
clock => dx0[18].CLK
clock => dx0[19].CLK
clock => dx0[20].CLK
clock => dx0[21].CLK
clock => dx0[22].CLK
clock => dx0[23].CLK
clock => dx0[24].CLK
clock => dx0[25].CLK
clock => dx0[26].CLK
clock => dx0[27].CLK
clock => dx0[28].CLK
clock => dx0[29].CLK
clock => dx0[30].CLK
clock => dx0[31].CLK
clock => dx0[32].CLK
clock => dx0[33].CLK
clock => dx0[34].CLK
clock => dx0[35].CLK
clock => dx0[36].CLK
clock => dx0[37].CLK
clock => dx0[38].CLK
clock => dx0[39].CLK
clock => dx0[40].CLK
clock => dx0[41].CLK
clock => dx0[42].CLK
clock => dx0[43].CLK
clock => dx0[44].CLK
clock => dx0[45].CLK
clock => dx0[46].CLK
clock => dx0[47].CLK
clock => dx0[48].CLK
clock => dx0[49].CLK
clock => dx0[50].CLK
clock => x5[0].CLK
clock => x5[1].CLK
clock => x5[2].CLK
clock => x5[3].CLK
clock => x5[4].CLK
clock => x5[5].CLK
clock => x5[6].CLK
clock => x5[7].CLK
clock => x5[8].CLK
clock => x5[9].CLK
clock => x5[10].CLK
clock => x5[11].CLK
clock => x5[12].CLK
clock => x5[13].CLK
clock => x5[14].CLK
clock => x5[15].CLK
clock => x5[16].CLK
clock => x5[17].CLK
clock => x5[18].CLK
clock => x5[19].CLK
clock => x5[20].CLK
clock => x5[21].CLK
clock => x5[22].CLK
clock => x5[23].CLK
clock => x5[24].CLK
clock => x5[25].CLK
clock => x5[26].CLK
clock => x5[27].CLK
clock => x5[28].CLK
clock => x5[29].CLK
clock => x5[30].CLK
clock => x5[31].CLK
clock => x5[32].CLK
clock => x5[33].CLK
clock => x5[34].CLK
clock => x5[35].CLK
clock => x5[36].CLK
clock => x5[37].CLK
clock => x5[38].CLK
clock => x5[39].CLK
clock => x5[40].CLK
clock => x5[41].CLK
clock => x5[42].CLK
clock => x5[43].CLK
clock => x5[44].CLK
clock => x5[45].CLK
clock => x5[46].CLK
clock => x5[47].CLK
clock => x5[48].CLK
clock => x5[49].CLK
clock => x5[50].CLK
clock => x4[0].CLK
clock => x4[1].CLK
clock => x4[2].CLK
clock => x4[3].CLK
clock => x4[4].CLK
clock => x4[5].CLK
clock => x4[6].CLK
clock => x4[7].CLK
clock => x4[8].CLK
clock => x4[9].CLK
clock => x4[10].CLK
clock => x4[11].CLK
clock => x4[12].CLK
clock => x4[13].CLK
clock => x4[14].CLK
clock => x4[15].CLK
clock => x4[16].CLK
clock => x4[17].CLK
clock => x4[18].CLK
clock => x4[19].CLK
clock => x4[20].CLK
clock => x4[21].CLK
clock => x4[22].CLK
clock => x4[23].CLK
clock => x4[24].CLK
clock => x4[25].CLK
clock => x4[26].CLK
clock => x4[27].CLK
clock => x4[28].CLK
clock => x4[29].CLK
clock => x4[30].CLK
clock => x4[31].CLK
clock => x4[32].CLK
clock => x4[33].CLK
clock => x4[34].CLK
clock => x4[35].CLK
clock => x4[36].CLK
clock => x4[37].CLK
clock => x4[38].CLK
clock => x4[39].CLK
clock => x4[40].CLK
clock => x4[41].CLK
clock => x4[42].CLK
clock => x4[43].CLK
clock => x4[44].CLK
clock => x4[45].CLK
clock => x4[46].CLK
clock => x4[47].CLK
clock => x4[48].CLK
clock => x4[49].CLK
clock => x4[50].CLK
clock => x3[0].CLK
clock => x3[1].CLK
clock => x3[2].CLK
clock => x3[3].CLK
clock => x3[4].CLK
clock => x3[5].CLK
clock => x3[6].CLK
clock => x3[7].CLK
clock => x3[8].CLK
clock => x3[9].CLK
clock => x3[10].CLK
clock => x3[11].CLK
clock => x3[12].CLK
clock => x3[13].CLK
clock => x3[14].CLK
clock => x3[15].CLK
clock => x3[16].CLK
clock => x3[17].CLK
clock => x3[18].CLK
clock => x3[19].CLK
clock => x3[20].CLK
clock => x3[21].CLK
clock => x3[22].CLK
clock => x3[23].CLK
clock => x3[24].CLK
clock => x3[25].CLK
clock => x3[26].CLK
clock => x3[27].CLK
clock => x3[28].CLK
clock => x3[29].CLK
clock => x3[30].CLK
clock => x3[31].CLK
clock => x3[32].CLK
clock => x3[33].CLK
clock => x3[34].CLK
clock => x3[35].CLK
clock => x3[36].CLK
clock => x3[37].CLK
clock => x3[38].CLK
clock => x3[39].CLK
clock => x3[40].CLK
clock => x3[41].CLK
clock => x3[42].CLK
clock => x3[43].CLK
clock => x3[44].CLK
clock => x3[45].CLK
clock => x3[46].CLK
clock => x3[47].CLK
clock => x3[48].CLK
clock => x3[49].CLK
clock => x3[50].CLK
clock => x2[0].CLK
clock => x2[1].CLK
clock => x2[2].CLK
clock => x2[3].CLK
clock => x2[4].CLK
clock => x2[5].CLK
clock => x2[6].CLK
clock => x2[7].CLK
clock => x2[8].CLK
clock => x2[9].CLK
clock => x2[10].CLK
clock => x2[11].CLK
clock => x2[12].CLK
clock => x2[13].CLK
clock => x2[14].CLK
clock => x2[15].CLK
clock => x2[16].CLK
clock => x2[17].CLK
clock => x2[18].CLK
clock => x2[19].CLK
clock => x2[20].CLK
clock => x2[21].CLK
clock => x2[22].CLK
clock => x2[23].CLK
clock => x2[24].CLK
clock => x2[25].CLK
clock => x2[26].CLK
clock => x2[27].CLK
clock => x2[28].CLK
clock => x2[29].CLK
clock => x2[30].CLK
clock => x2[31].CLK
clock => x2[32].CLK
clock => x2[33].CLK
clock => x2[34].CLK
clock => x2[35].CLK
clock => x2[36].CLK
clock => x2[37].CLK
clock => x2[38].CLK
clock => x2[39].CLK
clock => x2[40].CLK
clock => x2[41].CLK
clock => x2[42].CLK
clock => x2[43].CLK
clock => x2[44].CLK
clock => x2[45].CLK
clock => x2[46].CLK
clock => x2[47].CLK
clock => x2[48].CLK
clock => x2[49].CLK
clock => x2[50].CLK
clock => x1[0].CLK
clock => x1[1].CLK
clock => x1[2].CLK
clock => x1[3].CLK
clock => x1[4].CLK
clock => x1[5].CLK
clock => x1[6].CLK
clock => x1[7].CLK
clock => x1[8].CLK
clock => x1[9].CLK
clock => x1[10].CLK
clock => x1[11].CLK
clock => x1[12].CLK
clock => x1[13].CLK
clock => x1[14].CLK
clock => x1[15].CLK
clock => x1[16].CLK
clock => x1[17].CLK
clock => x1[18].CLK
clock => x1[19].CLK
clock => x1[20].CLK
clock => x1[21].CLK
clock => x1[22].CLK
clock => x1[23].CLK
clock => x1[24].CLK
clock => x1[25].CLK
clock => x1[26].CLK
clock => x1[27].CLK
clock => x1[28].CLK
clock => x1[29].CLK
clock => x1[30].CLK
clock => x1[31].CLK
clock => x1[32].CLK
clock => x1[33].CLK
clock => x1[34].CLK
clock => x1[35].CLK
clock => x1[36].CLK
clock => x1[37].CLK
clock => x1[38].CLK
clock => x1[39].CLK
clock => x1[40].CLK
clock => x1[41].CLK
clock => x1[42].CLK
clock => x1[43].CLK
clock => x1[44].CLK
clock => x1[45].CLK
clock => x1[46].CLK
clock => x1[47].CLK
clock => x1[48].CLK
clock => x1[49].CLK
clock => x1[50].CLK
clock => req~reg0.CLK
clock => q0[0].CLK
clock => q0[1].CLK
clock => q0[2].CLK
clock => q0[3].CLK
clock => q0[4].CLK
clock => q0[5].CLK
clock => q0[6].CLK
clock => q0[7].CLK
clock => q0[8].CLK
clock => q0[9].CLK
clock => q0[10].CLK
clock => q0[11].CLK
clock => q0[12].CLK
clock => q0[13].CLK
clock => q0[14].CLK
clock => q0[15].CLK
clock => q0[16].CLK
clock => q0[17].CLK
clock => q0[18].CLK
clock => q0[19].CLK
clock => q0[20].CLK
clock => q0[21].CLK
clock => q0[22].CLK
clock => q0[23].CLK
clock => q0[24].CLK
clock => q0[25].CLK
clock => q0[26].CLK
clock => q0[27].CLK
clock => q0[28].CLK
clock => q0[29].CLK
clock => q0[30].CLK
clock => q0[31].CLK
clock => q0[32].CLK
clock => q0[33].CLK
clock => q0[34].CLK
clock => q0[35].CLK
clock => q0[36].CLK
clock => q0[37].CLK
clock => q0[38].CLK
clock => q0[39].CLK
clock => q0[40].CLK
clock => q0[41].CLK
clock => q0[42].CLK
clock => q0[43].CLK
clock => q0[44].CLK
clock => q0[45].CLK
clock => q0[46].CLK
clock => q0[47].CLK
clock => q0[48].CLK
clock => q0[49].CLK
clock => q0[50].CLK
clock => x0[0].CLK
clock => x0[1].CLK
clock => x0[2].CLK
clock => x0[3].CLK
clock => x0[4].CLK
clock => x0[5].CLK
clock => x0[6].CLK
clock => x0[7].CLK
clock => x0[8].CLK
clock => x0[9].CLK
clock => x0[10].CLK
clock => x0[11].CLK
clock => x0[12].CLK
clock => x0[13].CLK
clock => x0[14].CLK
clock => x0[15].CLK
clock => x0[16].CLK
clock => x0[17].CLK
clock => x0[18].CLK
clock => x0[19].CLK
clock => x0[20].CLK
clock => x0[21].CLK
clock => x0[22].CLK
clock => x0[23].CLK
clock => x0[24].CLK
clock => x0[25].CLK
clock => x0[26].CLK
clock => x0[27].CLK
clock => x0[28].CLK
clock => x0[29].CLK
clock => x0[30].CLK
clock => x0[31].CLK
clock => x0[32].CLK
clock => x0[33].CLK
clock => x0[34].CLK
clock => x0[35].CLK
clock => x0[36].CLK
clock => x0[37].CLK
clock => x0[38].CLK
clock => x0[39].CLK
clock => x0[40].CLK
clock => x0[41].CLK
clock => x0[42].CLK
clock => x0[43].CLK
clock => x0[44].CLK
clock => x0[45].CLK
clock => x0[46].CLK
clock => x0[47].CLK
clock => x0[48].CLK
clock => x0[49].CLK
clock => x0[50].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock_en => req.OUTPUTSELECT
clock_en => s5[1].ENA
clock_en => s5[0].ENA
clock_en => s5[2].ENA
clock_en => s5[3].ENA
clock_en => s5[4].ENA
clock_en => s5[5].ENA
clock_en => s5[6].ENA
clock_en => s5[7].ENA
clock_en => s5[8].ENA
clock_en => s5[9].ENA
clock_en => s5[10].ENA
clock_en => s5[11].ENA
clock_en => s5[12].ENA
clock_en => s5[13].ENA
clock_en => s5[14].ENA
clock_en => s5[15].ENA
clock_en => s5[16].ENA
clock_en => s5[17].ENA
clock_en => s5[18].ENA
clock_en => s5[19].ENA
clock_en => s5[20].ENA
clock_en => s5[21].ENA
clock_en => s5[22].ENA
clock_en => s5[23].ENA
clock_en => s5[24].ENA
clock_en => s5[25].ENA
clock_en => s5[26].ENA
clock_en => s5[27].ENA
clock_en => s5[28].ENA
clock_en => s5[29].ENA
clock_en => s5[30].ENA
clock_en => s5[31].ENA
clock_en => s5[32].ENA
clock_en => s5[33].ENA
clock_en => s5[34].ENA
clock_en => s5[35].ENA
clock_en => s5[36].ENA
clock_en => s5[37].ENA
clock_en => s5[38].ENA
clock_en => s5[39].ENA
clock_en => s5[40].ENA
clock_en => s5[41].ENA
clock_en => s5[42].ENA
clock_en => s5[43].ENA
clock_en => s5[44].ENA
clock_en => s5[45].ENA
clock_en => s5[46].ENA
clock_en => s5[47].ENA
clock_en => s5[48].ENA
clock_en => s5[49].ENA
clock_en => s5[50].ENA
clock_en => s4[0].ENA
clock_en => s4[1].ENA
clock_en => s4[2].ENA
clock_en => s4[3].ENA
clock_en => s4[4].ENA
clock_en => s4[5].ENA
clock_en => s4[6].ENA
clock_en => s4[7].ENA
clock_en => s4[8].ENA
clock_en => s4[9].ENA
clock_en => s4[10].ENA
clock_en => s4[11].ENA
clock_en => s4[12].ENA
clock_en => s4[13].ENA
clock_en => s4[14].ENA
clock_en => s4[15].ENA
clock_en => s4[16].ENA
clock_en => s4[17].ENA
clock_en => s4[18].ENA
clock_en => s4[19].ENA
clock_en => s4[20].ENA
clock_en => s4[21].ENA
clock_en => s4[22].ENA
clock_en => s4[23].ENA
clock_en => s4[24].ENA
clock_en => s4[25].ENA
clock_en => s4[26].ENA
clock_en => s4[27].ENA
clock_en => s4[28].ENA
clock_en => s4[29].ENA
clock_en => s4[30].ENA
clock_en => s4[31].ENA
clock_en => s4[32].ENA
clock_en => s4[33].ENA
clock_en => s4[34].ENA
clock_en => s4[35].ENA
clock_en => s4[36].ENA
clock_en => s4[37].ENA
clock_en => s4[38].ENA
clock_en => s4[39].ENA
clock_en => s4[40].ENA
clock_en => s4[41].ENA
clock_en => s4[42].ENA
clock_en => s4[43].ENA
clock_en => s4[44].ENA
clock_en => s4[45].ENA
clock_en => s4[46].ENA
clock_en => s4[47].ENA
clock_en => s4[48].ENA
clock_en => s4[49].ENA
clock_en => s4[50].ENA
clock_en => s3[0].ENA
clock_en => s3[1].ENA
clock_en => s3[2].ENA
clock_en => s3[3].ENA
clock_en => s3[4].ENA
clock_en => s3[5].ENA
clock_en => s3[6].ENA
clock_en => s3[7].ENA
clock_en => s3[8].ENA
clock_en => s3[9].ENA
clock_en => s3[10].ENA
clock_en => s3[11].ENA
clock_en => s3[12].ENA
clock_en => s3[13].ENA
clock_en => s3[14].ENA
clock_en => s3[15].ENA
clock_en => s3[16].ENA
clock_en => s3[17].ENA
clock_en => s3[18].ENA
clock_en => s3[19].ENA
clock_en => s3[20].ENA
clock_en => s3[21].ENA
clock_en => s3[22].ENA
clock_en => s3[23].ENA
clock_en => s3[24].ENA
clock_en => s3[25].ENA
clock_en => s3[26].ENA
clock_en => s3[27].ENA
clock_en => s3[28].ENA
clock_en => s3[29].ENA
clock_en => s3[30].ENA
clock_en => s3[31].ENA
clock_en => s3[32].ENA
clock_en => s3[33].ENA
clock_en => s3[34].ENA
clock_en => s3[35].ENA
clock_en => s3[36].ENA
clock_en => s3[37].ENA
clock_en => s3[38].ENA
clock_en => s3[39].ENA
clock_en => s3[40].ENA
clock_en => s3[41].ENA
clock_en => s3[42].ENA
clock_en => s3[43].ENA
clock_en => s3[44].ENA
clock_en => s3[45].ENA
clock_en => s3[46].ENA
clock_en => s3[47].ENA
clock_en => s3[48].ENA
clock_en => s3[49].ENA
clock_en => s3[50].ENA
clock_en => s2[0].ENA
clock_en => s2[1].ENA
clock_en => s2[2].ENA
clock_en => s2[3].ENA
clock_en => s2[4].ENA
clock_en => s2[5].ENA
clock_en => s2[6].ENA
clock_en => s2[7].ENA
clock_en => s2[8].ENA
clock_en => s2[9].ENA
clock_en => s2[10].ENA
clock_en => s2[11].ENA
clock_en => s2[12].ENA
clock_en => s2[13].ENA
clock_en => s2[14].ENA
clock_en => s2[15].ENA
clock_en => s2[16].ENA
clock_en => s2[17].ENA
clock_en => s2[18].ENA
clock_en => s2[19].ENA
clock_en => s2[20].ENA
clock_en => s2[21].ENA
clock_en => s2[22].ENA
clock_en => s2[23].ENA
clock_en => s2[24].ENA
clock_en => s2[25].ENA
clock_en => s2[26].ENA
clock_en => s2[27].ENA
clock_en => s2[28].ENA
clock_en => s2[29].ENA
clock_en => s2[30].ENA
clock_en => s2[31].ENA
clock_en => s2[32].ENA
clock_en => s2[33].ENA
clock_en => s2[34].ENA
clock_en => s2[35].ENA
clock_en => s2[36].ENA
clock_en => s2[37].ENA
clock_en => s2[38].ENA
clock_en => s2[39].ENA
clock_en => s2[40].ENA
clock_en => s2[41].ENA
clock_en => s2[42].ENA
clock_en => s2[43].ENA
clock_en => s2[44].ENA
clock_en => s2[45].ENA
clock_en => s2[46].ENA
clock_en => s2[47].ENA
clock_en => s2[48].ENA
clock_en => s2[49].ENA
clock_en => s2[50].ENA
clock_en => s1[0].ENA
clock_en => s1[1].ENA
clock_en => s1[2].ENA
clock_en => s1[3].ENA
clock_en => s1[4].ENA
clock_en => s1[5].ENA
clock_en => s1[6].ENA
clock_en => s1[7].ENA
clock_en => s1[8].ENA
clock_en => s1[9].ENA
clock_en => s1[10].ENA
clock_en => s1[11].ENA
clock_en => s1[12].ENA
clock_en => s1[13].ENA
clock_en => s1[14].ENA
clock_en => s1[15].ENA
clock_en => s1[16].ENA
clock_en => s1[17].ENA
clock_en => s1[18].ENA
clock_en => s1[19].ENA
clock_en => s1[20].ENA
clock_en => s1[21].ENA
clock_en => s1[22].ENA
clock_en => s1[23].ENA
clock_en => s1[24].ENA
clock_en => s1[25].ENA
clock_en => s1[26].ENA
clock_en => s1[27].ENA
clock_en => s1[28].ENA
clock_en => s1[29].ENA
clock_en => s1[30].ENA
clock_en => s1[31].ENA
clock_en => s1[32].ENA
clock_en => s1[33].ENA
clock_en => s1[34].ENA
clock_en => s1[35].ENA
clock_en => s1[36].ENA
clock_en => s1[37].ENA
clock_en => s1[38].ENA
clock_en => s1[39].ENA
clock_en => s1[40].ENA
clock_en => s1[41].ENA
clock_en => s1[42].ENA
clock_en => s1[43].ENA
clock_en => s1[44].ENA
clock_en => s1[45].ENA
clock_en => s1[46].ENA
clock_en => s1[47].ENA
clock_en => s1[48].ENA
clock_en => s1[49].ENA
clock_en => s1[50].ENA
clock_en => y5[0].ENA
clock_en => y5[1].ENA
clock_en => y5[2].ENA
clock_en => y5[3].ENA
clock_en => y5[4].ENA
clock_en => y5[5].ENA
clock_en => y5[6].ENA
clock_en => y5[7].ENA
clock_en => y5[8].ENA
clock_en => y5[9].ENA
clock_en => y5[10].ENA
clock_en => y5[11].ENA
clock_en => y5[12].ENA
clock_en => y5[13].ENA
clock_en => y5[14].ENA
clock_en => y5[15].ENA
clock_en => y5[16].ENA
clock_en => y5[17].ENA
clock_en => y5[18].ENA
clock_en => y5[19].ENA
clock_en => y5[20].ENA
clock_en => y5[21].ENA
clock_en => y5[22].ENA
clock_en => y5[23].ENA
clock_en => y5[24].ENA
clock_en => y5[25].ENA
clock_en => y5[26].ENA
clock_en => y5[27].ENA
clock_en => y5[28].ENA
clock_en => y5[29].ENA
clock_en => y5[30].ENA
clock_en => y5[31].ENA
clock_en => y5[32].ENA
clock_en => y5[33].ENA
clock_en => y5[34].ENA
clock_en => y5[35].ENA
clock_en => y5[36].ENA
clock_en => y5[37].ENA
clock_en => y5[38].ENA
clock_en => y5[39].ENA
clock_en => y5[40].ENA
clock_en => y5[41].ENA
clock_en => y5[42].ENA
clock_en => y5[43].ENA
clock_en => y5[44].ENA
clock_en => y5[45].ENA
clock_en => y5[46].ENA
clock_en => y5[47].ENA
clock_en => y5[48].ENA
clock_en => y5[49].ENA
clock_en => y5[50].ENA
clock_en => y4[0].ENA
clock_en => y4[1].ENA
clock_en => y4[2].ENA
clock_en => y4[3].ENA
clock_en => y4[4].ENA
clock_en => y4[5].ENA
clock_en => y4[6].ENA
clock_en => y4[7].ENA
clock_en => y4[8].ENA
clock_en => y4[9].ENA
clock_en => y4[10].ENA
clock_en => y4[11].ENA
clock_en => y4[12].ENA
clock_en => y4[13].ENA
clock_en => y4[14].ENA
clock_en => y4[15].ENA
clock_en => y4[16].ENA
clock_en => y4[17].ENA
clock_en => y4[18].ENA
clock_en => y4[19].ENA
clock_en => y4[20].ENA
clock_en => y4[21].ENA
clock_en => y4[22].ENA
clock_en => y4[23].ENA
clock_en => y4[24].ENA
clock_en => y4[25].ENA
clock_en => y4[26].ENA
clock_en => y4[27].ENA
clock_en => y4[28].ENA
clock_en => y4[29].ENA
clock_en => y4[30].ENA
clock_en => y4[31].ENA
clock_en => y4[32].ENA
clock_en => y4[33].ENA
clock_en => y4[34].ENA
clock_en => y4[35].ENA
clock_en => y4[36].ENA
clock_en => y4[37].ENA
clock_en => y4[38].ENA
clock_en => y4[39].ENA
clock_en => y4[40].ENA
clock_en => y4[41].ENA
clock_en => y4[42].ENA
clock_en => y4[43].ENA
clock_en => y4[44].ENA
clock_en => y4[45].ENA
clock_en => y4[46].ENA
clock_en => y4[47].ENA
clock_en => y4[48].ENA
clock_en => y4[49].ENA
clock_en => y4[50].ENA
clock_en => y3[0].ENA
clock_en => y3[1].ENA
clock_en => y3[2].ENA
clock_en => y3[3].ENA
clock_en => y3[4].ENA
clock_en => y3[5].ENA
clock_en => y3[6].ENA
clock_en => y3[7].ENA
clock_en => y3[8].ENA
clock_en => y3[9].ENA
clock_en => y3[10].ENA
clock_en => y3[11].ENA
clock_en => y3[12].ENA
clock_en => y3[13].ENA
clock_en => y3[14].ENA
clock_en => y3[15].ENA
clock_en => y3[16].ENA
clock_en => y3[17].ENA
clock_en => y3[18].ENA
clock_en => y3[19].ENA
clock_en => y3[20].ENA
clock_en => y3[21].ENA
clock_en => y3[22].ENA
clock_en => y3[23].ENA
clock_en => y3[24].ENA
clock_en => y3[25].ENA
clock_en => y3[26].ENA
clock_en => y3[27].ENA
clock_en => y3[28].ENA
clock_en => y3[29].ENA
clock_en => y3[30].ENA
clock_en => y3[31].ENA
clock_en => y3[32].ENA
clock_en => y3[33].ENA
clock_en => y3[34].ENA
clock_en => y3[35].ENA
clock_en => y3[36].ENA
clock_en => y3[37].ENA
clock_en => y3[38].ENA
clock_en => y3[39].ENA
clock_en => y3[40].ENA
clock_en => y3[41].ENA
clock_en => y3[42].ENA
clock_en => y3[43].ENA
clock_en => y3[44].ENA
clock_en => y3[45].ENA
clock_en => y3[46].ENA
clock_en => y3[47].ENA
clock_en => y3[48].ENA
clock_en => y3[49].ENA
clock_en => y3[50].ENA
clock_en => y2[0].ENA
clock_en => y2[1].ENA
clock_en => y2[2].ENA
clock_en => y2[3].ENA
clock_en => y2[4].ENA
clock_en => y2[5].ENA
clock_en => y2[6].ENA
clock_en => y2[7].ENA
clock_en => y2[8].ENA
clock_en => y2[9].ENA
clock_en => y2[10].ENA
clock_en => y2[11].ENA
clock_en => y2[12].ENA
clock_en => y2[13].ENA
clock_en => y2[14].ENA
clock_en => y2[15].ENA
clock_en => y2[16].ENA
clock_en => y2[17].ENA
clock_en => y2[18].ENA
clock_en => y2[19].ENA
clock_en => y2[20].ENA
clock_en => y2[21].ENA
clock_en => y2[22].ENA
clock_en => y2[23].ENA
clock_en => y2[24].ENA
clock_en => y2[25].ENA
clock_en => y2[26].ENA
clock_en => y2[27].ENA
clock_en => y2[28].ENA
clock_en => y2[29].ENA
clock_en => y2[30].ENA
clock_en => y2[31].ENA
clock_en => y2[32].ENA
clock_en => y2[33].ENA
clock_en => y2[34].ENA
clock_en => y2[35].ENA
clock_en => y2[36].ENA
clock_en => y2[37].ENA
clock_en => y2[38].ENA
clock_en => y2[39].ENA
clock_en => y2[40].ENA
clock_en => y2[41].ENA
clock_en => y2[42].ENA
clock_en => y2[43].ENA
clock_en => y2[44].ENA
clock_en => y2[45].ENA
clock_en => y2[46].ENA
clock_en => y2[47].ENA
clock_en => y2[48].ENA
clock_en => y2[49].ENA
clock_en => y2[50].ENA
clock_en => y1[0].ENA
clock_en => y1[1].ENA
clock_en => y1[2].ENA
clock_en => y1[3].ENA
clock_en => y1[4].ENA
clock_en => y1[5].ENA
clock_en => y1[6].ENA
clock_en => y1[7].ENA
clock_en => y1[8].ENA
clock_en => y1[9].ENA
clock_en => y1[10].ENA
clock_en => y1[11].ENA
clock_en => y1[12].ENA
clock_en => y1[13].ENA
clock_en => y1[14].ENA
clock_en => y1[15].ENA
clock_en => y1[16].ENA
clock_en => y1[17].ENA
clock_en => y1[18].ENA
clock_en => y1[19].ENA
clock_en => y1[20].ENA
clock_en => y1[21].ENA
clock_en => y1[22].ENA
clock_en => y1[23].ENA
clock_en => y1[24].ENA
clock_en => y1[25].ENA
clock_en => y1[26].ENA
clock_en => y1[27].ENA
clock_en => y1[28].ENA
clock_en => y1[29].ENA
clock_en => y1[30].ENA
clock_en => y1[31].ENA
clock_en => y1[32].ENA
clock_en => y1[33].ENA
clock_en => y1[34].ENA
clock_en => y1[35].ENA
clock_en => y1[36].ENA
clock_en => y1[37].ENA
clock_en => y1[38].ENA
clock_en => y1[39].ENA
clock_en => y1[40].ENA
clock_en => y1[41].ENA
clock_en => y1[42].ENA
clock_en => y1[43].ENA
clock_en => y1[44].ENA
clock_en => y1[45].ENA
clock_en => y1[46].ENA
clock_en => y1[47].ENA
clock_en => y1[48].ENA
clock_en => y1[49].ENA
clock_en => y1[50].ENA
clock_en => dq4[0].ENA
clock_en => dq4[1].ENA
clock_en => dq4[2].ENA
clock_en => dq4[3].ENA
clock_en => dq4[4].ENA
clock_en => dq4[5].ENA
clock_en => dq4[6].ENA
clock_en => dq4[7].ENA
clock_en => dq4[8].ENA
clock_en => dq4[9].ENA
clock_en => dq4[10].ENA
clock_en => dq4[11].ENA
clock_en => dq4[12].ENA
clock_en => dq4[13].ENA
clock_en => dq4[14].ENA
clock_en => dq4[15].ENA
clock_en => dq4[16].ENA
clock_en => dq4[17].ENA
clock_en => dq4[18].ENA
clock_en => dq4[19].ENA
clock_en => dq4[20].ENA
clock_en => dq4[21].ENA
clock_en => dq4[22].ENA
clock_en => dq4[23].ENA
clock_en => dq4[24].ENA
clock_en => dq4[25].ENA
clock_en => dq4[26].ENA
clock_en => dq4[27].ENA
clock_en => dq4[28].ENA
clock_en => dq4[29].ENA
clock_en => dq4[30].ENA
clock_en => dq4[31].ENA
clock_en => dq4[32].ENA
clock_en => dq4[33].ENA
clock_en => dq4[34].ENA
clock_en => dq4[35].ENA
clock_en => dq4[36].ENA
clock_en => dq4[37].ENA
clock_en => dq4[38].ENA
clock_en => dq4[39].ENA
clock_en => dq4[40].ENA
clock_en => dq4[41].ENA
clock_en => dq4[42].ENA
clock_en => dq4[43].ENA
clock_en => dq4[44].ENA
clock_en => dq4[45].ENA
clock_en => dq4[46].ENA
clock_en => dq4[47].ENA
clock_en => dq4[48].ENA
clock_en => dq4[49].ENA
clock_en => dq4[50].ENA
clock_en => dq3[0].ENA
clock_en => dq3[1].ENA
clock_en => dq3[2].ENA
clock_en => dq3[3].ENA
clock_en => dq3[4].ENA
clock_en => dq3[5].ENA
clock_en => dq3[6].ENA
clock_en => dq3[7].ENA
clock_en => dq3[8].ENA
clock_en => dq3[9].ENA
clock_en => dq3[10].ENA
clock_en => dq3[11].ENA
clock_en => dq3[12].ENA
clock_en => dq3[13].ENA
clock_en => dq3[14].ENA
clock_en => dq3[15].ENA
clock_en => dq3[16].ENA
clock_en => dq3[17].ENA
clock_en => dq3[18].ENA
clock_en => dq3[19].ENA
clock_en => dq3[20].ENA
clock_en => dq3[21].ENA
clock_en => dq3[22].ENA
clock_en => dq3[23].ENA
clock_en => dq3[24].ENA
clock_en => dq3[25].ENA
clock_en => dq3[26].ENA
clock_en => dq3[27].ENA
clock_en => dq3[28].ENA
clock_en => dq3[29].ENA
clock_en => dq3[30].ENA
clock_en => dq3[31].ENA
clock_en => dq3[32].ENA
clock_en => dq3[33].ENA
clock_en => dq3[34].ENA
clock_en => dq3[35].ENA
clock_en => dq3[36].ENA
clock_en => dq3[37].ENA
clock_en => dq3[38].ENA
clock_en => dq3[39].ENA
clock_en => dq3[40].ENA
clock_en => dq3[41].ENA
clock_en => dq3[42].ENA
clock_en => dq3[43].ENA
clock_en => dq3[44].ENA
clock_en => dq3[45].ENA
clock_en => dq3[46].ENA
clock_en => dq3[47].ENA
clock_en => dq3[48].ENA
clock_en => dq3[49].ENA
clock_en => dq3[50].ENA
clock_en => dq2[0].ENA
clock_en => dq2[1].ENA
clock_en => dq2[2].ENA
clock_en => dq2[3].ENA
clock_en => dq2[4].ENA
clock_en => dq2[5].ENA
clock_en => dq2[6].ENA
clock_en => dq2[7].ENA
clock_en => dq2[8].ENA
clock_en => dq2[9].ENA
clock_en => dq2[10].ENA
clock_en => dq2[11].ENA
clock_en => dq2[12].ENA
clock_en => dq2[13].ENA
clock_en => dq2[14].ENA
clock_en => dq2[15].ENA
clock_en => dq2[16].ENA
clock_en => dq2[17].ENA
clock_en => dq2[18].ENA
clock_en => dq2[19].ENA
clock_en => dq2[20].ENA
clock_en => dq2[21].ENA
clock_en => dq2[22].ENA
clock_en => dq2[23].ENA
clock_en => dq2[24].ENA
clock_en => dq2[25].ENA
clock_en => dq2[26].ENA
clock_en => dq2[27].ENA
clock_en => dq2[28].ENA
clock_en => dq2[29].ENA
clock_en => dq2[30].ENA
clock_en => dq2[31].ENA
clock_en => dq2[32].ENA
clock_en => dq2[33].ENA
clock_en => dq2[34].ENA
clock_en => dq2[35].ENA
clock_en => dq2[36].ENA
clock_en => dq2[37].ENA
clock_en => dq2[38].ENA
clock_en => dq2[39].ENA
clock_en => dq2[40].ENA
clock_en => dq2[41].ENA
clock_en => dq2[42].ENA
clock_en => dq2[43].ENA
clock_en => dq2[44].ENA
clock_en => dq2[45].ENA
clock_en => dq2[46].ENA
clock_en => dq2[47].ENA
clock_en => dq2[48].ENA
clock_en => dq2[49].ENA
clock_en => dq2[50].ENA
clock_en => dq1[0].ENA
clock_en => dq1[1].ENA
clock_en => dq1[2].ENA
clock_en => dq1[3].ENA
clock_en => dq1[4].ENA
clock_en => dq1[5].ENA
clock_en => dq1[6].ENA
clock_en => dq1[7].ENA
clock_en => dq1[8].ENA
clock_en => dq1[9].ENA
clock_en => dq1[10].ENA
clock_en => dq1[11].ENA
clock_en => dq1[12].ENA
clock_en => dq1[13].ENA
clock_en => dq1[14].ENA
clock_en => dq1[15].ENA
clock_en => dq1[16].ENA
clock_en => dq1[17].ENA
clock_en => dq1[18].ENA
clock_en => dq1[19].ENA
clock_en => dq1[20].ENA
clock_en => dq1[21].ENA
clock_en => dq1[22].ENA
clock_en => dq1[23].ENA
clock_en => dq1[24].ENA
clock_en => dq1[25].ENA
clock_en => dq1[26].ENA
clock_en => dq1[27].ENA
clock_en => dq1[28].ENA
clock_en => dq1[29].ENA
clock_en => dq1[30].ENA
clock_en => dq1[31].ENA
clock_en => dq1[32].ENA
clock_en => dq1[33].ENA
clock_en => dq1[34].ENA
clock_en => dq1[35].ENA
clock_en => dq1[36].ENA
clock_en => dq1[37].ENA
clock_en => dq1[38].ENA
clock_en => dq1[39].ENA
clock_en => dq1[40].ENA
clock_en => dq1[41].ENA
clock_en => dq1[42].ENA
clock_en => dq1[43].ENA
clock_en => dq1[44].ENA
clock_en => dq1[45].ENA
clock_en => dq1[46].ENA
clock_en => dq1[47].ENA
clock_en => dq1[48].ENA
clock_en => dq1[49].ENA
clock_en => dq1[50].ENA
clock_en => dq0[0].ENA
clock_en => dq0[1].ENA
clock_en => dq0[2].ENA
clock_en => dq0[3].ENA
clock_en => dq0[4].ENA
clock_en => dq0[5].ENA
clock_en => dq0[6].ENA
clock_en => dq0[7].ENA
clock_en => dq0[8].ENA
clock_en => dq0[9].ENA
clock_en => dq0[10].ENA
clock_en => dq0[11].ENA
clock_en => dq0[12].ENA
clock_en => dq0[13].ENA
clock_en => dq0[14].ENA
clock_en => dq0[15].ENA
clock_en => dq0[16].ENA
clock_en => dq0[17].ENA
clock_en => dq0[18].ENA
clock_en => dq0[19].ENA
clock_en => dq0[20].ENA
clock_en => dq0[21].ENA
clock_en => dq0[22].ENA
clock_en => dq0[23].ENA
clock_en => dq0[24].ENA
clock_en => dq0[25].ENA
clock_en => dq0[26].ENA
clock_en => dq0[27].ENA
clock_en => dq0[28].ENA
clock_en => dq0[29].ENA
clock_en => dq0[30].ENA
clock_en => dq0[31].ENA
clock_en => dq0[32].ENA
clock_en => dq0[33].ENA
clock_en => dq0[34].ENA
clock_en => dq0[35].ENA
clock_en => dq0[36].ENA
clock_en => dq0[37].ENA
clock_en => dq0[38].ENA
clock_en => dq0[39].ENA
clock_en => dq0[40].ENA
clock_en => dq0[41].ENA
clock_en => dq0[42].ENA
clock_en => dq0[43].ENA
clock_en => dq0[44].ENA
clock_en => dq0[45].ENA
clock_en => dq0[46].ENA
clock_en => dq0[47].ENA
clock_en => dq0[48].ENA
clock_en => dq0[49].ENA
clock_en => dq0[50].ENA
clock_en => q5[0].ENA
clock_en => q5[1].ENA
clock_en => q5[2].ENA
clock_en => q5[3].ENA
clock_en => q5[4].ENA
clock_en => q5[5].ENA
clock_en => q5[6].ENA
clock_en => q5[7].ENA
clock_en => q5[8].ENA
clock_en => q5[9].ENA
clock_en => q5[10].ENA
clock_en => q5[11].ENA
clock_en => q5[12].ENA
clock_en => q5[13].ENA
clock_en => q5[14].ENA
clock_en => q5[15].ENA
clock_en => q5[16].ENA
clock_en => q5[17].ENA
clock_en => q5[18].ENA
clock_en => q5[19].ENA
clock_en => q5[20].ENA
clock_en => q5[21].ENA
clock_en => q5[22].ENA
clock_en => q5[23].ENA
clock_en => q5[24].ENA
clock_en => q5[25].ENA
clock_en => q5[26].ENA
clock_en => q5[27].ENA
clock_en => q5[28].ENA
clock_en => q5[29].ENA
clock_en => q5[30].ENA
clock_en => q5[31].ENA
clock_en => q5[32].ENA
clock_en => q5[33].ENA
clock_en => q5[34].ENA
clock_en => q5[35].ENA
clock_en => q5[36].ENA
clock_en => q5[37].ENA
clock_en => q5[38].ENA
clock_en => q5[39].ENA
clock_en => q5[40].ENA
clock_en => q5[41].ENA
clock_en => q5[42].ENA
clock_en => q5[43].ENA
clock_en => q5[44].ENA
clock_en => q5[45].ENA
clock_en => q5[46].ENA
clock_en => q5[47].ENA
clock_en => q5[48].ENA
clock_en => q5[49].ENA
clock_en => q5[50].ENA
clock_en => q4[0].ENA
clock_en => q4[1].ENA
clock_en => q4[2].ENA
clock_en => q4[3].ENA
clock_en => q4[4].ENA
clock_en => q4[5].ENA
clock_en => q4[6].ENA
clock_en => q4[7].ENA
clock_en => q4[8].ENA
clock_en => q4[9].ENA
clock_en => q4[10].ENA
clock_en => q4[11].ENA
clock_en => q4[12].ENA
clock_en => q4[13].ENA
clock_en => q4[14].ENA
clock_en => q4[15].ENA
clock_en => q4[16].ENA
clock_en => q4[17].ENA
clock_en => q4[18].ENA
clock_en => q4[19].ENA
clock_en => q4[20].ENA
clock_en => q4[21].ENA
clock_en => q4[22].ENA
clock_en => q4[23].ENA
clock_en => q4[24].ENA
clock_en => q4[25].ENA
clock_en => q4[26].ENA
clock_en => q4[27].ENA
clock_en => q4[28].ENA
clock_en => q4[29].ENA
clock_en => q4[30].ENA
clock_en => q4[31].ENA
clock_en => q4[32].ENA
clock_en => q4[33].ENA
clock_en => q4[34].ENA
clock_en => q4[35].ENA
clock_en => q4[36].ENA
clock_en => q4[37].ENA
clock_en => q4[38].ENA
clock_en => q4[39].ENA
clock_en => q4[40].ENA
clock_en => q4[41].ENA
clock_en => q4[42].ENA
clock_en => q4[43].ENA
clock_en => q4[44].ENA
clock_en => q4[45].ENA
clock_en => q4[46].ENA
clock_en => q4[47].ENA
clock_en => q4[48].ENA
clock_en => q4[49].ENA
clock_en => q4[50].ENA
clock_en => q3[0].ENA
clock_en => q3[1].ENA
clock_en => q3[2].ENA
clock_en => q3[3].ENA
clock_en => q3[4].ENA
clock_en => q3[5].ENA
clock_en => q3[6].ENA
clock_en => q3[7].ENA
clock_en => q3[8].ENA
clock_en => q3[9].ENA
clock_en => q3[10].ENA
clock_en => q3[11].ENA
clock_en => q3[12].ENA
clock_en => q3[13].ENA
clock_en => q3[14].ENA
clock_en => q3[15].ENA
clock_en => q3[16].ENA
clock_en => q3[17].ENA
clock_en => q3[18].ENA
clock_en => q3[19].ENA
clock_en => q3[20].ENA
clock_en => q3[21].ENA
clock_en => q3[22].ENA
clock_en => q3[23].ENA
clock_en => q3[24].ENA
clock_en => q3[25].ENA
clock_en => q3[26].ENA
clock_en => q3[27].ENA
clock_en => q3[28].ENA
clock_en => q3[29].ENA
clock_en => q3[30].ENA
clock_en => q3[31].ENA
clock_en => q3[32].ENA
clock_en => q3[33].ENA
clock_en => q3[34].ENA
clock_en => q3[35].ENA
clock_en => q3[36].ENA
clock_en => q3[37].ENA
clock_en => q3[38].ENA
clock_en => q3[39].ENA
clock_en => q3[40].ENA
clock_en => q3[41].ENA
clock_en => q3[42].ENA
clock_en => q3[43].ENA
clock_en => q3[44].ENA
clock_en => q3[45].ENA
clock_en => q3[46].ENA
clock_en => q3[47].ENA
clock_en => q3[48].ENA
clock_en => q3[49].ENA
clock_en => q3[50].ENA
clock_en => q2[0].ENA
clock_en => q2[1].ENA
clock_en => q2[2].ENA
clock_en => q2[3].ENA
clock_en => q2[4].ENA
clock_en => q2[5].ENA
clock_en => q2[6].ENA
clock_en => q2[7].ENA
clock_en => q2[8].ENA
clock_en => q2[9].ENA
clock_en => q2[10].ENA
clock_en => q2[11].ENA
clock_en => q2[12].ENA
clock_en => q2[13].ENA
clock_en => q2[14].ENA
clock_en => q2[15].ENA
clock_en => q2[16].ENA
clock_en => q2[17].ENA
clock_en => q2[18].ENA
clock_en => q2[19].ENA
clock_en => q2[20].ENA
clock_en => q2[21].ENA
clock_en => q2[22].ENA
clock_en => q2[23].ENA
clock_en => q2[24].ENA
clock_en => q2[25].ENA
clock_en => q2[26].ENA
clock_en => q2[27].ENA
clock_en => q2[28].ENA
clock_en => q2[29].ENA
clock_en => q2[30].ENA
clock_en => q2[31].ENA
clock_en => q2[32].ENA
clock_en => q2[33].ENA
clock_en => q2[34].ENA
clock_en => q2[35].ENA
clock_en => q2[36].ENA
clock_en => q2[37].ENA
clock_en => q2[38].ENA
clock_en => q2[39].ENA
clock_en => q2[40].ENA
clock_en => q2[41].ENA
clock_en => q2[42].ENA
clock_en => q2[43].ENA
clock_en => q2[44].ENA
clock_en => q2[45].ENA
clock_en => q2[46].ENA
clock_en => q2[47].ENA
clock_en => q2[48].ENA
clock_en => q2[49].ENA
clock_en => q2[50].ENA
clock_en => q1[0].ENA
clock_en => q1[1].ENA
clock_en => q1[2].ENA
clock_en => q1[3].ENA
clock_en => q1[4].ENA
clock_en => q1[5].ENA
clock_en => q1[6].ENA
clock_en => q1[7].ENA
clock_en => q1[8].ENA
clock_en => q1[9].ENA
clock_en => q1[10].ENA
clock_en => q1[11].ENA
clock_en => q1[12].ENA
clock_en => q1[13].ENA
clock_en => q1[14].ENA
clock_en => q1[15].ENA
clock_en => q1[16].ENA
clock_en => q1[17].ENA
clock_en => q1[18].ENA
clock_en => q1[19].ENA
clock_en => q1[20].ENA
clock_en => q1[21].ENA
clock_en => q1[22].ENA
clock_en => q1[23].ENA
clock_en => q1[24].ENA
clock_en => q1[25].ENA
clock_en => q1[26].ENA
clock_en => q1[27].ENA
clock_en => q1[28].ENA
clock_en => q1[29].ENA
clock_en => q1[30].ENA
clock_en => q1[31].ENA
clock_en => q1[32].ENA
clock_en => q1[33].ENA
clock_en => q1[34].ENA
clock_en => q1[35].ENA
clock_en => q1[36].ENA
clock_en => q1[37].ENA
clock_en => q1[38].ENA
clock_en => q1[39].ENA
clock_en => q1[40].ENA
clock_en => q1[41].ENA
clock_en => q1[42].ENA
clock_en => q1[43].ENA
clock_en => q1[44].ENA
clock_en => q1[45].ENA
clock_en => q1[46].ENA
clock_en => q1[47].ENA
clock_en => q1[48].ENA
clock_en => q1[49].ENA
clock_en => q1[50].ENA
clock_en => dx4[0].ENA
clock_en => dx4[1].ENA
clock_en => dx4[2].ENA
clock_en => dx4[3].ENA
clock_en => dx4[4].ENA
clock_en => dx4[5].ENA
clock_en => dx4[6].ENA
clock_en => dx4[7].ENA
clock_en => dx4[8].ENA
clock_en => dx4[9].ENA
clock_en => dx4[10].ENA
clock_en => dx4[11].ENA
clock_en => dx4[12].ENA
clock_en => dx4[13].ENA
clock_en => dx4[14].ENA
clock_en => dx4[15].ENA
clock_en => dx4[16].ENA
clock_en => dx4[17].ENA
clock_en => dx4[18].ENA
clock_en => dx4[19].ENA
clock_en => dx4[20].ENA
clock_en => dx4[21].ENA
clock_en => dx4[22].ENA
clock_en => dx4[23].ENA
clock_en => dx4[24].ENA
clock_en => dx4[25].ENA
clock_en => dx4[26].ENA
clock_en => dx4[27].ENA
clock_en => dx4[28].ENA
clock_en => dx4[29].ENA
clock_en => dx4[30].ENA
clock_en => dx4[31].ENA
clock_en => dx4[32].ENA
clock_en => dx4[33].ENA
clock_en => dx4[34].ENA
clock_en => dx4[35].ENA
clock_en => dx4[36].ENA
clock_en => dx4[37].ENA
clock_en => dx4[38].ENA
clock_en => dx4[39].ENA
clock_en => dx4[40].ENA
clock_en => dx4[41].ENA
clock_en => dx4[42].ENA
clock_en => dx4[43].ENA
clock_en => dx4[44].ENA
clock_en => dx4[45].ENA
clock_en => dx4[46].ENA
clock_en => dx4[47].ENA
clock_en => dx4[48].ENA
clock_en => dx4[49].ENA
clock_en => dx4[50].ENA
clock_en => dx3[0].ENA
clock_en => dx3[1].ENA
clock_en => dx3[2].ENA
clock_en => dx3[3].ENA
clock_en => dx3[4].ENA
clock_en => dx3[5].ENA
clock_en => dx3[6].ENA
clock_en => dx3[7].ENA
clock_en => dx3[8].ENA
clock_en => dx3[9].ENA
clock_en => dx3[10].ENA
clock_en => dx3[11].ENA
clock_en => dx3[12].ENA
clock_en => dx3[13].ENA
clock_en => dx3[14].ENA
clock_en => dx3[15].ENA
clock_en => dx3[16].ENA
clock_en => dx3[17].ENA
clock_en => dx3[18].ENA
clock_en => dx3[19].ENA
clock_en => dx3[20].ENA
clock_en => dx3[21].ENA
clock_en => dx3[22].ENA
clock_en => dx3[23].ENA
clock_en => dx3[24].ENA
clock_en => dx3[25].ENA
clock_en => dx3[26].ENA
clock_en => dx3[27].ENA
clock_en => dx3[28].ENA
clock_en => dx3[29].ENA
clock_en => dx3[30].ENA
clock_en => dx3[31].ENA
clock_en => dx3[32].ENA
clock_en => dx3[33].ENA
clock_en => dx3[34].ENA
clock_en => dx3[35].ENA
clock_en => dx3[36].ENA
clock_en => dx3[37].ENA
clock_en => dx3[38].ENA
clock_en => dx3[39].ENA
clock_en => dx3[40].ENA
clock_en => dx3[41].ENA
clock_en => dx3[42].ENA
clock_en => dx3[43].ENA
clock_en => dx3[44].ENA
clock_en => dx3[45].ENA
clock_en => dx3[46].ENA
clock_en => dx3[47].ENA
clock_en => dx3[48].ENA
clock_en => dx3[49].ENA
clock_en => dx3[50].ENA
clock_en => dx2[0].ENA
clock_en => dx2[1].ENA
clock_en => dx2[2].ENA
clock_en => dx2[3].ENA
clock_en => dx2[4].ENA
clock_en => dx2[5].ENA
clock_en => dx2[6].ENA
clock_en => dx2[7].ENA
clock_en => dx2[8].ENA
clock_en => dx2[9].ENA
clock_en => dx2[10].ENA
clock_en => dx2[11].ENA
clock_en => dx2[12].ENA
clock_en => dx2[13].ENA
clock_en => dx2[14].ENA
clock_en => dx2[15].ENA
clock_en => dx2[16].ENA
clock_en => dx2[17].ENA
clock_en => dx2[18].ENA
clock_en => dx2[19].ENA
clock_en => dx2[20].ENA
clock_en => dx2[21].ENA
clock_en => dx2[22].ENA
clock_en => dx2[23].ENA
clock_en => dx2[24].ENA
clock_en => dx2[25].ENA
clock_en => dx2[26].ENA
clock_en => dx2[27].ENA
clock_en => dx2[28].ENA
clock_en => dx2[29].ENA
clock_en => dx2[30].ENA
clock_en => dx2[31].ENA
clock_en => dx2[32].ENA
clock_en => dx2[33].ENA
clock_en => dx2[34].ENA
clock_en => dx2[35].ENA
clock_en => dx2[36].ENA
clock_en => dx2[37].ENA
clock_en => dx2[38].ENA
clock_en => dx2[39].ENA
clock_en => dx2[40].ENA
clock_en => dx2[41].ENA
clock_en => dx2[42].ENA
clock_en => dx2[43].ENA
clock_en => dx2[44].ENA
clock_en => dx2[45].ENA
clock_en => dx2[46].ENA
clock_en => dx2[47].ENA
clock_en => dx2[48].ENA
clock_en => dx2[49].ENA
clock_en => dx2[50].ENA
clock_en => dx1[0].ENA
clock_en => dx1[1].ENA
clock_en => dx1[2].ENA
clock_en => dx1[3].ENA
clock_en => dx1[4].ENA
clock_en => dx1[5].ENA
clock_en => dx1[6].ENA
clock_en => dx1[7].ENA
clock_en => dx1[8].ENA
clock_en => dx1[9].ENA
clock_en => dx1[10].ENA
clock_en => dx1[11].ENA
clock_en => dx1[12].ENA
clock_en => dx1[13].ENA
clock_en => dx1[14].ENA
clock_en => dx1[15].ENA
clock_en => dx1[16].ENA
clock_en => dx1[17].ENA
clock_en => dx1[18].ENA
clock_en => dx1[19].ENA
clock_en => dx1[20].ENA
clock_en => dx1[21].ENA
clock_en => dx1[22].ENA
clock_en => dx1[23].ENA
clock_en => dx1[24].ENA
clock_en => dx1[25].ENA
clock_en => dx1[26].ENA
clock_en => dx1[27].ENA
clock_en => dx1[28].ENA
clock_en => dx1[29].ENA
clock_en => dx1[30].ENA
clock_en => dx1[31].ENA
clock_en => dx1[32].ENA
clock_en => dx1[33].ENA
clock_en => dx1[34].ENA
clock_en => dx1[35].ENA
clock_en => dx1[36].ENA
clock_en => dx1[37].ENA
clock_en => dx1[38].ENA
clock_en => dx1[39].ENA
clock_en => dx1[40].ENA
clock_en => dx1[41].ENA
clock_en => dx1[42].ENA
clock_en => dx1[43].ENA
clock_en => dx1[44].ENA
clock_en => dx1[45].ENA
clock_en => dx1[46].ENA
clock_en => dx1[47].ENA
clock_en => dx1[48].ENA
clock_en => dx1[49].ENA
clock_en => dx1[50].ENA
clock_en => dx0[0].ENA
clock_en => dx0[1].ENA
clock_en => dx0[2].ENA
clock_en => dx0[3].ENA
clock_en => dx0[4].ENA
clock_en => dx0[5].ENA
clock_en => dx0[6].ENA
clock_en => dx0[7].ENA
clock_en => dx0[8].ENA
clock_en => dx0[9].ENA
clock_en => dx0[10].ENA
clock_en => dx0[11].ENA
clock_en => dx0[12].ENA
clock_en => dx0[13].ENA
clock_en => dx0[14].ENA
clock_en => dx0[15].ENA
clock_en => dx0[16].ENA
clock_en => dx0[17].ENA
clock_en => dx0[18].ENA
clock_en => dx0[19].ENA
clock_en => dx0[20].ENA
clock_en => dx0[21].ENA
clock_en => dx0[22].ENA
clock_en => dx0[23].ENA
clock_en => dx0[24].ENA
clock_en => dx0[25].ENA
clock_en => dx0[26].ENA
clock_en => dx0[27].ENA
clock_en => dx0[28].ENA
clock_en => dx0[29].ENA
clock_en => dx0[30].ENA
clock_en => dx0[31].ENA
clock_en => dx0[32].ENA
clock_en => dx0[33].ENA
clock_en => dx0[34].ENA
clock_en => dx0[35].ENA
clock_en => dx0[36].ENA
clock_en => dx0[37].ENA
clock_en => dx0[38].ENA
clock_en => dx0[39].ENA
clock_en => dx0[40].ENA
clock_en => dx0[41].ENA
clock_en => dx0[42].ENA
clock_en => dx0[43].ENA
clock_en => dx0[44].ENA
clock_en => dx0[45].ENA
clock_en => dx0[46].ENA
clock_en => dx0[47].ENA
clock_en => dx0[48].ENA
clock_en => dx0[49].ENA
clock_en => dx0[50].ENA
clock_en => x5[0].ENA
clock_en => x5[1].ENA
clock_en => x5[2].ENA
clock_en => x5[3].ENA
clock_en => x5[4].ENA
clock_en => x5[5].ENA
clock_en => x5[6].ENA
clock_en => x5[7].ENA
clock_en => x5[8].ENA
clock_en => x5[9].ENA
clock_en => x5[10].ENA
clock_en => x5[11].ENA
clock_en => x5[12].ENA
clock_en => x5[13].ENA
clock_en => x5[14].ENA
clock_en => x5[15].ENA
clock_en => x5[16].ENA
clock_en => x5[17].ENA
clock_en => x5[18].ENA
clock_en => x5[19].ENA
clock_en => x5[20].ENA
clock_en => x5[21].ENA
clock_en => x5[22].ENA
clock_en => x5[23].ENA
clock_en => x5[24].ENA
clock_en => x5[25].ENA
clock_en => x5[26].ENA
clock_en => x5[27].ENA
clock_en => x5[28].ENA
clock_en => x5[29].ENA
clock_en => x5[30].ENA
clock_en => x5[31].ENA
clock_en => x5[32].ENA
clock_en => x5[33].ENA
clock_en => x5[34].ENA
clock_en => x5[35].ENA
clock_en => x5[36].ENA
clock_en => x5[37].ENA
clock_en => x5[38].ENA
clock_en => x5[39].ENA
clock_en => x5[40].ENA
clock_en => x5[41].ENA
clock_en => x5[42].ENA
clock_en => x5[43].ENA
clock_en => x5[44].ENA
clock_en => x5[45].ENA
clock_en => x5[46].ENA
clock_en => x5[47].ENA
clock_en => x5[48].ENA
clock_en => x5[49].ENA
clock_en => x5[50].ENA
clock_en => x4[0].ENA
clock_en => x4[1].ENA
clock_en => x4[2].ENA
clock_en => x4[3].ENA
clock_en => x4[4].ENA
clock_en => x4[5].ENA
clock_en => x4[6].ENA
clock_en => x4[7].ENA
clock_en => x4[8].ENA
clock_en => x4[9].ENA
clock_en => x4[10].ENA
clock_en => x4[11].ENA
clock_en => x4[12].ENA
clock_en => x4[13].ENA
clock_en => x4[14].ENA
clock_en => x4[15].ENA
clock_en => x4[16].ENA
clock_en => x4[17].ENA
clock_en => x4[18].ENA
clock_en => x4[19].ENA
clock_en => x4[20].ENA
clock_en => x4[21].ENA
clock_en => x4[22].ENA
clock_en => x4[23].ENA
clock_en => x4[24].ENA
clock_en => x4[25].ENA
clock_en => x4[26].ENA
clock_en => x4[27].ENA
clock_en => x4[28].ENA
clock_en => x4[29].ENA
clock_en => x4[30].ENA
clock_en => x4[31].ENA
clock_en => x4[32].ENA
clock_en => x4[33].ENA
clock_en => x4[34].ENA
clock_en => x4[35].ENA
clock_en => x4[36].ENA
clock_en => x4[37].ENA
clock_en => x4[38].ENA
clock_en => x4[39].ENA
clock_en => x4[40].ENA
clock_en => x4[41].ENA
clock_en => x4[42].ENA
clock_en => x4[43].ENA
clock_en => x4[44].ENA
clock_en => x4[45].ENA
clock_en => x4[46].ENA
clock_en => x4[47].ENA
clock_en => x4[48].ENA
clock_en => x4[49].ENA
clock_en => x4[50].ENA
clock_en => x3[0].ENA
clock_en => x3[1].ENA
clock_en => x3[2].ENA
clock_en => x3[3].ENA
clock_en => x3[4].ENA
clock_en => x3[5].ENA
clock_en => x3[6].ENA
clock_en => x3[7].ENA
clock_en => x3[8].ENA
clock_en => x3[9].ENA
clock_en => x3[10].ENA
clock_en => x3[11].ENA
clock_en => x3[12].ENA
clock_en => x3[13].ENA
clock_en => x3[14].ENA
clock_en => x3[15].ENA
clock_en => x3[16].ENA
clock_en => x3[17].ENA
clock_en => x3[18].ENA
clock_en => x3[19].ENA
clock_en => x3[20].ENA
clock_en => x3[21].ENA
clock_en => x3[22].ENA
clock_en => x3[23].ENA
clock_en => x3[24].ENA
clock_en => x3[25].ENA
clock_en => x3[26].ENA
clock_en => x3[27].ENA
clock_en => x3[28].ENA
clock_en => x3[29].ENA
clock_en => x3[30].ENA
clock_en => x3[31].ENA
clock_en => x3[32].ENA
clock_en => x3[33].ENA
clock_en => x3[34].ENA
clock_en => x3[35].ENA
clock_en => x3[36].ENA
clock_en => x3[37].ENA
clock_en => x3[38].ENA
clock_en => x3[39].ENA
clock_en => x3[40].ENA
clock_en => x3[41].ENA
clock_en => x3[42].ENA
clock_en => x3[43].ENA
clock_en => x3[44].ENA
clock_en => x3[45].ENA
clock_en => x3[46].ENA
clock_en => x3[47].ENA
clock_en => x3[48].ENA
clock_en => x3[49].ENA
clock_en => x3[50].ENA
clock_en => x2[0].ENA
clock_en => x2[1].ENA
clock_en => x2[2].ENA
clock_en => x2[3].ENA
clock_en => x2[4].ENA
clock_en => x2[5].ENA
clock_en => x2[6].ENA
clock_en => x2[7].ENA
clock_en => x2[8].ENA
clock_en => x2[9].ENA
clock_en => x2[10].ENA
clock_en => x2[11].ENA
clock_en => x2[12].ENA
clock_en => x2[13].ENA
clock_en => x2[14].ENA
clock_en => x2[15].ENA
clock_en => x2[16].ENA
clock_en => x2[17].ENA
clock_en => x2[18].ENA
clock_en => x2[19].ENA
clock_en => x2[20].ENA
clock_en => x2[21].ENA
clock_en => x2[22].ENA
clock_en => x2[23].ENA
clock_en => x2[24].ENA
clock_en => x2[25].ENA
clock_en => x2[26].ENA
clock_en => x2[27].ENA
clock_en => x2[28].ENA
clock_en => x2[29].ENA
clock_en => x2[30].ENA
clock_en => x2[31].ENA
clock_en => x2[32].ENA
clock_en => x2[33].ENA
clock_en => x2[34].ENA
clock_en => x2[35].ENA
clock_en => x2[36].ENA
clock_en => x2[37].ENA
clock_en => x2[38].ENA
clock_en => x2[39].ENA
clock_en => x2[40].ENA
clock_en => x2[41].ENA
clock_en => x2[42].ENA
clock_en => x2[43].ENA
clock_en => x2[44].ENA
clock_en => x2[45].ENA
clock_en => x2[46].ENA
clock_en => x2[47].ENA
clock_en => x2[48].ENA
clock_en => x2[49].ENA
clock_en => x2[50].ENA
clock_en => x1[0].ENA
clock_en => x1[1].ENA
clock_en => x1[2].ENA
clock_en => x1[3].ENA
clock_en => x1[4].ENA
clock_en => x1[5].ENA
clock_en => x1[6].ENA
clock_en => x1[7].ENA
clock_en => x1[8].ENA
clock_en => x1[9].ENA
clock_en => x1[10].ENA
clock_en => x1[11].ENA
clock_en => x1[12].ENA
clock_en => x1[13].ENA
clock_en => x1[14].ENA
clock_en => x1[15].ENA
clock_en => x1[16].ENA
clock_en => x1[17].ENA
clock_en => x1[18].ENA
clock_en => x1[19].ENA
clock_en => x1[20].ENA
clock_en => x1[21].ENA
clock_en => x1[22].ENA
clock_en => x1[23].ENA
clock_en => x1[24].ENA
clock_en => x1[25].ENA
clock_en => x1[26].ENA
clock_en => x1[27].ENA
clock_en => x1[28].ENA
clock_en => x1[29].ENA
clock_en => x1[30].ENA
clock_en => x1[31].ENA
clock_en => x1[32].ENA
clock_en => x1[33].ENA
clock_en => x1[34].ENA
clock_en => x1[35].ENA
clock_en => x1[36].ENA
clock_en => x1[37].ENA
clock_en => x1[38].ENA
clock_en => x1[39].ENA
clock_en => x1[40].ENA
clock_en => x1[41].ENA
clock_en => x1[42].ENA
clock_en => x1[43].ENA
clock_en => x1[44].ENA
clock_en => x1[45].ENA
clock_en => x1[46].ENA
clock_en => x1[47].ENA
clock_en => x1[48].ENA
clock_en => x1[49].ENA
clock_en => x1[50].ENA
clock_en => q0[0].ENA
clock_en => q0[1].ENA
clock_en => q0[2].ENA
clock_en => q0[3].ENA
clock_en => q0[4].ENA
clock_en => q0[5].ENA
clock_en => q0[6].ENA
clock_en => q0[7].ENA
clock_en => q0[8].ENA
clock_en => q0[9].ENA
clock_en => q0[10].ENA
clock_en => q0[11].ENA
clock_en => q0[12].ENA
clock_en => q0[13].ENA
clock_en => q0[14].ENA
clock_en => q0[15].ENA
clock_en => q0[16].ENA
clock_en => q0[17].ENA
clock_en => q0[18].ENA
clock_en => q0[19].ENA
clock_en => q0[20].ENA
clock_en => q0[21].ENA
clock_en => q0[22].ENA
clock_en => q0[23].ENA
clock_en => q0[24].ENA
clock_en => q0[25].ENA
clock_en => q0[26].ENA
clock_en => q0[27].ENA
clock_en => q0[28].ENA
clock_en => q0[29].ENA
clock_en => q0[30].ENA
clock_en => q0[31].ENA
clock_en => q0[32].ENA
clock_en => q0[33].ENA
clock_en => q0[34].ENA
clock_en => q0[35].ENA
clock_en => q0[36].ENA
clock_en => q0[37].ENA
clock_en => q0[38].ENA
clock_en => q0[39].ENA
clock_en => q0[40].ENA
clock_en => q0[41].ENA
clock_en => q0[42].ENA
clock_en => q0[43].ENA
clock_en => q0[44].ENA
clock_en => q0[45].ENA
clock_en => q0[46].ENA
clock_en => q0[47].ENA
clock_en => q0[48].ENA
clock_en => q0[49].ENA
clock_en => q0[50].ENA
clock_en => x0[0].ENA
clock_en => x0[1].ENA
clock_en => x0[2].ENA
clock_en => x0[3].ENA
clock_en => x0[4].ENA
clock_en => x0[5].ENA
clock_en => x0[6].ENA
clock_en => x0[7].ENA
clock_en => x0[8].ENA
clock_en => x0[9].ENA
clock_en => x0[10].ENA
clock_en => x0[11].ENA
clock_en => x0[12].ENA
clock_en => x0[13].ENA
clock_en => x0[14].ENA
clock_en => x0[15].ENA
clock_en => x0[16].ENA
clock_en => x0[17].ENA
clock_en => x0[18].ENA
clock_en => x0[19].ENA
clock_en => x0[20].ENA
clock_en => x0[21].ENA
clock_en => x0[22].ENA
clock_en => x0[23].ENA
clock_en => x0[24].ENA
clock_en => x0[25].ENA
clock_en => x0[26].ENA
clock_en => x0[27].ENA
clock_en => x0[28].ENA
clock_en => x0[29].ENA
clock_en => x0[30].ENA
clock_en => x0[31].ENA
clock_en => x0[32].ENA
clock_en => x0[33].ENA
clock_en => x0[34].ENA
clock_en => x0[35].ENA
clock_en => x0[36].ENA
clock_en => x0[37].ENA
clock_en => x0[38].ENA
clock_en => x0[39].ENA
clock_en => x0[40].ENA
clock_en => x0[41].ENA
clock_en => x0[42].ENA
clock_en => x0[43].ENA
clock_en => x0[44].ENA
clock_en => x0[45].ENA
clock_en => x0[46].ENA
clock_en => x0[47].ENA
clock_en => x0[48].ENA
clock_en => x0[49].ENA
clock_en => x0[50].ENA
clock_en => counter[0].ENA
clock_en => counter[1].ENA
clock_en => counter[2].ENA
clock_en => counter[3].ENA
clock_en => counter[4].ENA
clock_en => counter[5].ENA
clock_en => counter[6].ENA
clock_en => counter[7].ENA
clock_en => counter[8].ENA
req <= req~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_real[0] => x0.DATAB
x_real[1] => x0.DATAB
x_real[2] => x0.DATAB
x_real[3] => x0.DATAB
x_real[4] => x0.DATAB
x_real[5] => x0.DATAB
x_real[6] => x0.DATAB
x_real[7] => x0.DATAB
x_real[8] => x0.DATAB
x_real[9] => x0.DATAB
x_real[10] => x0.DATAB
x_real[11] => x0.DATAB
x_real[12] => x0.DATAB
x_real[13] => x0.DATAB
x_real[14] => x0.DATAB
x_real[15] => x0.DATAB
x_real[16] => x0.DATAB
x_real[17] => x0.DATAB
x_real[18] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_imag[0] => q0.DATAB
x_imag[1] => q0.DATAB
x_imag[2] => q0.DATAB
x_imag[3] => q0.DATAB
x_imag[4] => q0.DATAB
x_imag[5] => q0.DATAB
x_imag[6] => q0.DATAB
x_imag[7] => q0.DATAB
x_imag[8] => q0.DATAB
x_imag[9] => q0.DATAB
x_imag[10] => q0.DATAB
x_imag[11] => q0.DATAB
x_imag[12] => q0.DATAB
x_imag[13] => q0.DATAB
x_imag[14] => q0.DATAB
x_imag[15] => q0.DATAB
x_imag[16] => q0.DATAB
x_imag[17] => q0.DATAB
x_imag[18] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
y_real[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_real[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
y_imag[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|radioberry|transmitter:transmitter_inst|cpl_cordic:cordic_inst
clock => rounded_Q[0].CLK
clock => rounded_Q[1].CLK
clock => rounded_Q[2].CLK
clock => rounded_Q[3].CLK
clock => rounded_Q[4].CLK
clock => rounded_Q[5].CLK
clock => rounded_Q[6].CLK
clock => rounded_Q[7].CLK
clock => rounded_Q[8].CLK
clock => rounded_Q[9].CLK
clock => rounded_Q[10].CLK
clock => rounded_Q[11].CLK
clock => rounded_Q[12].CLK
clock => rounded_Q[13].CLK
clock => rounded_Q[14].CLK
clock => rounded_Q[15].CLK
clock => rounded_I[0].CLK
clock => rounded_I[1].CLK
clock => rounded_I[2].CLK
clock => rounded_I[3].CLK
clock => rounded_I[4].CLK
clock => rounded_I[5].CLK
clock => rounded_I[6].CLK
clock => rounded_I[7].CLK
clock => rounded_I[8].CLK
clock => rounded_I[9].CLK
clock => rounded_I[10].CLK
clock => rounded_I[11].CLK
clock => rounded_I[12].CLK
clock => rounded_I[13].CLK
clock => rounded_I[14].CLK
clock => rounded_I[15].CLK
clock => Y[18][6].CLK
clock => Y[18][7].CLK
clock => Y[18][8].CLK
clock => Y[18][9].CLK
clock => Y[18][10].CLK
clock => Y[18][11].CLK
clock => Y[18][12].CLK
clock => Y[18][13].CLK
clock => Y[18][14].CLK
clock => Y[18][15].CLK
clock => Y[18][16].CLK
clock => Y[18][17].CLK
clock => Y[18][18].CLK
clock => Y[18][19].CLK
clock => Y[18][20].CLK
clock => Y[18][21].CLK
clock => Y[18][22].CLK
clock => X[18][6].CLK
clock => X[18][7].CLK
clock => X[18][8].CLK
clock => X[18][9].CLK
clock => X[18][10].CLK
clock => X[18][11].CLK
clock => X[18][12].CLK
clock => X[18][13].CLK
clock => X[18][14].CLK
clock => X[18][15].CLK
clock => X[18][16].CLK
clock => X[18][17].CLK
clock => X[18][18].CLK
clock => X[18][19].CLK
clock => X[18][20].CLK
clock => X[18][21].CLK
clock => X[18][22].CLK
clock => Z[17][2].CLK
clock => Y[17][0].CLK
clock => Y[17][1].CLK
clock => Y[17][2].CLK
clock => Y[17][3].CLK
clock => Y[17][4].CLK
clock => Y[17][5].CLK
clock => Y[17][6].CLK
clock => Y[17][7].CLK
clock => Y[17][8].CLK
clock => Y[17][9].CLK
clock => Y[17][10].CLK
clock => Y[17][11].CLK
clock => Y[17][12].CLK
clock => Y[17][13].CLK
clock => Y[17][14].CLK
clock => Y[17][15].CLK
clock => Y[17][16].CLK
clock => Y[17][17].CLK
clock => Y[17][18].CLK
clock => Y[17][19].CLK
clock => Y[17][20].CLK
clock => Y[17][21].CLK
clock => Y[17][22].CLK
clock => X[17][0].CLK
clock => X[17][1].CLK
clock => X[17][2].CLK
clock => X[17][3].CLK
clock => X[17][4].CLK
clock => X[17][5].CLK
clock => X[17][6].CLK
clock => X[17][7].CLK
clock => X[17][8].CLK
clock => X[17][9].CLK
clock => X[17][10].CLK
clock => X[17][11].CLK
clock => X[17][12].CLK
clock => X[17][13].CLK
clock => X[17][14].CLK
clock => X[17][15].CLK
clock => X[17][16].CLK
clock => X[17][17].CLK
clock => X[17][18].CLK
clock => X[17][19].CLK
clock => X[17][20].CLK
clock => X[17][21].CLK
clock => X[17][22].CLK
clock => Z[16][0].CLK
clock => Z[16][1].CLK
clock => Z[16][2].CLK
clock => Z[16][3].CLK
clock => Y[16][0].CLK
clock => Y[16][1].CLK
clock => Y[16][2].CLK
clock => Y[16][3].CLK
clock => Y[16][4].CLK
clock => Y[16][5].CLK
clock => Y[16][6].CLK
clock => Y[16][7].CLK
clock => Y[16][8].CLK
clock => Y[16][9].CLK
clock => Y[16][10].CLK
clock => Y[16][11].CLK
clock => Y[16][12].CLK
clock => Y[16][13].CLK
clock => Y[16][14].CLK
clock => Y[16][15].CLK
clock => Y[16][16].CLK
clock => Y[16][17].CLK
clock => Y[16][18].CLK
clock => Y[16][19].CLK
clock => Y[16][20].CLK
clock => Y[16][21].CLK
clock => Y[16][22].CLK
clock => X[16][0].CLK
clock => X[16][1].CLK
clock => X[16][2].CLK
clock => X[16][3].CLK
clock => X[16][4].CLK
clock => X[16][5].CLK
clock => X[16][6].CLK
clock => X[16][7].CLK
clock => X[16][8].CLK
clock => X[16][9].CLK
clock => X[16][10].CLK
clock => X[16][11].CLK
clock => X[16][12].CLK
clock => X[16][13].CLK
clock => X[16][14].CLK
clock => X[16][15].CLK
clock => X[16][16].CLK
clock => X[16][17].CLK
clock => X[16][18].CLK
clock => X[16][19].CLK
clock => X[16][20].CLK
clock => X[16][21].CLK
clock => X[16][22].CLK
clock => Z[15][0].CLK
clock => Z[15][1].CLK
clock => Z[15][2].CLK
clock => Z[15][3].CLK
clock => Z[15][4].CLK
clock => Y[15][0].CLK
clock => Y[15][1].CLK
clock => Y[15][2].CLK
clock => Y[15][3].CLK
clock => Y[15][4].CLK
clock => Y[15][5].CLK
clock => Y[15][6].CLK
clock => Y[15][7].CLK
clock => Y[15][8].CLK
clock => Y[15][9].CLK
clock => Y[15][10].CLK
clock => Y[15][11].CLK
clock => Y[15][12].CLK
clock => Y[15][13].CLK
clock => Y[15][14].CLK
clock => Y[15][15].CLK
clock => Y[15][16].CLK
clock => Y[15][17].CLK
clock => Y[15][18].CLK
clock => Y[15][19].CLK
clock => Y[15][20].CLK
clock => Y[15][21].CLK
clock => Y[15][22].CLK
clock => X[15][0].CLK
clock => X[15][1].CLK
clock => X[15][2].CLK
clock => X[15][3].CLK
clock => X[15][4].CLK
clock => X[15][5].CLK
clock => X[15][6].CLK
clock => X[15][7].CLK
clock => X[15][8].CLK
clock => X[15][9].CLK
clock => X[15][10].CLK
clock => X[15][11].CLK
clock => X[15][12].CLK
clock => X[15][13].CLK
clock => X[15][14].CLK
clock => X[15][15].CLK
clock => X[15][16].CLK
clock => X[15][17].CLK
clock => X[15][18].CLK
clock => X[15][19].CLK
clock => X[15][20].CLK
clock => X[15][21].CLK
clock => X[15][22].CLK
clock => Z[14][0].CLK
clock => Z[14][1].CLK
clock => Z[14][2].CLK
clock => Z[14][3].CLK
clock => Z[14][4].CLK
clock => Z[14][5].CLK
clock => Y[14][0].CLK
clock => Y[14][1].CLK
clock => Y[14][2].CLK
clock => Y[14][3].CLK
clock => Y[14][4].CLK
clock => Y[14][5].CLK
clock => Y[14][6].CLK
clock => Y[14][7].CLK
clock => Y[14][8].CLK
clock => Y[14][9].CLK
clock => Y[14][10].CLK
clock => Y[14][11].CLK
clock => Y[14][12].CLK
clock => Y[14][13].CLK
clock => Y[14][14].CLK
clock => Y[14][15].CLK
clock => Y[14][16].CLK
clock => Y[14][17].CLK
clock => Y[14][18].CLK
clock => Y[14][19].CLK
clock => Y[14][20].CLK
clock => Y[14][21].CLK
clock => Y[14][22].CLK
clock => X[14][0].CLK
clock => X[14][1].CLK
clock => X[14][2].CLK
clock => X[14][3].CLK
clock => X[14][4].CLK
clock => X[14][5].CLK
clock => X[14][6].CLK
clock => X[14][7].CLK
clock => X[14][8].CLK
clock => X[14][9].CLK
clock => X[14][10].CLK
clock => X[14][11].CLK
clock => X[14][12].CLK
clock => X[14][13].CLK
clock => X[14][14].CLK
clock => X[14][15].CLK
clock => X[14][16].CLK
clock => X[14][17].CLK
clock => X[14][18].CLK
clock => X[14][19].CLK
clock => X[14][20].CLK
clock => X[14][21].CLK
clock => X[14][22].CLK
clock => Z[13][0].CLK
clock => Z[13][1].CLK
clock => Z[13][2].CLK
clock => Z[13][3].CLK
clock => Z[13][4].CLK
clock => Z[13][5].CLK
clock => Z[13][6].CLK
clock => Y[13][0].CLK
clock => Y[13][1].CLK
clock => Y[13][2].CLK
clock => Y[13][3].CLK
clock => Y[13][4].CLK
clock => Y[13][5].CLK
clock => Y[13][6].CLK
clock => Y[13][7].CLK
clock => Y[13][8].CLK
clock => Y[13][9].CLK
clock => Y[13][10].CLK
clock => Y[13][11].CLK
clock => Y[13][12].CLK
clock => Y[13][13].CLK
clock => Y[13][14].CLK
clock => Y[13][15].CLK
clock => Y[13][16].CLK
clock => Y[13][17].CLK
clock => Y[13][18].CLK
clock => Y[13][19].CLK
clock => Y[13][20].CLK
clock => Y[13][21].CLK
clock => Y[13][22].CLK
clock => X[13][0].CLK
clock => X[13][1].CLK
clock => X[13][2].CLK
clock => X[13][3].CLK
clock => X[13][4].CLK
clock => X[13][5].CLK
clock => X[13][6].CLK
clock => X[13][7].CLK
clock => X[13][8].CLK
clock => X[13][9].CLK
clock => X[13][10].CLK
clock => X[13][11].CLK
clock => X[13][12].CLK
clock => X[13][13].CLK
clock => X[13][14].CLK
clock => X[13][15].CLK
clock => X[13][16].CLK
clock => X[13][17].CLK
clock => X[13][18].CLK
clock => X[13][19].CLK
clock => X[13][20].CLK
clock => X[13][21].CLK
clock => X[13][22].CLK
clock => Z[12][0].CLK
clock => Z[12][1].CLK
clock => Z[12][2].CLK
clock => Z[12][3].CLK
clock => Z[12][4].CLK
clock => Z[12][5].CLK
clock => Z[12][6].CLK
clock => Z[12][7].CLK
clock => Y[12][0].CLK
clock => Y[12][1].CLK
clock => Y[12][2].CLK
clock => Y[12][3].CLK
clock => Y[12][4].CLK
clock => Y[12][5].CLK
clock => Y[12][6].CLK
clock => Y[12][7].CLK
clock => Y[12][8].CLK
clock => Y[12][9].CLK
clock => Y[12][10].CLK
clock => Y[12][11].CLK
clock => Y[12][12].CLK
clock => Y[12][13].CLK
clock => Y[12][14].CLK
clock => Y[12][15].CLK
clock => Y[12][16].CLK
clock => Y[12][17].CLK
clock => Y[12][18].CLK
clock => Y[12][19].CLK
clock => Y[12][20].CLK
clock => Y[12][21].CLK
clock => Y[12][22].CLK
clock => X[12][0].CLK
clock => X[12][1].CLK
clock => X[12][2].CLK
clock => X[12][3].CLK
clock => X[12][4].CLK
clock => X[12][5].CLK
clock => X[12][6].CLK
clock => X[12][7].CLK
clock => X[12][8].CLK
clock => X[12][9].CLK
clock => X[12][10].CLK
clock => X[12][11].CLK
clock => X[12][12].CLK
clock => X[12][13].CLK
clock => X[12][14].CLK
clock => X[12][15].CLK
clock => X[12][16].CLK
clock => X[12][17].CLK
clock => X[12][18].CLK
clock => X[12][19].CLK
clock => X[12][20].CLK
clock => X[12][21].CLK
clock => X[12][22].CLK
clock => Z[11][0].CLK
clock => Z[11][1].CLK
clock => Z[11][2].CLK
clock => Z[11][3].CLK
clock => Z[11][4].CLK
clock => Z[11][5].CLK
clock => Z[11][6].CLK
clock => Z[11][7].CLK
clock => Z[11][8].CLK
clock => Y[11][0].CLK
clock => Y[11][1].CLK
clock => Y[11][2].CLK
clock => Y[11][3].CLK
clock => Y[11][4].CLK
clock => Y[11][5].CLK
clock => Y[11][6].CLK
clock => Y[11][7].CLK
clock => Y[11][8].CLK
clock => Y[11][9].CLK
clock => Y[11][10].CLK
clock => Y[11][11].CLK
clock => Y[11][12].CLK
clock => Y[11][13].CLK
clock => Y[11][14].CLK
clock => Y[11][15].CLK
clock => Y[11][16].CLK
clock => Y[11][17].CLK
clock => Y[11][18].CLK
clock => Y[11][19].CLK
clock => Y[11][20].CLK
clock => Y[11][21].CLK
clock => Y[11][22].CLK
clock => X[11][0].CLK
clock => X[11][1].CLK
clock => X[11][2].CLK
clock => X[11][3].CLK
clock => X[11][4].CLK
clock => X[11][5].CLK
clock => X[11][6].CLK
clock => X[11][7].CLK
clock => X[11][8].CLK
clock => X[11][9].CLK
clock => X[11][10].CLK
clock => X[11][11].CLK
clock => X[11][12].CLK
clock => X[11][13].CLK
clock => X[11][14].CLK
clock => X[11][15].CLK
clock => X[11][16].CLK
clock => X[11][17].CLK
clock => X[11][18].CLK
clock => X[11][19].CLK
clock => X[11][20].CLK
clock => X[11][21].CLK
clock => X[11][22].CLK
clock => Z[10][0].CLK
clock => Z[10][1].CLK
clock => Z[10][2].CLK
clock => Z[10][3].CLK
clock => Z[10][4].CLK
clock => Z[10][5].CLK
clock => Z[10][6].CLK
clock => Z[10][7].CLK
clock => Z[10][8].CLK
clock => Z[10][9].CLK
clock => Y[10][0].CLK
clock => Y[10][1].CLK
clock => Y[10][2].CLK
clock => Y[10][3].CLK
clock => Y[10][4].CLK
clock => Y[10][5].CLK
clock => Y[10][6].CLK
clock => Y[10][7].CLK
clock => Y[10][8].CLK
clock => Y[10][9].CLK
clock => Y[10][10].CLK
clock => Y[10][11].CLK
clock => Y[10][12].CLK
clock => Y[10][13].CLK
clock => Y[10][14].CLK
clock => Y[10][15].CLK
clock => Y[10][16].CLK
clock => Y[10][17].CLK
clock => Y[10][18].CLK
clock => Y[10][19].CLK
clock => Y[10][20].CLK
clock => Y[10][21].CLK
clock => Y[10][22].CLK
clock => X[10][0].CLK
clock => X[10][1].CLK
clock => X[10][2].CLK
clock => X[10][3].CLK
clock => X[10][4].CLK
clock => X[10][5].CLK
clock => X[10][6].CLK
clock => X[10][7].CLK
clock => X[10][8].CLK
clock => X[10][9].CLK
clock => X[10][10].CLK
clock => X[10][11].CLK
clock => X[10][12].CLK
clock => X[10][13].CLK
clock => X[10][14].CLK
clock => X[10][15].CLK
clock => X[10][16].CLK
clock => X[10][17].CLK
clock => X[10][18].CLK
clock => X[10][19].CLK
clock => X[10][20].CLK
clock => X[10][21].CLK
clock => X[10][22].CLK
clock => Z[9][0].CLK
clock => Z[9][1].CLK
clock => Z[9][2].CLK
clock => Z[9][3].CLK
clock => Z[9][4].CLK
clock => Z[9][5].CLK
clock => Z[9][6].CLK
clock => Z[9][7].CLK
clock => Z[9][8].CLK
clock => Z[9][9].CLK
clock => Z[9][10].CLK
clock => Y[9][0].CLK
clock => Y[9][1].CLK
clock => Y[9][2].CLK
clock => Y[9][3].CLK
clock => Y[9][4].CLK
clock => Y[9][5].CLK
clock => Y[9][6].CLK
clock => Y[9][7].CLK
clock => Y[9][8].CLK
clock => Y[9][9].CLK
clock => Y[9][10].CLK
clock => Y[9][11].CLK
clock => Y[9][12].CLK
clock => Y[9][13].CLK
clock => Y[9][14].CLK
clock => Y[9][15].CLK
clock => Y[9][16].CLK
clock => Y[9][17].CLK
clock => Y[9][18].CLK
clock => Y[9][19].CLK
clock => Y[9][20].CLK
clock => Y[9][21].CLK
clock => Y[9][22].CLK
clock => X[9][0].CLK
clock => X[9][1].CLK
clock => X[9][2].CLK
clock => X[9][3].CLK
clock => X[9][4].CLK
clock => X[9][5].CLK
clock => X[9][6].CLK
clock => X[9][7].CLK
clock => X[9][8].CLK
clock => X[9][9].CLK
clock => X[9][10].CLK
clock => X[9][11].CLK
clock => X[9][12].CLK
clock => X[9][13].CLK
clock => X[9][14].CLK
clock => X[9][15].CLK
clock => X[9][16].CLK
clock => X[9][17].CLK
clock => X[9][18].CLK
clock => X[9][19].CLK
clock => X[9][20].CLK
clock => X[9][21].CLK
clock => X[9][22].CLK
clock => Z[8][0].CLK
clock => Z[8][1].CLK
clock => Z[8][2].CLK
clock => Z[8][3].CLK
clock => Z[8][4].CLK
clock => Z[8][5].CLK
clock => Z[8][6].CLK
clock => Z[8][7].CLK
clock => Z[8][8].CLK
clock => Z[8][9].CLK
clock => Z[8][10].CLK
clock => Z[8][11].CLK
clock => Y[8][0].CLK
clock => Y[8][1].CLK
clock => Y[8][2].CLK
clock => Y[8][3].CLK
clock => Y[8][4].CLK
clock => Y[8][5].CLK
clock => Y[8][6].CLK
clock => Y[8][7].CLK
clock => Y[8][8].CLK
clock => Y[8][9].CLK
clock => Y[8][10].CLK
clock => Y[8][11].CLK
clock => Y[8][12].CLK
clock => Y[8][13].CLK
clock => Y[8][14].CLK
clock => Y[8][15].CLK
clock => Y[8][16].CLK
clock => Y[8][17].CLK
clock => Y[8][18].CLK
clock => Y[8][19].CLK
clock => Y[8][20].CLK
clock => Y[8][21].CLK
clock => Y[8][22].CLK
clock => X[8][0].CLK
clock => X[8][1].CLK
clock => X[8][2].CLK
clock => X[8][3].CLK
clock => X[8][4].CLK
clock => X[8][5].CLK
clock => X[8][6].CLK
clock => X[8][7].CLK
clock => X[8][8].CLK
clock => X[8][9].CLK
clock => X[8][10].CLK
clock => X[8][11].CLK
clock => X[8][12].CLK
clock => X[8][13].CLK
clock => X[8][14].CLK
clock => X[8][15].CLK
clock => X[8][16].CLK
clock => X[8][17].CLK
clock => X[8][18].CLK
clock => X[8][19].CLK
clock => X[8][20].CLK
clock => X[8][21].CLK
clock => X[8][22].CLK
clock => Z[7][0].CLK
clock => Z[7][1].CLK
clock => Z[7][2].CLK
clock => Z[7][3].CLK
clock => Z[7][4].CLK
clock => Z[7][5].CLK
clock => Z[7][6].CLK
clock => Z[7][7].CLK
clock => Z[7][8].CLK
clock => Z[7][9].CLK
clock => Z[7][10].CLK
clock => Z[7][11].CLK
clock => Z[7][12].CLK
clock => Y[7][0].CLK
clock => Y[7][1].CLK
clock => Y[7][2].CLK
clock => Y[7][3].CLK
clock => Y[7][4].CLK
clock => Y[7][5].CLK
clock => Y[7][6].CLK
clock => Y[7][7].CLK
clock => Y[7][8].CLK
clock => Y[7][9].CLK
clock => Y[7][10].CLK
clock => Y[7][11].CLK
clock => Y[7][12].CLK
clock => Y[7][13].CLK
clock => Y[7][14].CLK
clock => Y[7][15].CLK
clock => Y[7][16].CLK
clock => Y[7][17].CLK
clock => Y[7][18].CLK
clock => Y[7][19].CLK
clock => Y[7][20].CLK
clock => Y[7][21].CLK
clock => Y[7][22].CLK
clock => X[7][0].CLK
clock => X[7][1].CLK
clock => X[7][2].CLK
clock => X[7][3].CLK
clock => X[7][4].CLK
clock => X[7][5].CLK
clock => X[7][6].CLK
clock => X[7][7].CLK
clock => X[7][8].CLK
clock => X[7][9].CLK
clock => X[7][10].CLK
clock => X[7][11].CLK
clock => X[7][12].CLK
clock => X[7][13].CLK
clock => X[7][14].CLK
clock => X[7][15].CLK
clock => X[7][16].CLK
clock => X[7][17].CLK
clock => X[7][18].CLK
clock => X[7][19].CLK
clock => X[7][20].CLK
clock => X[7][21].CLK
clock => X[7][22].CLK
clock => Z[6][0].CLK
clock => Z[6][1].CLK
clock => Z[6][2].CLK
clock => Z[6][3].CLK
clock => Z[6][4].CLK
clock => Z[6][5].CLK
clock => Z[6][6].CLK
clock => Z[6][7].CLK
clock => Z[6][8].CLK
clock => Z[6][9].CLK
clock => Z[6][10].CLK
clock => Z[6][11].CLK
clock => Z[6][12].CLK
clock => Z[6][13].CLK
clock => Y[6][0].CLK
clock => Y[6][1].CLK
clock => Y[6][2].CLK
clock => Y[6][3].CLK
clock => Y[6][4].CLK
clock => Y[6][5].CLK
clock => Y[6][6].CLK
clock => Y[6][7].CLK
clock => Y[6][8].CLK
clock => Y[6][9].CLK
clock => Y[6][10].CLK
clock => Y[6][11].CLK
clock => Y[6][12].CLK
clock => Y[6][13].CLK
clock => Y[6][14].CLK
clock => Y[6][15].CLK
clock => Y[6][16].CLK
clock => Y[6][17].CLK
clock => Y[6][18].CLK
clock => Y[6][19].CLK
clock => Y[6][20].CLK
clock => Y[6][21].CLK
clock => Y[6][22].CLK
clock => X[6][0].CLK
clock => X[6][1].CLK
clock => X[6][2].CLK
clock => X[6][3].CLK
clock => X[6][4].CLK
clock => X[6][5].CLK
clock => X[6][6].CLK
clock => X[6][7].CLK
clock => X[6][8].CLK
clock => X[6][9].CLK
clock => X[6][10].CLK
clock => X[6][11].CLK
clock => X[6][12].CLK
clock => X[6][13].CLK
clock => X[6][14].CLK
clock => X[6][15].CLK
clock => X[6][16].CLK
clock => X[6][17].CLK
clock => X[6][18].CLK
clock => X[6][19].CLK
clock => X[6][20].CLK
clock => X[6][21].CLK
clock => X[6][22].CLK
clock => Z[5][0].CLK
clock => Z[5][1].CLK
clock => Z[5][2].CLK
clock => Z[5][3].CLK
clock => Z[5][4].CLK
clock => Z[5][5].CLK
clock => Z[5][6].CLK
clock => Z[5][7].CLK
clock => Z[5][8].CLK
clock => Z[5][9].CLK
clock => Z[5][10].CLK
clock => Z[5][11].CLK
clock => Z[5][12].CLK
clock => Z[5][13].CLK
clock => Z[5][14].CLK
clock => Y[5][0].CLK
clock => Y[5][1].CLK
clock => Y[5][2].CLK
clock => Y[5][3].CLK
clock => Y[5][4].CLK
clock => Y[5][5].CLK
clock => Y[5][6].CLK
clock => Y[5][7].CLK
clock => Y[5][8].CLK
clock => Y[5][9].CLK
clock => Y[5][10].CLK
clock => Y[5][11].CLK
clock => Y[5][12].CLK
clock => Y[5][13].CLK
clock => Y[5][14].CLK
clock => Y[5][15].CLK
clock => Y[5][16].CLK
clock => Y[5][17].CLK
clock => Y[5][18].CLK
clock => Y[5][19].CLK
clock => Y[5][20].CLK
clock => Y[5][21].CLK
clock => Y[5][22].CLK
clock => X[5][0].CLK
clock => X[5][1].CLK
clock => X[5][2].CLK
clock => X[5][3].CLK
clock => X[5][4].CLK
clock => X[5][5].CLK
clock => X[5][6].CLK
clock => X[5][7].CLK
clock => X[5][8].CLK
clock => X[5][9].CLK
clock => X[5][10].CLK
clock => X[5][11].CLK
clock => X[5][12].CLK
clock => X[5][13].CLK
clock => X[5][14].CLK
clock => X[5][15].CLK
clock => X[5][16].CLK
clock => X[5][17].CLK
clock => X[5][18].CLK
clock => X[5][19].CLK
clock => X[5][20].CLK
clock => X[5][21].CLK
clock => X[5][22].CLK
clock => Z[4][0].CLK
clock => Z[4][1].CLK
clock => Z[4][2].CLK
clock => Z[4][3].CLK
clock => Z[4][4].CLK
clock => Z[4][5].CLK
clock => Z[4][6].CLK
clock => Z[4][7].CLK
clock => Z[4][8].CLK
clock => Z[4][9].CLK
clock => Z[4][10].CLK
clock => Z[4][11].CLK
clock => Z[4][12].CLK
clock => Z[4][13].CLK
clock => Z[4][14].CLK
clock => Z[4][15].CLK
clock => Y[4][0].CLK
clock => Y[4][1].CLK
clock => Y[4][2].CLK
clock => Y[4][3].CLK
clock => Y[4][4].CLK
clock => Y[4][5].CLK
clock => Y[4][6].CLK
clock => Y[4][7].CLK
clock => Y[4][8].CLK
clock => Y[4][9].CLK
clock => Y[4][10].CLK
clock => Y[4][11].CLK
clock => Y[4][12].CLK
clock => Y[4][13].CLK
clock => Y[4][14].CLK
clock => Y[4][15].CLK
clock => Y[4][16].CLK
clock => Y[4][17].CLK
clock => Y[4][18].CLK
clock => Y[4][19].CLK
clock => Y[4][20].CLK
clock => Y[4][21].CLK
clock => Y[4][22].CLK
clock => X[4][0].CLK
clock => X[4][1].CLK
clock => X[4][2].CLK
clock => X[4][3].CLK
clock => X[4][4].CLK
clock => X[4][5].CLK
clock => X[4][6].CLK
clock => X[4][7].CLK
clock => X[4][8].CLK
clock => X[4][9].CLK
clock => X[4][10].CLK
clock => X[4][11].CLK
clock => X[4][12].CLK
clock => X[4][13].CLK
clock => X[4][14].CLK
clock => X[4][15].CLK
clock => X[4][16].CLK
clock => X[4][17].CLK
clock => X[4][18].CLK
clock => X[4][19].CLK
clock => X[4][20].CLK
clock => X[4][21].CLK
clock => X[4][22].CLK
clock => Z[3][0].CLK
clock => Z[3][1].CLK
clock => Z[3][2].CLK
clock => Z[3][3].CLK
clock => Z[3][4].CLK
clock => Z[3][5].CLK
clock => Z[3][6].CLK
clock => Z[3][7].CLK
clock => Z[3][8].CLK
clock => Z[3][9].CLK
clock => Z[3][10].CLK
clock => Z[3][11].CLK
clock => Z[3][12].CLK
clock => Z[3][13].CLK
clock => Z[3][14].CLK
clock => Z[3][15].CLK
clock => Z[3][16].CLK
clock => Y[3][0].CLK
clock => Y[3][1].CLK
clock => Y[3][2].CLK
clock => Y[3][3].CLK
clock => Y[3][4].CLK
clock => Y[3][5].CLK
clock => Y[3][6].CLK
clock => Y[3][7].CLK
clock => Y[3][8].CLK
clock => Y[3][9].CLK
clock => Y[3][10].CLK
clock => Y[3][11].CLK
clock => Y[3][12].CLK
clock => Y[3][13].CLK
clock => Y[3][14].CLK
clock => Y[3][15].CLK
clock => Y[3][16].CLK
clock => Y[3][17].CLK
clock => Y[3][18].CLK
clock => Y[3][19].CLK
clock => Y[3][20].CLK
clock => Y[3][21].CLK
clock => Y[3][22].CLK
clock => X[3][0].CLK
clock => X[3][1].CLK
clock => X[3][2].CLK
clock => X[3][3].CLK
clock => X[3][4].CLK
clock => X[3][5].CLK
clock => X[3][6].CLK
clock => X[3][7].CLK
clock => X[3][8].CLK
clock => X[3][9].CLK
clock => X[3][10].CLK
clock => X[3][11].CLK
clock => X[3][12].CLK
clock => X[3][13].CLK
clock => X[3][14].CLK
clock => X[3][15].CLK
clock => X[3][16].CLK
clock => X[3][17].CLK
clock => X[3][18].CLK
clock => X[3][19].CLK
clock => X[3][20].CLK
clock => X[3][21].CLK
clock => X[3][22].CLK
clock => Z[2][0].CLK
clock => Z[2][1].CLK
clock => Z[2][2].CLK
clock => Z[2][3].CLK
clock => Z[2][4].CLK
clock => Z[2][5].CLK
clock => Z[2][6].CLK
clock => Z[2][7].CLK
clock => Z[2][8].CLK
clock => Z[2][9].CLK
clock => Z[2][10].CLK
clock => Z[2][11].CLK
clock => Z[2][12].CLK
clock => Z[2][13].CLK
clock => Z[2][14].CLK
clock => Z[2][15].CLK
clock => Z[2][16].CLK
clock => Z[2][17].CLK
clock => Y[2][0].CLK
clock => Y[2][1].CLK
clock => Y[2][2].CLK
clock => Y[2][3].CLK
clock => Y[2][4].CLK
clock => Y[2][5].CLK
clock => Y[2][6].CLK
clock => Y[2][7].CLK
clock => Y[2][8].CLK
clock => Y[2][9].CLK
clock => Y[2][10].CLK
clock => Y[2][11].CLK
clock => Y[2][12].CLK
clock => Y[2][13].CLK
clock => Y[2][14].CLK
clock => Y[2][15].CLK
clock => Y[2][16].CLK
clock => Y[2][17].CLK
clock => Y[2][18].CLK
clock => Y[2][19].CLK
clock => Y[2][20].CLK
clock => Y[2][21].CLK
clock => Y[2][22].CLK
clock => X[2][0].CLK
clock => X[2][1].CLK
clock => X[2][2].CLK
clock => X[2][3].CLK
clock => X[2][4].CLK
clock => X[2][5].CLK
clock => X[2][6].CLK
clock => X[2][7].CLK
clock => X[2][8].CLK
clock => X[2][9].CLK
clock => X[2][10].CLK
clock => X[2][11].CLK
clock => X[2][12].CLK
clock => X[2][13].CLK
clock => X[2][14].CLK
clock => X[2][15].CLK
clock => X[2][16].CLK
clock => X[2][17].CLK
clock => X[2][18].CLK
clock => X[2][19].CLK
clock => X[2][20].CLK
clock => X[2][21].CLK
clock => X[2][22].CLK
clock => Z[1][0].CLK
clock => Z[1][1].CLK
clock => Z[1][2].CLK
clock => Z[1][3].CLK
clock => Z[1][4].CLK
clock => Z[1][5].CLK
clock => Z[1][6].CLK
clock => Z[1][7].CLK
clock => Z[1][8].CLK
clock => Z[1][9].CLK
clock => Z[1][10].CLK
clock => Z[1][11].CLK
clock => Z[1][12].CLK
clock => Z[1][13].CLK
clock => Z[1][14].CLK
clock => Z[1][15].CLK
clock => Z[1][16].CLK
clock => Z[1][17].CLK
clock => Z[1][18].CLK
clock => Y[1][0].CLK
clock => Y[1][1].CLK
clock => Y[1][2].CLK
clock => Y[1][3].CLK
clock => Y[1][4].CLK
clock => Y[1][5].CLK
clock => Y[1][6].CLK
clock => Y[1][7].CLK
clock => Y[1][8].CLK
clock => Y[1][9].CLK
clock => Y[1][10].CLK
clock => Y[1][11].CLK
clock => Y[1][12].CLK
clock => Y[1][13].CLK
clock => Y[1][14].CLK
clock => Y[1][15].CLK
clock => Y[1][16].CLK
clock => Y[1][17].CLK
clock => Y[1][18].CLK
clock => Y[1][19].CLK
clock => Y[1][20].CLK
clock => Y[1][21].CLK
clock => Y[1][22].CLK
clock => X[1][0].CLK
clock => X[1][1].CLK
clock => X[1][2].CLK
clock => X[1][3].CLK
clock => X[1][4].CLK
clock => X[1][5].CLK
clock => X[1][6].CLK
clock => X[1][7].CLK
clock => X[1][8].CLK
clock => X[1][9].CLK
clock => X[1][10].CLK
clock => X[1][11].CLK
clock => X[1][12].CLK
clock => X[1][13].CLK
clock => X[1][14].CLK
clock => X[1][15].CLK
clock => X[1][16].CLK
clock => X[1][17].CLK
clock => X[1][18].CLK
clock => X[1][19].CLK
clock => X[1][20].CLK
clock => X[1][21].CLK
clock => X[1][22].CLK
clock => phase[0].CLK
clock => phase[1].CLK
clock => phase[2].CLK
clock => phase[3].CLK
clock => phase[4].CLK
clock => phase[5].CLK
clock => phase[6].CLK
clock => phase[7].CLK
clock => phase[8].CLK
clock => phase[9].CLK
clock => phase[10].CLK
clock => phase[11].CLK
clock => phase[12].CLK
clock => phase[13].CLK
clock => phase[14].CLK
clock => phase[15].CLK
clock => phase[16].CLK
clock => phase[17].CLK
clock => phase[18].CLK
clock => phase[19].CLK
clock => phase[20].CLK
clock => phase[21].CLK
clock => phase[22].CLK
clock => phase[23].CLK
clock => phase[24].CLK
clock => phase[25].CLK
clock => phase[26].CLK
clock => phase[27].CLK
clock => phase[28].CLK
clock => phase[29].CLK
clock => phase[30].CLK
clock => phase[31].CLK
clock => Z[0][0].CLK
clock => Z[0][1].CLK
clock => Z[0][2].CLK
clock => Z[0][3].CLK
clock => Z[0][4].CLK
clock => Z[0][5].CLK
clock => Z[0][6].CLK
clock => Z[0][7].CLK
clock => Z[0][8].CLK
clock => Z[0][9].CLK
clock => Z[0][10].CLK
clock => Z[0][11].CLK
clock => Z[0][12].CLK
clock => Z[0][13].CLK
clock => Z[0][14].CLK
clock => Z[0][15].CLK
clock => Z[0][16].CLK
clock => Z[0][17].CLK
clock => Z[0][18].CLK
clock => Z[0][19].CLK
clock => Y[0][0].CLK
clock => Y[0][1].CLK
clock => Y[0][2].CLK
clock => Y[0][3].CLK
clock => Y[0][4].CLK
clock => Y[0][5].CLK
clock => Y[0][6].CLK
clock => Y[0][7].CLK
clock => Y[0][8].CLK
clock => Y[0][9].CLK
clock => Y[0][10].CLK
clock => Y[0][11].CLK
clock => Y[0][12].CLK
clock => Y[0][13].CLK
clock => Y[0][14].CLK
clock => Y[0][15].CLK
clock => Y[0][16].CLK
clock => Y[0][17].CLK
clock => Y[0][18].CLK
clock => Y[0][19].CLK
clock => Y[0][20].CLK
clock => Y[0][21].CLK
clock => Y[0][22].CLK
clock => X[0][0].CLK
clock => X[0][1].CLK
clock => X[0][2].CLK
clock => X[0][3].CLK
clock => X[0][4].CLK
clock => X[0][5].CLK
clock => X[0][6].CLK
clock => X[0][7].CLK
clock => X[0][8].CLK
clock => X[0][9].CLK
clock => X[0][10].CLK
clock => X[0][11].CLK
clock => X[0][12].CLK
clock => X[0][13].CLK
clock => X[0][14].CLK
clock => X[0][15].CLK
clock => X[0][16].CLK
clock => X[0][17].CLK
clock => X[0][18].CLK
clock => X[0][19].CLK
clock => X[0][20].CLK
clock => X[0][21].CLK
clock => X[0][22].CLK
frequency[0] => Add5.IN32
frequency[1] => Add5.IN31
frequency[2] => Add5.IN30
frequency[3] => Add5.IN29
frequency[4] => Add5.IN28
frequency[5] => Add5.IN27
frequency[6] => Add5.IN26
frequency[7] => Add5.IN25
frequency[8] => Add5.IN24
frequency[9] => Add5.IN23
frequency[10] => Add5.IN22
frequency[11] => Add5.IN21
frequency[12] => Add5.IN20
frequency[13] => Add5.IN19
frequency[14] => Add5.IN18
frequency[15] => Add5.IN17
frequency[16] => Add5.IN16
frequency[17] => Add5.IN15
frequency[18] => Add5.IN14
frequency[19] => Add5.IN13
frequency[20] => Add5.IN12
frequency[21] => Add5.IN11
frequency[22] => Add5.IN10
frequency[23] => Add5.IN9
frequency[24] => Add5.IN8
frequency[25] => Add5.IN7
frequency[26] => Add5.IN6
frequency[27] => Add5.IN5
frequency[28] => Add5.IN4
frequency[29] => Add5.IN3
frequency[30] => Add5.IN2
frequency[31] => Add5.IN1
in_data_I[0] => Add0.IN28
in_data_I[0] => Add1.IN46
in_data_I[0] => Add3.IN24
in_data_I[1] => Add0.IN27
in_data_I[1] => Add1.IN45
in_data_I[1] => Add3.IN23
in_data_I[2] => Add0.IN26
in_data_I[2] => Add1.IN44
in_data_I[2] => Add3.IN22
in_data_I[3] => Add0.IN25
in_data_I[3] => Add1.IN43
in_data_I[3] => Add3.IN21
in_data_I[4] => Add0.IN24
in_data_I[4] => Add1.IN42
in_data_I[4] => Add3.IN20
in_data_I[5] => Add0.IN23
in_data_I[5] => Add1.IN41
in_data_I[5] => Add3.IN19
in_data_I[6] => Add0.IN22
in_data_I[6] => Add1.IN40
in_data_I[6] => Add3.IN18
in_data_I[7] => Add0.IN21
in_data_I[7] => Add1.IN39
in_data_I[7] => Add3.IN17
in_data_I[8] => Add0.IN20
in_data_I[8] => Add1.IN38
in_data_I[8] => Add3.IN16
in_data_I[9] => Add0.IN19
in_data_I[9] => Add1.IN37
in_data_I[9] => Add3.IN15
in_data_I[10] => Add0.IN18
in_data_I[10] => Add1.IN36
in_data_I[10] => Add3.IN14
in_data_I[11] => Add0.IN17
in_data_I[11] => Add1.IN35
in_data_I[11] => Add3.IN13
in_data_I[12] => Add0.IN16
in_data_I[12] => Add1.IN34
in_data_I[12] => Add3.IN12
in_data_I[13] => Add0.IN15
in_data_I[13] => Add1.IN33
in_data_I[13] => Add3.IN11
in_data_I[14] => Add0.IN14
in_data_I[14] => Add1.IN32
in_data_I[14] => Add3.IN10
in_data_I[15] => Add0.IN11
in_data_I[15] => Add1.IN29
in_data_I[15] => Add0.IN12
in_data_I[15] => Add1.IN30
in_data_I[15] => Add0.IN13
in_data_I[15] => Add1.IN31
in_data_I[15] => Add3.IN7
in_data_I[15] => Add3.IN8
in_data_I[15] => Add3.IN9
in_data_Q[0] => Add0.IN46
in_data_Q[0] => Add4.IN46
in_data_Q[0] => Add2.IN23
in_data_Q[0] => Add1.IN28
in_data_Q[1] => Add0.IN45
in_data_Q[1] => Add4.IN45
in_data_Q[1] => Add2.IN22
in_data_Q[1] => Add1.IN27
in_data_Q[2] => Add0.IN44
in_data_Q[2] => Add4.IN44
in_data_Q[2] => Add2.IN21
in_data_Q[2] => Add1.IN26
in_data_Q[3] => Add0.IN43
in_data_Q[3] => Add4.IN43
in_data_Q[3] => Add2.IN20
in_data_Q[3] => Add1.IN25
in_data_Q[4] => Add0.IN42
in_data_Q[4] => Add4.IN42
in_data_Q[4] => Add2.IN19
in_data_Q[4] => Add1.IN24
in_data_Q[5] => Add0.IN41
in_data_Q[5] => Add4.IN41
in_data_Q[5] => Add2.IN18
in_data_Q[5] => Add1.IN23
in_data_Q[6] => Add0.IN40
in_data_Q[6] => Add4.IN40
in_data_Q[6] => Add2.IN17
in_data_Q[6] => Add1.IN22
in_data_Q[7] => Add0.IN39
in_data_Q[7] => Add4.IN39
in_data_Q[7] => Add2.IN16
in_data_Q[7] => Add1.IN21
in_data_Q[8] => Add0.IN38
in_data_Q[8] => Add4.IN38
in_data_Q[8] => Add2.IN15
in_data_Q[8] => Add1.IN20
in_data_Q[9] => Add0.IN37
in_data_Q[9] => Add4.IN37
in_data_Q[9] => Add2.IN14
in_data_Q[9] => Add1.IN19
in_data_Q[10] => Add0.IN36
in_data_Q[10] => Add4.IN36
in_data_Q[10] => Add2.IN13
in_data_Q[10] => Add1.IN18
in_data_Q[11] => Add0.IN35
in_data_Q[11] => Add4.IN35
in_data_Q[11] => Add2.IN12
in_data_Q[11] => Add1.IN17
in_data_Q[12] => Add0.IN34
in_data_Q[12] => Add4.IN34
in_data_Q[12] => Add2.IN11
in_data_Q[12] => Add1.IN16
in_data_Q[13] => Add0.IN33
in_data_Q[13] => Add4.IN33
in_data_Q[13] => Add2.IN10
in_data_Q[13] => Add1.IN15
in_data_Q[14] => Add0.IN32
in_data_Q[14] => Add4.IN32
in_data_Q[14] => Add2.IN9
in_data_Q[14] => Add1.IN14
in_data_Q[15] => Add0.IN29
in_data_Q[15] => Add4.IN29
in_data_Q[15] => Add0.IN30
in_data_Q[15] => Add4.IN30
in_data_Q[15] => Add0.IN31
in_data_Q[15] => Add4.IN31
in_data_Q[15] => Add2.IN6
in_data_Q[15] => Add2.IN7
in_data_Q[15] => Add2.IN8
in_data_Q[15] => Add1.IN11
in_data_Q[15] => Add1.IN12
in_data_Q[15] => Add1.IN13
out_data_I[0] <= rounded_I[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[1] <= rounded_I[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[2] <= rounded_I[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[3] <= rounded_I[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[4] <= rounded_I[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[5] <= rounded_I[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[6] <= rounded_I[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[7] <= rounded_I[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[8] <= rounded_I[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[9] <= rounded_I[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[10] <= rounded_I[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[11] <= rounded_I[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[12] <= rounded_I[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[13] <= rounded_I[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[14] <= rounded_I[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[15] <= rounded_I[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[0] <= rounded_Q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[1] <= rounded_Q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[2] <= rounded_Q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[3] <= rounded_Q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[4] <= rounded_Q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[5] <= rounded_Q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[6] <= rounded_Q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[7] <= rounded_Q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[8] <= rounded_Q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[9] <= rounded_Q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[10] <= rounded_Q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[11] <= rounded_Q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[12] <= rounded_Q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[13] <= rounded_Q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[14] <= rounded_Q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[15] <= rounded_Q[15].DB_MAX_OUTPUT_PORT_TYPE


