static const ARMCPRegInfo v7mp_cp_reginfo[] = {<BR>&nbsp;&nbsp;&nbsp; /* 32 bit TLB invalidates, Inner Shareable */<BR>&nbsp;&nbsp;&nbsp; { .name = "TLBIALLIS", .cp = 15, .opc1 = 0, .crn = 8, .crm = 3, .opc2 = 0,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .type = ARM_CP_NO_RAW, .access = PL1_W, .writefn = tlbiall_is_write },<BR>&nbsp;&nbsp;&nbsp; { .name = "TLBIMVAIS", .cp = 15, .opc1 = 0, .crn = 8, .crm = 3, .opc2 = 1,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .type = ARM_CP_NO_RAW, .access = PL1_W, .writefn = tlbimva_is_write },<BR>&nbsp;&nbsp;&nbsp; { .name = "TLBIASIDIS", .cp = 15, .opc1 = 0, .crn = 8, .crm = 3, .opc2 = 2,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .type = ARM_CP_NO_RAW, .access = PL1_W,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .writefn = tlbiasid_is_write },<BR>&nbsp;&nbsp;&nbsp; { .name = "TLBIMVAAIS", .cp = 15, .opc1 = 0, .crn = 8, .crm = 3, .opc2 = 3,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .type = ARM_CP_NO_RAW, .access = PL1_W,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .writefn = tlbimvaa_is_write },<BR>&nbsp;&nbsp;&nbsp; REGINFO_SENTINEL<BR>};