#---------------------------------------------------------------------
# start session at Sat Dec 24 10:13:30 2022
# Exec path is /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/arch/linux/x86_64/2.12/64/bin
#---------------------------------------------------------------------
----------------------------------------------------------------------------------
|     Nitro-SoC version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019     | 
| Running on localhost.localdomain 4cores 7.9GBytes 2.0GHz 64bits mode pid 11420 | 
|              Copyright (c) 2003-2019 Mentor Graphics Corporation               | 
|                              All Rights Reserved                               | 
|          THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION           | 
|              WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION              | 
|               OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.                | 
----------------------------------------------------------------------------------

Nitro-SoC> setup_nrf
Loading utility util::nrf_utils
NRF info: Copying flow scripts in dir               : ./flow_scripts
NRF info: Copying utilities and templates in dir    : ./scr
NRF info: Please update/review                     : ./scr/ocv.tcl
NRF info: If applicable please provide             : ./scr/reload_constraints_clock.tcl
NRF info: Will not overwrite existing file import_variables.tcl
NRF info: Will not overwrite existing file flow_variables.tcl
NRF info: Will not overwrite existing file floorplan_variables.tcl
NRF info: Existing nrf_customization.tcl not found; copying template.
NRF info: Creating run_nrf.csh which can be used to launch the NRF.
info UI54: redirecting output of 
            puts "#!/bin/csh

set nitro_ver = \"$nitro_ver\" 
set flow_ver = \"[pwd]/flow_scripts\"

######################################
## To append to existing log & jou  ##
## files, set to true               ##
######################################
set append_log = false

###################################### 
## Set the stages to be run to true ##
## To skip a stage, set it to false ##
###################################### 
set import = true
set place  = true
set clock  = true
set route  = true
set export = true

###################################### 
##  Remainder of script should not  ##
##  require modification            ##
###################################### 

set prev_stage = null
set stage_num = 0

foreach stage (import place clock route export)
    set run_stage = `eval echo \\\$\$stage`
    set stage_name = \${stage_num}_\${stage}
    if ( \$run_stage == true ) then
        if ( \$stage != import && \$prev_stage != null ) then
            if (! -d dbs/\${prev_stage}.db ) then
                echo \"\\nNRF_RUN error: Could not find \${prev_stage}.db.  Cannot run \$stage stage.\\n\"
                exit
            endif
        endif
        if ( -d dbs/\${stage}.db ) then
            set dstamp = `eval date -r dbs/\${stage}.db +\%m_\%d_\%Y.\%H_\%M_\%S`
            echo \"NRF_RUN info: Found existing dbs/\${stage}.db.  Moving to dbs/\${stage}_\${dstamp}.db.\"
            /bin/mv dbs/\${stage}.db dbs/\${stage}.\${dstamp}.db
        endif

        if ( \$append_log == false ) then
            if ( -f ./LOGs/\${stage_name}_nitro.log ) then
                set dstamp = `eval date -r ./LOGs/\${stage_name}_nitro.log +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./LOGs/\${stage_name}_nitro.log ./LOGs/\${stage_name}.\${dstamp}.log
            endif
            if ( -f ./JOUs/\${stage_name}.jou ) then
                set dstamp = `eval date -r ./JOUs/\${stage_name}.jou +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./JOUs/\${stage_name}.jou ./JOUs/\${stage_name}.\${dstamp}.jou
            endif
        endif

        \$nitro_ver -source \$flow_ver/\${stage_name}.tcl -log ./LOGs/\${stage_name}_nitro.log -journal ./JOUs/\${stage_name}.jou -app_log \$append_log -app_jou \$append_log
    endif

    set prev_stage = \$stage
    @ stage_num++
end

exit
"
 to run_nrf.csh
NRF info: 
Nitro-SoC> source flow_scripts/0_import.tcl

#####################################################
## Nitro Reference Flow : Import Stage             ##
## Version : 2019.1.R2                             ##
## Imports technology & design info to prepare     ##
## design for NRF place and route.                 ##
#####################################################

info UI33: performed source of import_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
Loading utility util::nrf_utils
Loading utility util::save_nrf_import_vars
NRF info: Checking import variables
NRF warning: Array variable MGC_aocv_library is not defined. Please review/update import_variables.tcl.
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/tm.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/8.5/msgcat-1.4.2.tm for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/clock.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 154M, CVMEM - 1656M, PVMEM - 1656M)
Storing TCL variables as db root property
NRF info: MGC_libDbPath :  doesn't exist, Running library setup part of import stage and generate libs.db
NRF info: Since TECHNO RULE File is not provided or does not exist, technology rules must come from tech lef
NRF info: Reading TECH LEF File
info UI35: Reading LEF file '/home/vlsi/Desktop/Lab5_2022/lib_data/NangateOpenCellLibrary.tech.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.tech' library...
warning SDBLEF112: A manufacturing grid definition in the DB irrelevant to what is defined in the tech LEF for MANUFACTURINGGRID
info SDB2: Layer 'poly' added.
info SDB2: Layer 'active' added.
info SDB2: Layer 'metal1' added.
info SDB2: Layer 'via1' added.
info SDB2: Layer 'metal2' added.
info SDB2: Layer 'via2' added.
info SDB2: Layer 'metal3' added.
info SDB2: Layer 'via3' added.
info SDB2: Layer 'metal4' added.
info SDB2: Layer 'via4' added.
info SDB2: Layer 'metal5' added.
info SDB2: Layer 'via5' added.
info SDB2: Layer 'metal6' added.
info SDB2: Layer 'via6' added.
info SDB2: Layer 'metal7' added.
info SDB2: Layer 'via7' added.
info SDB2: Layer 'metal8' added.
info SDB2: Layer 'via8' added.
info SDB2: Layer 'metal9' added.
info SDB2: Layer 'via9' added.
info SDB2: Layer 'metal10' added.
info SDB2: Layer 'OVERLAP' added.
info SDBLEF15: Via rule 'Via1Array-0' added.
info SDBLEF15: Via rule 'Via1Array-1' added.
info SDBLEF15: Via rule 'Via1Array-2' added.
info SDBLEF15: Via rule 'Via1Array-3' added.
info SDBLEF15: Via rule 'Via1Array-4' added.
info SDBLEF15: Via rule 'Via2Array-0' added.
info SDBLEF15: Via rule 'Via2Array-1' added.
info SDBLEF15: Via rule 'Via2Array-2' added.
info SDBLEF15: Via rule 'Via2Array-3' added.
info SDBLEF15: Via rule 'Via2Array-4' added.
info SDBLEF15: Via rule 'Via3Array-0' added.
info SDBLEF15: Via rule 'Via3Array-1' added.
info SDBLEF15: Via rule 'Via3Array-2' added.
info SDBLEF15: Via rule 'Via4Array-0' added.
info SDBLEF15: Via rule 'Via5Array-0' added.
info SDBLEF15: Via rule 'Via6Array-0' added.
info SDBLEF15: Via rule 'Via7Array-0' added.
info SDBLEF15: Via rule 'Via8Array-0' added.
info SDBLEF15: Via rule 'Via9Array-0' added.
info SDB2: Layer 'CO' added.
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 156M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Reading Cell LEF Files
info UI35: Reading LEF file '/home/vlsi/Desktop/Lab5_2022/lib_data/NangateOpenCellLibrary.macro.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.macro' library...
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 157M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Load new_rc technology .PTF
info LIB65: Identified 'ptf' format in file 'NCSU_FreePDK_45nm.ptf'
warning LIB47: Unknown library keyword 'thickness_unit' at line 15.
warning LIB4: Layer 'contact' is not defined in LEF.
warning LIB4: Layer 'diffco' is not defined in LEF.
info LIB40: Library file '/home/vlsi/Desktop/Lab5_2022/lib_data/NCSU_FreePDK_45nm.ptf' containing library group(s) 'master_techFreePDK45 ' (renamed using prefix: 'new_rc') successfully read.
info UI33: performed library read for 0 sec (CPU time: 0 sec; MEM: RSS - 158M, CVMEM - 1656M, PVMEM - 1656M)
info LIB65: Identified 'liberty' format in file 'NangateOpenCellLibrary_typical.lib'
info LIB40: Library file '/home/vlsi/Desktop/Lab5_2022/lib_data/NangateOpenCellLibrary_typical.lib' containing library group(s) 'NangateOpenCellLibrary ' (renamed using prefix: 'new_pvt') successfully read.
info UI33: performed library read for 1 sec (CPU time: 1 sec; MEM: RSS - 164M, CVMEM - 1656M, PVMEM - 1656M)
warning UI7: Argument '-select' already specified; using last value 'true'.
Routing lib vias have been created
Routing lib vias have been selected
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/libs.db'.
info Writing libraries...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 166M, CVMEM - 1687M, PVMEM - 1778M)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reading netlist /home/vlsi/Desktop/Lab5_2022/verilog/demo_Radix4.syn.v
info VLOG8: Reading verilog file '/home/vlsi/Desktop/Lab5_2022/verilog/demo_Radix4.syn.v'.
warning SDB10: 1 unconnected input pins in hier 'carry_lookahead_adder'.
warning SDB10: 1 unconnected input pins in hier 'Radix4'.
info VLOG2: Parsed 70 modules.
info SDB3: Top design set to 'Radix4'.
warning SDB29: After linking, there are 70 dont_modify and 70 driverless nets.
info UI33: performed verilog read for 0 sec (CPU time: 0 sec; MEM: RSS - 168M, CVMEM - 1687M, PVMEM - 1778M)
NRF info: Info: Setting delay model to voltage
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl


########################
### FLOORPLAN: Start ###
########################

### FLOORPLAN: Sourcing floorplan variable settings file. ###
info UI33: performed source of floorplan_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 169M, CVMEM - 1687M, PVMEM - 1778M)
Loading utility util::nrf_utils
NRF info: Checking floorplan variables

### FLOORPLAN: Checking technology ###
info UI54: redirecting output of check_technology -check all to reports/check_tech.rpt
info CHK10: Checking technology...
-----------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                            |
|----------------------+-------+--------+-----------------------------------------------------------------|
| Name                 | Count | Status | Description                                                     | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed | Layer has no corresponding parasitics data                      | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed | No vias at all in non default rule.                             | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| partial_ndr_vias     | 0     | Passed | Not all layers have vias in non default rule.                   | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |        | To avoid unpredictable results please fix the problem by        | 
|                      |       |        | keeping unique names.                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed | Nondefault rule width is less then default width on the         | 
|                      |       |        | layer                                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed | Nondefault rule spacing is less then required spacing on        | 
|                      |       |        | the layer                                                       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed | Min area requirement is too big                                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed | Hole area requirement is too big                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed | Manufacturing grid is too big                                   | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed | All width and spacing rules on all metal and cut layers must be | 
|                      |       |        | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed | Size of cut is not defined and can't be determined              | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed | Top metal is too wide for routing                               | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed technology checks for 0 sec (CPU time: 0 sec; MEM: RSS - 169M, CVMEM - 1687M, PVMEM - 1778M)
info UI54: redirecting output of report_technology -display all to reports/report_tech.rpt
-----------------------------------------------------------------------------------------------------------------
|                                             Metal layers (micro)                                              |
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction          | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT    | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width              | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Space              | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Offset             | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pitch              | 0.1400 | 0.1900 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| DownVia-Wire pitch |        | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| UpVia-Wire   pitch | 0.1350 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 |         | 
-----------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------
|                                                          Cut layers (micro)                                                           |
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
|                    | CO     | via1     | via2     | via3          | via4   | via5   | via6          | via7   | via8          | via9   | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Size               | 0.0700 | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Space              | 0.0700 | 0.0800   | 0.0900   | 0.0900        | 0.1600 | 0.1600 | 0.1600        | 0.4400 | 0.4400        | 0.8800 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Below enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0/0.0350      | 0/0    | 0/0    | 0/0           | 0/0    | 0/0           | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Above enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0.0350/0.0350 | 0/0    | 0/0    | 0.1300/0.1300 | 0/0    | 0.2000/0.2000 | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Bar length         | -      | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
-----------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               DRC layer rules (micro)                                               |
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min width           | >= | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| End of line         | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min area (sq-micro) | >= | 0.005  | 0.005  | 0.005  | 0.020  | 0.020  | 0.020  | 0.160  | 0.160  | 0.640  | 0.640   | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min hole (sq-micro) | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min length          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Step                |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat space           |    | -      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Span space          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pinch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat jog space       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Influence space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Dir space           |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Samemask space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Patterns            | #  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete width      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Protrusion          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Notch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max parallel length | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max width           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= |        | 0.0800 | 0.0900 | 0.0900 | 0.1600 | 0.1600 | 0.1600 | 0.4400 | 0.4400 | 0.8800  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Projection space    | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Array space         | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above diff space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above same space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above stackable     |    | true   | true   | true   | true   | true   | true   | true   | true   | true   |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Bar/Large space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cluster array       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of cuts      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Enclosure           |    | *      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Inner space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Joint space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Confined space      | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Metal space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wide array          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max space           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
-----------------------------------------------------------------------------------------------------------------------

Info: '-' rule is not defined; '*' rule is defined; '+' center-to-center cut spacing
      'R' dfm-recommended rule is defined
----------------------------------------------------------------------------------------------------
|                                           DRC options                                            |
|-------------------------+-------+----------------------------------------------------------------|
|                         | Value | Description                                                    | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_touch_not_viol  | false | Consider cut touching a fat shape no cut enclosure violation   | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_simple_parallel | false | Simple check for parallel run length in cut enclosure rule     | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_except_samenet | false | Do not check cut projection spacing for same net objects       | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_apply_samenet  | false | Apply cut projection spacing to adjacent vias of same net even | 
|                         |       | if they have common metal shape                                | 
|-------------------------+-------+----------------------------------------------------------------|
| allow_offgrid_ndr       | false | Allow non-default width shapes be offgris                      | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_with_corners  | false | Extend influence halo from fat shape to corners as well        | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_thin_to_fat   | false | Check influence spacing between thin and fat shape             | 
|-------------------------+-------+----------------------------------------------------------------|
| pref_width_as_allowed   | false | Consider preferred widths as only allowed                      | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_sector_relaxed      | false | Relaxed conditions of cut_sector_array spacing                 | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_max_metal        | false | Force router strictly follow max metal                         | 
|-------------------------+-------+----------------------------------------------------------------|
| disjoined_plength       | false | Do not combine run length from different fat shapes            | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_dp_prevention    | false | Enable strict DRC rules in router to prevent DP                | 
|-------------------------+-------+----------------------------------------------------------------|
| static_mask             | false | Check mask violation on static objects                         | 
|-------------------------+-------+----------------------------------------------------------------|
| static_grid             | false | Check grid violation on static objects                         | 
----------------------------------------------------------------------------------------------------

--------------------------------------
|          DRC global rules          |
|---------------------------+--------|
|                           | Value  | 
|---------------------------+--------|
| Metric                    | Euclid | 
|---------------------------+--------|
| Manufacturing grid        | 0.0050 | 
|---------------------------+--------|
| Min obstruction space     | true   | 
|---------------------------+--------|
| Min sub-partition space   | false  | 
|---------------------------+--------|
| No M1 routing             | false  | 
|---------------------------+--------|
| Macro ports double cut    | -      | 
|---------------------------+--------|
| Macro ports strict access | false  | 
|---------------------------+--------|
| Max routing layer         | -      | 
|---------------------------+--------|
| Max via stack             | -      | 
--------------------------------------

---------------------------------------------------------------------------------------------------------
|                                     Metal diagonal rules (micro)                                      |
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|            | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing    | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min Length | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
---------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal2 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal3 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal4 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal5 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal6 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

----------------------------------------------------
|     Metal metal7 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

----------------------------------------------------
|     Metal metal8 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

-------------------------------------------
| Metal metal9 fat spacing rules (micro): |
|----------+--------+----------+----------|
|          | Length | > 2.7000 | > 4      | 
|----------+--------+----------+----------|
| Width    | 0.8000 | 0.8000   | 0.8000   | 
|----------+--------+----------+----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000   | 
|----------+--------+----------+----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000   | 
-------------------------------------------

--------------------------------------------
| Metal metal10 fat spacing rules (micro): |
|----------+--------+----------+-----------|
|          | Length | > 2.7000 | > 4       | 
|----------+--------+----------+-----------|
| Width    | 0.8000 | 0.8000   | 0.8000    | 
|----------+--------+----------+-----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000    | 
|----------+--------+----------+-----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000    | 
--------------------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------
|                                                      Cut below enclosure rules (micro)                                                       |
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
|           |    | metal1-via1 | metal2-via2 | metal3-via3 | metal4-via4 | metal5-via5 | metal6-via6 | metal7-via7 | metal8-via8 | metal9-via9 | 
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
| Type      |    | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | 
| Width     | >= | -           | -           | -           | -           | -           | -           | -           | -           | -           | 
| Enclosure | >= | 0.0350/0    | 0.0350/0    | 0.0350/0    | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 
| Via class |    | all         | all         | all         | all         | all         | all         | all         | all         | all         | 
------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                Cut above enclosure rules (micro)                                                                |
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
|           |    | metal1-CO | metal2-via1 | metal3-via2 | metal4-via3   | metal5-via4 | metal6-via5 | metal7-via6   | metal8-via7 | metal9-via8   | metal10-via9 | 
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
| Type      |    | basic     | basic       | basic       | basic         | basic       | basic       | basic         | basic       | basic         | basic        | 
| Width     | >= | -         | -           | -           | -             | -           | -           | -             | -           | -             | -            | 
| Enclosure | >= | 0/0       | 0.0350/0    | 0.0350/0    | 0.0350/0.0350 | 0/0         | 0/0         | 0.1300/0.1300 | 0/0         | 0.2000/0.2000 | 0/0          | 
| Via class |    | all       | all         | all         | all           | all         | all         | all           | all         | all           | all          | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Enclosure metric: '' - opposite, 'S' - square, 'C' - combo
--------------------------------------------------
| Default parameters and high-voltage nets count |
|---------------------+--------------------------|
|                     | value                    | 
|---------------------+--------------------------|
| Min default voltage | -                        | 
|---------------------+--------------------------|
| Max default voltage | -                        | 
--------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               Antenna rules (OXIDE1):                                               |
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff area factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Thickness                | 0.1300 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 2      | 2       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff side factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cumulative area plus cut | false  | false  | false  | false  | false  | false  | false  | false  | false  | false   | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating area            | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating spacing         | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff cut factor     | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
-----------------------------------------------------------------------------------------------------------------------

---------------------------------------------
|        Dfm cut weights (defaults)         |
|--------+-------+--------+--------+--------|
|        | 1-cut | 2-cuts | 3-cuts | 4-cuts | 
|--------+-------+--------+--------+--------|
| single | 1     | 10     | 15     | 30     | 
|--------+-------+--------+--------+--------|
| bar    | 5     | 25     | 40     | 60     | 
|--------+-------+--------+--------+--------|
| large  | 20    | 55     | 90     | 125    | 
---------------------------------------------

info UI34: no objects were found for '*'
NRF info: Design is not MV, but reading UPF file for power intent.
info UI420: Supply net 'VDD' inferred as power.
info UI420: Supply net 'VSS' inferred as ground.
info UI419: Adding port 'VDD' to current scope '/'.
info UI33: performed source of /home/vlsi/Desktop/Lab5_2022/constraints/demo_adder.85.upf for 0 sec (CPU time: 0 sec; MEM: RSS - 170M, CVMEM - 1687M, PVMEM - 1778M)

### FLOORPLAN: Creating the chip based on utilization ###
info CSDB79: Snapped chip dimensions to manufacturing grid.
info CSDB75: Core area resized to fit integral number of core row sites.
info CSDB76: Core area resized to fit integral number of core row sites.
info DUM203: create_chip: created cell-density map for partition Radix4 with max-util 100 and bin-size 8x8 rows.

### FLOORPLAN: Creating rows ###
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 48 objects (out of 48 objects)
info UI49: 46 rows were created

### FLOORPLAN: Creating tracks ###
warning UI137: The precision for 'angstrom' has been set to the minimum of '4'
info UI49: creating 480 horizontal track starting at 0 with step 0.1400
info UI49: creating 349 vertical track starting at 0 with step 0.1900
info UI49: creating 480 horizontal track starting at 0 with step 0.1400
info UI49: creating 236 vertical track starting at 0 with step 0.2800
info UI49: creating 240 horizontal track starting at 0 with step 0.2800
info UI49: creating 236 vertical track starting at 0 with step 0.2800
info UI49: creating 84 horizontal track starting at 0 with step 0.8000
info UI49: creating 83 vertical track starting at 0 with step 0.8000
info UI49: creating 42 horizontal track starting at 0 with step 1.6000
info UI49: creating 41 vertical track starting at 0 with step 1.6000
info UI34: no objects were found for '*'
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

info UI49: updated global design rule(s): max_layer

### FLOORPLAN: Creating the supply network ###
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/power_planning.tcl
------------------------------------
| Prepared rails for domain PD_TOP |
|-------+--------+-----------------|
|       | metal1 | Total           | 
|-------+--------+-----------------|
| VDD   | 46     | 46              | 
|-------+--------+-----------------|
| VSS   | 46     | 46              | 
|-------+--------+-----------------|
| Total | 92     | 92              | 
------------------------------------

--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 24     | 24    | 
|-------+--------+-------|
| VDD   | 23     | 23    | 
|-------+--------+-------|
| Total | 47     | 47    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VDD   | 23     | 23    | 
|-------+--------+-------|
| VSS   | 24     | 24    | 
|-------+--------+-------|
| Total | 47     | 47    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VDD   | 23     | 23    | 
|-------+--------+-------|
| VSS   | 24     | 24    | 
|-------+--------+-------|
| Total | 47     | 47    | 
--------------------------

info UI33: performed Create PG rails for 0 sec (CPU time: 0 sec; MEM: RSS - 173M, CVMEM - 1687M, PVMEM - 1778M)
PGR_WARN: Pattern step is set into 28200
warning PGR151: Spacing for net VSS has been set into 1400a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal5 | Total | 
|-------+--------+-------|
| VDD   | 48     | 48    | 
|-------+--------+-------|
| VSS   | 46     | 46    | 
|-------+--------+-------|
| Total | 94     | 94    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal5 | Total | 
|-------+--------+-------|
| VDD   | 24     | 24    | 
|-------+--------+-------|
| VSS   | 23     | 23    | 
|-------+--------+-------|
| Total | 47     | 47    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal5 | Total | 
|-------+--------+-------|
| VDD   | 24     | 24    | 
|-------+--------+-------|
| VSS   | 23     | 23    | 
|-------+--------+-------|
| Total | 47     | 47    | 
--------------------------

PGR_WARN: Checked 47 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 173M, CVMEM - 1687M, PVMEM - 1778M)
Inserting PG vias in partition Radix4
Processing metal1: 30% 60% error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
100% 
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error failed to find message for key: E_VIA_OHANG module: PGR
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 583150 652200 584850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 611150 652200 612850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 639150 652200 640850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 23150 652200 24850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 51150 652200 52850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 79150 652200 80850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 107150 652200 108850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 135150 652200 136850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 163150 652200 164850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 191150 652200 192850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 219150 652200 220850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 247150 652200 248850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 275150 652200 276850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 303150 652200 304850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 331150 652200 332850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 359150 652200 360850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 387150 652200 388850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 415150 652200 416850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 443150 652200 444850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 471150 652200 472850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 499150 652200 500850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 527150 652200 528850) in partition Radix4
error PGR142: Cannot create library via. Layers metal1, metal5 at (651100 555150 652200 556850) in partition Radix4
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 50% 100% 
Processing metal8: 50% 100% 
Processing metal9: 50% 100% 
Processing metal10: 50% 100% 
--------------------------------------------------------------------------------------------------------------------
|                                        PG wire stats in partition Radix4                                         |
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
|               | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | Total | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Wires         | 47     | 0      | 0      | 0      | 94     | 0      | 0      | 0      | 0      | 0       | 141   | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Overlaps      | 1081   | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 1081  | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Existing vias | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 0     | 
--------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------
|                                PG via insertion stats in partition Radix4                                 |
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
|                       | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | Stack vias | Total | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| Successfully inserted | 1058 | 1058 | 1058 | 1058 | 0    | 0    | 0    | 0    | 0    | 1058       | 4232  | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| Lib via failed        | 23   | 23   | 23   | 23   | 0    | 0    | 0    | 0    | 0    | 23         | 92    | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| DRC failed            | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0     | 
-------------------------------------------------------------------------------------------------------------

info UI33: performed Insert PG vias for 0 sec (CPU time: 0 sec; MEM: RSS - 175M, CVMEM - 1687M, PVMEM - 1778M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/power_planning.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 175M, CVMEM - 1687M, PVMEM - 1778M)
warning CSDB87: Property name 'placed' has been deprecated. Use 'placed_state'.

### FLOORPLAN: Quick place of std cells to perform IO placement. ###
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition Radix4 (started at Sat Dec 24 10:13:48 2022)
warning PLC2012: The port 'clk' is not fixed.
warning PLC2012: The port 'start' is not fixed.
info PLACING CELLS using 2 cores.
info PLX: 10% 30% 50% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
25% 50% 75% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 25% 50% 75% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 20% 40% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 16% 33% 50% 66% 83% 100%
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
info DUM207: place_timing: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: place_timing: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
info Total Bounding-Box Half-Perimeter Wirelength  = 7.471780e+07
Report 'placement': Placement Report
Generated on Sat Dec 24 10:13:50 2022
  
Cell Density Map Utilization - 36 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |========= 3
60  |======================================================================== 22
65  |================================ 10
70  |=== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 2 sec (CPU time: 2 sec; MEM: RSS - 183M, CVMEM - 1687M, PVMEM - 1992M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Radix4 (started at Sat Dec 24 10:13:50 2022)

All Parameters are Set to Default Values for 'config_place_detail'

Routing Cell Library initialization ...
  Technology offset 700 is not equal to partition offset 200 on metal1 layer. Use partition value.
  Technology offset 950 is not equal to partition offset 500 on metal2 layer. Use partition value.
 core  lib cells:  134 with    134 unique orients.
Calculated access for 533 core library pins:
 Ideal   :    48 pins (via ongrid,  completely inside of pin)
 Good    :   108 pins (via ongrid,  no violations)
 Offgrid :   377 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/500, Y: 1400/200
Done in 0.2 (0.5 CPU) seconds, used 0 MB
info PG blockages 'from_rail_vias' are enabled.
info PG blockages 'from_stripes' are disabled.
Creating lib cell PG blockages: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
-------------------------------------------------------------------------
|                             PG structure                              |
|--------------+------------------+------------------+------------------|
|              | via1/metal1      | via2/metal2      | via3/metal3      | 
|--------------+------------------+------------------+------------------|
| Power vias   | via1_5 (100.00%) | via2_7 (100.00%) | via3_1 (100.00%) | 
|--------------+------------------+------------------+------------------|
| Power width  | 1700 (100.00%)   | -                | -                | 
|--------------+------------------+------------------+------------------|
| Ground vias  | via1_5 (100.00%) | via2_7 (100.00%) | via3_1 (100.00%) | 
|--------------+------------------+------------------+------------------|
| Ground width | 1700 (100.00%)   | -                | -                | 
-------------------------------------------------------------------------

info UI33: performed Library cell PG blockage preparation for 0 sec (CPU time: 0 sec; MEM: RSS - 188M, CVMEM - 1687M, PVMEM - 1992M)
info Found 1578 movable and 0 fixed cells in partition Radix4
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 46 cut rows, with average utilization 63.7767%, utilization with cell bloats 63.7767%.
info DP116: Legalizer has initial 1578 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 1578 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 1578, cells moved: 1578, total movement: 922.674, max movement: 2.64043, average movement: 0.584711.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 1578. First few cells with largest displacements:
info DP110: 2.64 rows, from {589774 17160, N} to {619900 24000, FS}, cell r2/my_reg_reg[25].
info DP110: 2.58 rows, from {40101 99959, N} to {10000 94000, N}, cell c_reg[5].
info DP110: 2.57 rows, from {39880 577879, N} to {10000 584000, FS}, cell r/my_reg_reg[12].
info DP110: 2.51 rows, from {591258 45521, N} to {619900 52000, FS}, cell c_reg[27].
info DP110: 2.33 rows, from {225672 17117, N} to {200000 24000, FS}, cell r2/my_reg_reg[12].
info DP111: Legalization summary: total movable cells: 1578, cells moved: 1578, total movement: 922.674, max movement: 2.64043, average movement: 0.584711.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1578                | 1578        | 922.674                | 2.64043      | 0.584711         | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Radix4 with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 189M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Placing ports/pins ###
info using min_layer = metal2
info using max_layer = metal10
info Collected pin constraints
info Placing scalar pins ...
info Placed 140 pins (out of 140).
info UI33: performed fast pin placer for 0 sec (CPU time: 0 sec; MEM: RSS - 190M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Checking pin placement ###
info UI54: redirecting output of check_pin_placement -report_clean true to reports/check_pin.rpt
info Check pin constraints
Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 480
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 349
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 480
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 236
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 240
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 236
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 84
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 83
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 42
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 41
info Checking partition 'Radix4' ...
info Constraint definition check completed.
    total infos: 0
    total warnings: 0
    total errors: 0

PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout

Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 480
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 349
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 480
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 236
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 240
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 236
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 84
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 83
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 42
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 41
info Check pin placement
    Total pins: 140
info Check completed.
    Total violations: 4
PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout
PASSED: on PG net
PASSED: not placed
PASSED: not placed PG
PASSED: not placed multi ports
PASSED: not placed no connection
PASSED: not placed no external connection
PASSED: no edge
PASSED: no driver
PASSED: not connected
PASSED: connected only internally
PASSED: multi port
PASSED: wrong edge
PASSED: mismatch layer
PASSED: exact location not obeyed
PASSED: not in range
PASSED: not ordered
PASSED: wrong pitch
PASSED: in pin group keepout
PASSED: abut fixed/macro pin in pin group keepout
PASSED: in edge keepout
PASSED: abut fixed/macro pin in edge keepout
PASSED: not abutted
PASSED: not abutted no connection
PASSED: not abutted no external connection
PASSED: not abutted other unplaced
PASSED: not abutted multi component
PASSED: not abutted re-entry
PASSED: not abutted macro
PASSED: macro pin not abutted
PASSED: connect multi macro pins
PASSED: incorrect abutment
PASSED: incorrect abutment no connection
PASSED: incorrect abutment no external connection
PASSED: alignment broken
PASSED: width too small
PASSED: area too small
PASSED: ndr width not obeyed
PASSED: ndr layer not obeyed
PASSED: abut fixed/macro pin ndr layer not obeyed
PASSED: height too small
PASSED: off mfg
PASSED: off track
PASSED: abut fixed/macro pin off track
PASSED: layer above max layer
PASSED: multi components
PASSED: re_entry
PASSED: pin no internal leaf pin

-----------------------------------------------------------------------------------------------------------
|                                      Pin Placement Checker Report                                       |
|-----------------------------+-------+---------+---------------------------------------------------------|
| Name                        | Count | Status  | Description                                             | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside local bounding box  | 2     | Warning | pin is placed outside of local connection boundary box  | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside global bounding box | 2     | Warning | pin is placed outside of global connection boundary box | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed pin placement checker for 0 sec (CPU time: 0 sec; MEM: RSS - 190M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Checking floorplan ###
info UI54: redirecting output of check_floorplan -check all to reports/check_floorplan.rpt
info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
-------------------------------------------------------------------------------------------------------------------------------
|                                                      Floorplan Errors                                                       |
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| Name                                 | Count | Status  | Description                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_tracks                            | 0     | Passed  | No preferred direction routing tracks on the layer.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_small                 | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_big                   | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_track_step                      | 0     | Passed  | Different step of preferred direction routing tracks.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_cover_pin                 | 0     | Passed  | Routing tracks do not cover pin.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_masked                    | 0     | Passed  | Routing tracks shall have mask on masked layer.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_incorrectly_masked            | 0     | Passed  | Routing tracks masks shall interlace.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_misalign                      | 0     | Passed  | Partition routing tracks do not align with top partition.          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_pin_access                  | 0     | Passed  | Macro pin doesn't have routing access.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_pin_blocked                    | 0     | Passed  | Macro pin may be blocked by nearby objects.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_access                       | 0     | Passed  | Partition port doesn't have routing access.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| not_aligned_pin                      | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| offgrid_core_access                  | 88    | Warning | Library core pin has only offgird routing access.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_core_access                       | 0     | Passed  | Library core pin doesn't have routing access.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_halo                        | 0     | Passed  | Macro is missing a macro halo definition.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_blockage                    | 0     | Passed  | Macro is missing a cell-based blockage.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_bloat                       | 0     | Passed  | Macro is missing a bloat definition.                               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unaligned_power_stripes              | 0     | Passed  | Top-level PG stripe doesn't align with partition PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_power_stripes              | 0     | Passed  | Block-level PG stripes don't abut to a top-level PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_geometry                     | 0     | Passed  | Port doesn't have geometry or not placed.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_leaf_pin_geometry                 | 2     | Warning | Leaf pin doesn't have geometry or not placed.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_outside_partition               | 0     | Passed  | Port is placed outside partition.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_inside_partition                | 0     | Passed  | Port is placed inside partition.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_min_area                        | 0     | Passed  | Port has insufficient minimum area.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_short                           | 0     | Passed  | Port has intersection with other one.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_spacing                         | 0     | Passed  | Port has insufficient spacing with other one.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_above_max_layer                 | 0     | Passed  | Port is above of max layer.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_overlaps                      | 0     | Passed  | Region overlaps other region.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_region                  | 0     | Passed  | Cell outside of region with member_hard requirement. Will          | 
|                                      |       |         | cause pin assignment to fail.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_region                   | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement.    | 
|                                      |       |         | Will cause pin assignment to fail                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_mfg_grid                  | 0     | Passed  | Region is not on manufacturing grid                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_fp_grid                   | 0     | Passed  | Region is not on floorplan grid.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| excessive_region_blockage            | 0     | Passed  | Placement blockages cover more than 70% of region. Run             | 
|                                      |       |         | report_region_utilization to verify placeability.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_mfg                        | 0     | Passed  | Macro off manufacturing grid.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_fp_grid                    | 0     | Passed  | Macro is not on floorplan grid.                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_height_multiple                | 0     | Passed  | Macro height is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_channel_check                  | 0     | Passed  | Channels between macros or from macros to partition/region         | 
|                                      |       |         | edges is less than the user defined distance.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_cell_rows                    | 0     | Passed  | No cell rows are found in the design. Placer will fail             | 
|                                      |       |         | without rows.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_overlap                    | 0     | Passed  | Partition overlaps other partition.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_fp_grid                | 0     | Passed  | Partition is not on floorplan grid.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| endcap_alignment                     | 0     | Passed  | Cell is not aligned with the cell row.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| undefined_endcap                     | 1     | Warning | No library cells of type endcap are defined.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_without_endcaps                  | 92    | Warning | Row has no endcap cells at ends.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pin_off_track_center                 | 0     | Passed  | Port shape of macro or partition pin, on masked layer, is off      | 
|                                      |       |         | track center.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pin_mask                          | 0     | Passed  | Port shape does not have a mask on a masked layer.                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| narrow_pin_misalignment              | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match             | 
|                                      |       |         | track mask.                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| wide_pin_misalignment                | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate      | 
|                                      |       |         | mask to reduce routing congestion.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| short_placement_width                | 0     | Passed  | The width of the placement rectangle is short.                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_width_multiple                | 0     | Passed  | Region width is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_height_multiple               | 0     | Passed  | Region height is not a multiple of user defined value.             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_halo_overlap                   | 0     | Passed  | Standard cells overlap user defined macro halo.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m1_rail                  | 0     | Passed  | Cell row is missing M1 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m2_rail                  | 46    | Warning | Cell row is missing M2 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| large_std_cell                       | 0     | Passed  | Macro may be marked as standard cell.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_overlap                        | 0     | Passed  | Macro overlaps other macro.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_mfg_grid               | 0     | Passed  | Partition is not on manufacturing grid.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| non_abutted_pin_group                | 0     | Passed  | Abutted pins are in non-abutting pin groups.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_internally          | 0     | Passed  | Port is not connected internally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_externally          | 0     | Passed  | Port is not connected externally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unmatched_cellrow_sites              | 0     | Passed  | Cell row sites do not match library cell sites. Placer will        | 
|                                      |       |         | fail since row site must match cell site.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_site_cellrow_overlap            | 0     | Passed  | Cell rows with different sites overlap.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| same_site_cellrow_overlap            | 0     | Passed  | Cell rows with same sites overlap.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row_sites                        | 46    | Warning | The row does not contain an odd number of sites, or it extends     | 
|                                      |       |         | beyond an adjacent row an odd number of sites. Every row must      | 
|                                      |       |         | have an odd number of sites, and when they extend beyond an        | 
|                                      |       |         | adjacent row, it must be an even number of sites.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row_sites                       | 0     | Passed  | The row does not contain an even number of sites, or it extends    | 
|                                      |       |         | beyond an adjacent row an even number of sites. Every row must     | 
|                                      |       |         | have an even number of sites, and when they extend beyond          | 
|                                      |       |         | an adjacent row, it must be an even number of sites.               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row                              | 1     | Warning | The opposite horizontal core edges which have even number          | 
|                                      |       |         | of rows between each other.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row                             | 0     | Passed  | The opposite horizontal core edges which have odd number of        | 
|                                      |       |         | rows between each other.                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_partition               | 0     | Passed  | Cell outside of parent partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_partition                | 0     | Passed  | Foreign cell inside of partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pg_nets                              | 2     | Warning | Defined power and ground nets.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_nets                           | 0     | Passed  | No power and ground nets defined. Use create_supply_net to         | 
|                                      |       |         | define them.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_vias                          | 0     | Passed  | No library vias found in the design. May not be able to            | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_via_rule                      | 0     | Passed  | No libary via rules found in the design. May not be able to        | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_region_edge                | 0     | Passed  | Floorplan region edge does not abut another floorplan region edge. | 
|                                      |       |         | Abutted pin assignment will fail for pins on this edge.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_region_edge                  | 0     | Passed  | Floorplan region edge abuts another floorplan region edge.         | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_partition_edge             | 0     | Passed  | Partition edge does not abut another partition edge. Abutted pin   | 
|                                      |       |         | assignment will fail for pins on this edge.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_partition_edge               | 0     | Passed  | Partition edge abuts another partition edge.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_utilization                   | 0     | Passed  | Region utilization is greater than 95%. Placement will likely      | 
|                                      |       |         | fail. Check for available rows and placement blockages.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unplaced_pads                        | 0     | Passed  | Unplaced pads will cause the global placer to fail. Place          | 
|                                      |       |         | it or remove it.                                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unconnected_pads                     | 0     | Passed  | Unconnected pads placed in the design.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_pads                       | 0     | Passed  | Pad does not abut to a signal pad, filler pad, or corner           | 
|                                      |       |         | cell.                                                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_corner                     | 0     | Passed  | Corner cell does not abut to a signal pad, filler pad, or          | 
|                                      |       |         | corner cell.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_sequential_cells             | 0     | Passed  | No sequential cells found in the design. This will cause macro     | 
|                                      |       |         | connectivity analysis to fail.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_domains                        | 0     | Passed  | No power domains defined in the design. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_top_pg_domain                     | 0     | Passed  | No PG domain defined for top hierarchy. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_domain_cells                      | 0     | Passed  | Cells not assigned to a power domain.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_power_net                    | 2     | Warning | Cell is not connected to a power net. Use set_domain_supply_net    | 
|                                      |       |         | to associate a power net with a power domain and all of its        | 
|                                      |       |         | cells. Or use connect_supply_net to directly connect a power pin   | 
|                                      |       |         | to a power net.                                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_ground_net                   | 2     | Warning | Cell is not connected to a ground net. Use set_domain_supply_net   | 
|                                      |       |         | to associate a ground net with a power domain and all of           | 
|                                      |       |         | its cells. Or use connect_supply_net to directly connect a         | 
|                                      |       |         | ground pin to a ground net.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_power_net                 | 0     | Passed  | No primary power net is associated to primary PG domain.           | 
|                                      |       |         | Use set_domain_supply_net to associate one.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_ground_net                | 0     | Passed  | No primary ground net is associated to primary PG domain. Use      | 
|                                      |       |         | set_domain_supply_net to associate one.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| core_area_outside_partition_boundary | 0     | Passed  | Core area protrudes outside partition boundary.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_orient_vs_pg_rails               | 0     | Passed  | The row orientation does not match the PG rails.                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| object_off_floorplan_grid            | 0     | Passed  | Objects are off floorplan grid.                                    | 
-------------------------------------------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 191M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Saving database: dbs/floorplan.db   ###
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/floorplan.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 192M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Reporting Errors ###
Report 'messages': Messages Report
Generated on Sat Dec 24 10:13:51 2022
  
-------------------------------------------------------------------------------------------------
|                                        Error Messages                                         |
|------------+--------------------+-------------------------------------------------------------|
| Message ID | Number of messages | Message text (of first message)                             | 
|------------+--------------------+-------------------------------------------------------------|
| PGR142     | 46                 | Cannot create library via. Layers metal1, metal5 at (651100 | 
|            |                    | 583150 652200 584850) in partition Radix4                   | 
-------------------------------------------------------------------------------------------------

Total number of error messages:  46

########################
### FLOORPLAN: End ###
########################
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl for 3 sec (CPU time: 4 sec; MEM: RSS - 192M, CVMEM - 1687M, PVMEM - 1992M)
info CHK10: Checking cells...
--------------------------------------------------------------------------------------
|                                    Cell Errors                                     |
|-------------+-------+--------+-----------------------------------------------------|
| Name        | Count | Status | Description                                         | 
|-------------+-------+--------+-----------------------------------------------------|
| no_lib_cell | 0     | Passed | Cell has no corresponding library cell              | 
|-------------+-------+--------+-----------------------------------------------------|
| unresolved  | 0     | Passed | Cell is not linked against any defined library cell | 
--------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 192M, CVMEM - 1687M, PVMEM - 1992M)
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
NRF info: Creating new tracks on all layers
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 10 objects (out of 10 objects)
info UI49: creating 480 horizontal track starting at 900 with step 1400
info UI49: creating 349 vertical track starting at 1450 with step 1900
info UI49: creating 480 horizontal track starting at 900 with step 1400
info UI49: creating 236 vertical track starting at 2550 with step 2800
info UI49: creating 240 horizontal track starting at 2300 with step 2800
info UI49: creating 236 vertical track starting at 2550 with step 2800
info UI49: creating 84 horizontal track starting at 2700 with step 8000
info UI49: creating 83 vertical track starting at 2950 with step 8000
info UI49: creating 42 horizontal track starting at 10700 with step 16000
info UI49: creating 41 vertical track starting at 10950 with step 16000
NRF info: Reading constraints
NRF info: Loading new_mode Constraints
NRF info: PT file path /home/vlsi/Desktop/Lab5_2022/constraints/demo_adder_func.sdc
NRF info: Reading Constraints from SDC for Mode new_mode
info Reading constraint file /home/vlsi/Desktop/Lab5_2022/constraints/demo_adder_func.sdc
info Applicable mode(s) : { new_mode }
info Applicable corner(s) : All
info Clock suffix : _new_mode
info UI34: no objects were found for 'reset'
error TA_CMDS1611: No valid start-points are specified for the -from argument.
error UI26: Script file '/home/vlsi/Desktop/Lab5_2022/constraints/demo_adder_func.sdc' execution failed (and stopped) at line 26 (can't read "transition": no such variable).
warning TA_CMDS34: Reading the constraint file stopped prematurely on an error. Some legal constraints may have been skipped.
info UI33: performed read constraints of /home/vlsi/Desktop/Lab5_2022/constraints/demo_adder_func.sdc for 0 sec (CPU time: 0 sec; MEM: RSS - 192M, CVMEM - 1687M, PVMEM - 1992M)
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 192M, CVMEM - 1687M, PVMEM - 1992M)
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/import.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 192M, CVMEM - 1687M, PVMEM - 1992M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl

 
    ###################################################################################################################  
                         PERFORMING DESIGN CHECKS PLEASE REVIEW THESE BEFORE PROCEEDING FURTHER  
    ################################################################################################################### 

info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1578 movable and 0 fixed cells in partition Radix4
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
                                                                  Net Errors                                                                  
 Name                        Count Status  Description 
 floating                    73    Warning Net is not connected to a driver pin 
 floating_power              0     Passed  Power net is not connected to a driver pin 
 floating_ground             0     Passed  Ground net is not connected to a driver pin 
 multiple_drivers            0     Passed  Net has more than one driver 
 multiple_drivers_inout      0     Passed  Net has multiple inout only drivers 
 many_multiple_drivers_inout 0     Passed  Net has more than 128 inout drivers, which may cause excessive run time. Please investigate and fix. 
 loop                        0     Passed  Net has a loop 
 flat_net_error              0     Passed  Flat net internal error 
 no_supply_net               0     Passed  No supply net for logic pin 
 bad_supply_net              0     Passed  Supply net is not power/ground or wrong polarity 
 unnamed_nets                0     Passed  Unnamed nets count. 
 no_type_nets                0     Passed  Net is not a power/ground or signal net. 

                                   Pin Errors                                    
 Name                 Count Status  Description 
 not_connected        267   Warning Pin is not connected to any net 
 pg_not_connected     0     Passed  PG core pin is not connected to any supply net 
 no_leaf_pin_geometry 2     Warning Leaf pin doesn't have geometry or not placed. 

                                                                Floorplan Errors                                                                
 Name                      Count Status  Description 
 no_tracks                 0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small      0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big        0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step           0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin      0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked         0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked 0     Passed  Routing tracks masks shall interlace. 
 no_macro_pin_access       0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked         0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access            0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin           0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access       0     Passed  Library core pin has only offgird routing access. 
 no_core_access            0     Passed  Library core pin doesn't have routing access. 
 no_port_geometry          0     Passed  Port doesn't have geometry or not placed. 
 port_outside_partition    0     Passed  Port is placed outside partition. 
 port_min_area             0     Passed  Port has insufficient minimum area. 
 port_short                0     Passed  Port has intersection with other one. 
 port_spacing              0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer      0     Passed  Port is above of max layer. 
 region_overlaps           0     Passed  Region overlaps other region. 
 cell_outside_region       0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region        0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid       0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid        0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage 0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg             0     Passed  Macro off manufacturing grid. 
 missing_cell_rows         0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap         0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid     0     Passed  Partition is not on floorplan grid. 
 endcap_alignment          0     Passed  Cell is not aligned with the cell row. 
 row_without_endcaps       92    Warning Row has no endcap cells at ends. 
 no_pin_mask               0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment   0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment     0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width     0     Passed  The width of the placement rectangle is short. 
 object_off_floorplan_grid 0     Passed  Objects are off floorplan grid. 

info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
                                                                                                                                        Floorplan Errors                                                                                                                                        
 Name                                 Count Status  Description 
 no_tracks                            0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small                 0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big                   0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step                      0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin                 0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked                    0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked            0     Passed  Routing tracks masks shall interlace. 
 tracks_misalign                      0     Passed  Partition routing tracks do not align with top partition. 
 no_macro_pin_access                  0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked                    0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access                       0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin                      0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access                  0     Passed  Library core pin has only offgird routing access. 
 no_core_access                       0     Passed  Library core pin doesn't have routing access. 
 no_macro_halo                        0     Passed  Macro is missing a macro halo definition. 
 no_macro_blockage                    0     Passed  Macro is missing a cell-based blockage. 
 no_macro_bloat                       0     Passed  Macro is missing a bloat definition. 
 unaligned_power_stripes              0     Passed  Top-level PG stripe doesn't align with partition PG stripe. 
 unabutted_power_stripes              0     Passed  Block-level PG stripes don't abut to a top-level PG stripe. 
 no_port_geometry                     0     Passed  Port doesn't have geometry or not placed. 
 no_leaf_pin_geometry                 2     Warning Leaf pin doesn't have geometry or not placed. 
 port_outside_partition               0     Passed  Port is placed outside partition. 
 port_inside_partition                0     Passed  Port is placed inside partition. 
 port_min_area                        0     Passed  Port has insufficient minimum area. 
 port_short                           0     Passed  Port has intersection with other one. 
 port_spacing                         0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer                 0     Passed  Port is above of max layer. 
 region_overlaps                      0     Passed  Region overlaps other region. 
 cell_outside_region                  0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region                   0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid                  0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid                   0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage            0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg                        0     Passed  Macro off manufacturing grid. 
 macro_off_fp_grid                    0     Passed  Macro is not on floorplan grid. 
 macro_height_multiple                0     Passed  Macro height is not a multiple of user defined value. 
 macro_channel_check                  0     Passed  Channels between macros or from macros to partition/region edges is less than the user defined distance. 
 missing_cell_rows                    0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap                    0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid                0     Passed  Partition is not on floorplan grid. 
 endcap_alignment                     0     Passed  Cell is not aligned with the cell row. 
 undefined_endcap                     1     Warning No library cells of type endcap are defined. 
 row_without_endcaps                  92    Warning Row has no endcap cells at ends. 
 pin_off_track_center                 0     Passed  Port shape of macro or partition pin, on masked layer, is off track center. 
 no_pin_mask                          0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment              0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment                0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width                0     Passed  The width of the placement rectangle is short. 
 region_width_multiple                0     Passed  Region width is not a multiple of user defined value. 
 region_height_multiple               0     Passed  Region height is not a multiple of user defined value. 
 macro_halo_overlap                   0     Passed  Standard cells overlap user defined macro halo. 
 row_missing_m1_rail                  0     Passed  Cell row is missing M1 rail. 
 row_missing_m2_rail                  46    Warning Cell row is missing M2 rail. 
 large_std_cell                       0     Passed  Macro may be marked as standard cell. 
 macro_overlap                        0     Passed  Macro overlaps other macro. 
 partition_off_mfg_grid               0     Passed  Partition is not on manufacturing grid. 
 non_abutted_pin_group                0     Passed  Abutted pins are in non-abutting pin groups. 
 port_unconnected_internally          0     Passed  Port is not connected internally. 
 port_unconnected_externally          0     Passed  Port is not connected externally. 
 unmatched_cellrow_sites              0     Passed  Cell row sites do not match library cell sites. Placer will fail since row site must match cell site. 
 diff_site_cellrow_overlap            0     Passed  Cell rows with different sites overlap. 
 same_site_cellrow_overlap            0     Passed  Cell rows with same sites overlap. 
 odd_row_sites                        46    Warning The row does not contain an odd number of sites, or it extends beyond an adjacent row an odd number of sites. Every row must have an odd number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 even_row_sites                       0     Passed  The row does not contain an even number of sites, or it extends beyond an adjacent row an even number of sites. Every row must have an even number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 odd_row                              1     Warning The opposite horizontal core edges which have even number of rows between each other. 
 even_row                             0     Passed  The opposite horizontal core edges which have odd number of rows between each other. 
 cell_outside_partition               0     Passed  Cell outside of parent partition. Will cause pin assignment to fail. 
 cell_inside_partition                0     Passed  Foreign cell inside of partition. Will cause pin assignment to fail. 
 pg_nets                              2     Warning Defined power and ground nets. 
 no_pg_nets                           0     Passed  No power and ground nets defined. Use create_supply_net to define them. 
 no_lib_vias                          0     Passed  No library vias found in the design. May not be able to insert vias. 
 no_lib_via_rule                      0     Passed  No libary via rules found in the design. May not be able to insert vias. 
 unabutted_region_edge                0     Passed  Floorplan region edge does not abut another floorplan region edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_region_edge                  0     Passed  Floorplan region edge abuts another floorplan region edge. 
 unabutted_partition_edge             0     Passed  Partition edge does not abut another partition edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_partition_edge               0     Passed  Partition edge abuts another partition edge. 
 region_utilization                   0     Passed  Region utilization is greater than 95%. Placement will likely fail. Check for available rows and placement blockages. 
 unplaced_pads                        0     Passed  Unplaced pads will cause the global placer to fail. Place it or remove it. 
 unconnected_pads                     0     Passed  Unconnected pads placed in the design. 
 unabutted_pads                       0     Passed  Pad does not abut to a signal pad, filler pad, or corner cell. 
 unabutted_corner                     0     Passed  Corner cell does not abut to a signal pad, filler pad, or corner cell. 
 missing_sequential_cells             0     Passed  No sequential cells found in the design. This will cause macro connectivity analysis to fail. 
 no_pg_domains                        0     Passed  No power domains defined in the design. Recommend using create_power_domain to define one. 
 no_top_pg_domain                     0     Passed  No PG domain defined for top hierarchy. Recommend using create_power_domain to define one. 
 no_domain_cells                      0     Passed  Cells not assigned to a power domain. 
 no_cell_power_net                    2     Warning Cell is not connected to a power net. Use set_domain_supply_net to associate a power net with a power domain and all of its cells. Or use connect_supply_net to directly connect a power pin to a power net. 
 no_cell_ground_net                   2     Warning Cell is not connected to a ground net. Use set_domain_supply_net to associate a ground net with a power domain and all of its cells. Or use connect_supply_net to directly connect a ground pin to a ground net. 
 no_primary_power_net                 0     Passed  No primary power net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 no_primary_ground_net                0     Passed  No primary ground net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 core_area_outside_partition_boundary 0     Passed  Core area protrudes outside partition boundary. 
 row_orient_vs_pg_rails               0     Passed  The row orientation does not match the PG rails. 
 object_off_floorplan_grid            0     Passed  Objects are off floorplan grid. 

info CHK10: Checking technology...
                                                                Technology Errors                                                                
 Name                 Count Status Description 
 no_parasitics        0     Passed Layer has no corresponding parasitics data 
 no_ndr_vias          0     Passed No vias at all in non default rule. 
                                   Use default vias 
 partial_ndr_vias     0     Passed Not all layers have vias in non default rule. 
                                   Use default vias 
 duplicate_lvias      0     Passed Duplicate name for some lib_vias in non default rule. 
                                   To avoid unpredictable results please fix the problem by keeping unique names. 
 wrong_ndr_width      0     Passed Nondefault rule width is less then default width on the layer 
 wrong_ndr_space      0     Passed Nondefault rule spacing is less then required spacing on the layer 
 wrong_ndr_min_layer  0     Passed Nondefault rule min layer is higher than partition max layer 
 wrong_ndr_max_layer  0     Passed Nondefault rule max layer is higher than partition max layer 
 ndr_duplicated       0     Passed Nondefault rule has duplication in different libraries 
 wrong_min_area       0     Passed Min area requirement is too big 
 wrong_hole_area      0     Passed Hole area requirement is too big 
 wrong_mfgrid         0     Passed Manufacturing grid is too big 
 not_even_mfgrid      0     Passed All width and spacing rules on all metal and cut layers must be an even multiple of manufacturing grid (2*N*mg) 
 wrong_layer_dir      0     Passed Direction of the layer is not reversed to below layer 
 wrong_layer_order    0     Passed Order of layer is wrong, should be metal-cut-metal-...-metal 
 wrong_m1_width       0     Passed Width of M1 pins is less then minimum width parameter 
 wrong_cut_size       0     Passed Size of cut is not defined and can't be determined 
 wrong_cut_space      0     Passed Space between cuts is not defined and can't be determined 
 wrong_diff_cut_space 0     Passed Diffnet cut spacing is less then samenet cut spacing 
 wrong_proj_cut_space 0     Passed Projection cut spacing is less to diffnet cut spacing 
 max_metal            0     Passed Top metal is too wide for routing 

info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp_rru': Region Utilization Report
Generated on Sat Dec 24 10:13:51 2022
  
                                         Report Region Utilization                                         
   Partition/Region MH NMH Cell Area Placeable Area Useable Area Placer Utilization(%) Silicon Utilization(%) 
 0 Radix4           -  -   2637.66   4135.77        2637.66      63.7767               59.2 

NRF info: Please check the number of associated libraries in table below, each corners should have same number of associated libs
                       Corner_Summary                       
 Corner     #Max_Libs #Min_Libs #Proc_Libs Setup Hold  Enable 
 slow       0         0         1          true  false false 
 fast       0         0         1          false true  false 
 corner_0_0 1         1         1          true  true  true 

NRF info: Please review layer resistance and capacitance values in tables below
Report 'capacitance': Capacitance Report
Generated on Sat Dec 24 10:13:52 2022
  
                                                                Layer Capacitance                                                                 
                            metal1      metal2      metal3    metal4     metal5     metal6     metal7    metal8     metal9     metal10    poly 
 new_rcmaster_techFreePDK45 1.48296e-05 1.09236e-05 1.521e-05 1.5446e-05 1.5236e-05 1.5127e-05 1.539e-05 1.4979e-05 1.7227e-05 1.6977e-05 1.4766e-05 

Report 'resistance': Resistance Report
Generated on Sat Dec 24 10:13:52 2022
  
                                                                               Layer Resistance                                                                                
                                     metal1  metal2  metal3  metal4  metal5  metal6  metal7  metal8  metal9 metal10 via1  via2  via3  via4  via5  via6  via7  via8  via9   poly 
 <new_rcmaster_techFreePDK45 25.00C> 0.00038 0.00025 0.00025 0.00021 0.00021 0.00021 7.5e-05 7.5e-05 3e-05  3e-05   0.005 0.005 0.005 0.003 0.003 0.003 0.001 0.001 0.0005 0.0078 

NRF info: Please check timing constraints summary in table below
Report 'report_read_constraints': User Constraints
Generated on Sat Dec 24 10:13:52 2022
  
              USER CONSTRAINTS              
              MODE default MODE new_mode Total 
 create_clock 0            1             1 
 set_load     0            1             1 
 Total        0            2             2 

NRF warning: There are 70 dont_modify nets and they won't be optimized
NRF info: Design has 63.7767 initial placement utilization.
---------------------------------------------------------------------------
|                         Current Units Settings                          |
|-------------------------------------------------------------------------|
| Value type  Unit name Input settings  Output settings Precision Format  | 
|-------------------------------------------------------------------------|
| time        second    nano (e-9)      nano (e-9)      4         decimal | 
| frequency   hertz     giga (e+9)      giga (e+9)      4         decimal | 
| distance    meter     angstrom (e-10) angstrom (e-10) 4         decimal | 
| capacitance farad     femto (e-15)    femto (e-15)    1         float   | 
| resistance  ohm       kilo (e+3)      kilo (e+3)      4         float   | 
| inductance  henry     nano (e-9)      nano (e-9)      1         decimal | 
| current     ampere    milli (e-3)     milli (e-3)     4         decimal | 
| power       watt      nano (e-9)      nano (e-9)      0         decimal | 
| voltage     volt      one             one             2         decimal | 
| temperature celsius   one             one             2         decimal | 
| area        sq-meter  sq-micro (e-12) sq-micro (e-12) 3         decimal | 
---------------------------------------------------------------------------


 
    ######################################################################################################################  
                         FINISHED IMPORT DESIGN CHECKS PLEASE REVIEW ABOVE BEFORE PROCEEDING FURTHER  
    ###################################################################################################################### 

info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 193M, CVMEM - 1687M, PVMEM - 1992M)
Report 'messages': Messages Report
Generated on Sat Dec 24 10:13:52 2022
  
------------------------------------------------------------------------------------------------------
|                                           Error Messages                                           |
|-------------+--------------------+-----------------------------------------------------------------|
| Message ID  | Number of messages | Message text (of first message)                                 | 
|-------------+--------------------+-----------------------------------------------------------------|
| PGR142      | 46                 | Cannot create library via. Layers metal1, metal5 at (651100     | 
|             |                    | 583150 652200 584850) in partition Radix4                       | 
|-------------+--------------------+-----------------------------------------------------------------|
| TA_CMDS1611 | 1                  | No valid start-points are specified for the -from argument.     | 
|-------------+--------------------+-----------------------------------------------------------------|
| UI26        | 1                  | Script file '/home/vlsi/Desktop/Lab5_2022/constraints/demo_a    | 
|             |                    | dder_func.sdc' execution failed (and stopped) at line 26 (can't | 
|             |                    | read "transition": no such variable).                           | 
------------------------------------------------------------------------------------------------------

Total number of error messages:  48
  
-------------------------------------------------------------------------------------------------------
|                                          Warning Messages                                           |
|------------+--------------------+-------------------------------------------------------------------|
| Message ID | Number of messages | Message text (of first message)                                   | 
|------------+--------------------+-------------------------------------------------------------------|
| UI705      | 2                  | 'create_argument -value_type' specified value was ignored.        | 
|------------+--------------------+-------------------------------------------------------------------|
| UI54       | 10                 | UI54: redirecting output of %1 to %2                              | 
|------------+--------------------+-------------------------------------------------------------------|
| SDBLEF112  | 1                  | A manufacturing grid definition in the DB irrelevant to what is   | 
|            |                    | defined in the tech LEF for MANUFACTURINGGRID                     | 
|------------+--------------------+-------------------------------------------------------------------|
| LIB47      | 1                  | Unknown library keyword 'thickness_unit' at line 15.              | 
|------------+--------------------+-------------------------------------------------------------------|
| LIB4       | 2                  | Layer 'contact' is not defined in LEF.                            | 
|------------+--------------------+-------------------------------------------------------------------|
| UI7        | 1                  | Argument '-select' already specified; using last value            | 
|            |                    | 'true'.                                                           | 
|------------+--------------------+-------------------------------------------------------------------|
| SDB10      | 2                  | 1 unconnected input pins in hier 'carry_lookahead_adder'.         | 
|------------+--------------------+-------------------------------------------------------------------|
| SDB29      | 1                  | After linking, there are 70 dont_modify and 70 driverless         | 
|            |                    | nets.                                                             | 
|------------+--------------------+-------------------------------------------------------------------|
| UI160      | 2                  | Clear all variables that may contain removed objects.             | 
|------------+--------------------+-------------------------------------------------------------------|
| UI137      | 1                  | The precision for 'angstrom' has been set to the minimum of       | 
|            |                    | '4'                                                               | 
|------------+--------------------+-------------------------------------------------------------------|
| PGR151     | 1                  | Spacing for net VSS has been set into 1400a.                      | 
|------------+--------------------+-------------------------------------------------------------------|
| CSDB87     | 1                  | Property name 'placed' has been deprecated. Use 'placed_state'.   | 
|------------+--------------------+-------------------------------------------------------------------|
| PLC2012    | 2                  | The port 'clk' is not fixed.                                      | 
|------------+--------------------+-------------------------------------------------------------------|
| CHK321     | 4                  | Check 'tracks_misalign' will not flag errors, as the top          | 
|            |                    | partition has been specified.                                     | 
|------------+--------------------+-------------------------------------------------------------------|
| CHK320     | 8                  | The default value '1' is used for 'multiple' option of            | 
|            |                    | 'macro_height_multiple' check. No errors will be flagged.         | 
|------------+--------------------+-------------------------------------------------------------------|
| TA_CMDS34  | 1                  | Reading the constraint file stopped prematurely on an error. Some | 
|            |                    | legal constraints may have been skipped.                          | 
-------------------------------------------------------------------------------------------------------

Total number of warning messages:  40
info UI33: performed source of flow_scripts/0_import.tcl for 5 sec (CPU time: 6 sec; MEM: RSS - 193M, CVMEM - 1687M, PVMEM - 1992M)
Nitro-SoC> start
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 2500a -yb_area 0a -xr_area 3900a -yt_area 672000a -filter "@net_name == VDD && @length == 672000.0000 && @width == 1400.0000 && @layer == metal5 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> zoom_to -target area -xl_area 211680a -yb_area 218435a -xr_area 450692a -yt_area 460363a
Nitro-SoC> zoom_to -target area -xl_area 211680a -yb_area 241406a -xr_area 450692a -yt_area 483334a
Nitro-SoC> zoom_to -target area -xl_area 211680a -yb_area 311296a -xr_area 450692a -yt_area 553224a
Nitro-SoC> zoom_to -target area -xl_area 211680a -yb_area 317161a -xr_area 450692a -yt_area 559089a
Nitro-SoC> zoom_to -target area -xl_area 211680a -yb_area 320094a -xr_area 450692a -yt_area 562022a
Nitro-SoC> zoom_to -target area -xl_area 211680a -yb_area 450099a -xr_area 450692a -yt_area 692027a
Nitro-SoC> zoom_to -target area -xl_area 211680a -yb_area 453032a -xr_area 450692a -yt_area 694960a
Nitro-SoC> zoom_to -target area -xl_area 211680a -yb_area 458897a -xr_area 450692a -yt_area 700825a
Nitro-SoC> zoom_to -target area -xl_area 272381a -yb_area 518171a -xr_area 394753a -yt_area 642036a
Nitro-SoC> zoom_to -target area -xl_area 307914a -yb_area 518171a -xr_area 430286a -yt_area 642036a
Nitro-SoC> zoom_to -target area -xl_area 458053a -yb_area 518171a -xr_area 580425a -yt_area 642036a
Nitro-SoC> zoom_to -target area -xl_area 459805a -yb_area 518171a -xr_area 582177a -yt_area 642036a
Nitro-SoC> zoom_to -target area -xl_area 480574a -yb_area 518171a -xr_area 602946a -yt_area 642036a
Nitro-SoC> zoom_to -target area -xl_area 484077a -yb_area 518171a -xr_area 606449a -yt_area 642036a
Nitro-SoC> zoom_to -target area -xl_area 493586a -yb_area 518171a -xr_area 615958a -yt_area 642036a
Nitro-SoC> zoom_to -target area -xl_area 496089a -yb_area 518171a -xr_area 618461a -yt_area 642036a
Nitro-SoC> zoom_to -target area -xl_area 500593a -yb_area 518171a -xr_area 622965a -yt_area 642036a
Nitro-SoC> zoom_to -target area -xl_area 513605a -yb_area 518171a -xr_area 635977a -yt_area 642036a
Nitro-SoC> zoom_to -target area -xl_area 521362a -yb_area 518171a -xr_area 643734a -yt_area 642036a
Nitro-SoC> zoom_to -target area -xl_area 522113a -yb_area 518171a -xr_area 644485a -yt_area 642036a
Nitro-SoC> zoom_to -target area -xl_area 529870a -yb_area 518171a -xr_area 652242a -yt_area 642036a
Nitro-SoC> zoom_to -target area -xl_area 542131a -yb_area 518171a -xr_area 664503a -yt_area 642036a
Nitro-SoC> zoom_to -target area -xl_area 571867a -yb_area 550686a -xr_area 634520a -yt_area 614104a
Nitro-SoC> zoom_to -target area -xl_area 571867a -yb_area 559270a -xr_area 634520a -yt_area 622688a
Nitro-SoC> zoom_to -target area -xl_area 571867a -yb_area 585406a -xr_area 634520a -yt_area 648824a
Nitro-SoC> zoom_to -target area -xl_area 571867a -yb_area 608595a -xr_area 634520a -yt_area 672013a
Nitro-SoC> zoom_to -target area -xl_area 571867a -yb_area 617307a -xr_area 634520a -yt_area 680725a
Nitro-SoC> zoom_to -target area -xl_area 571867a -yb_area 620126a -xr_area 634520a -yt_area 683544a
Nitro-SoC> zoom_to -target area -xl_area 571867a -yb_area 617308a -xr_area 634520a -yt_area 680726a
Nitro-SoC> zoom_to -target area -xl_area 571867a -yb_area 611415a -xr_area 634520a -yt_area 674833a
Nitro-SoC> zoom_to -target area -xl_area 571867a -yb_area 608596a -xr_area 634520a -yt_area 672014a
Nitro-SoC> zoom_to -target area -xl_area 571867a -yb_area 605649a -xr_area 634520a -yt_area 669067a
Nitro-SoC> zoom_to -target area -xl_area 571867a -yb_area 602831a -xr_area 634520a -yt_area 666249a
Nitro-SoC> zoom_to -target area -xl_area 571867a -yb_area 591172a -xr_area 634520a -yt_area 654590a
Nitro-SoC> zoom_to -target area -xl_area 584339a -yb_area 602590a -xr_area 624436a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 586060a -yb_area 602590a -xr_area 626157a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 586962a -yb_area 602590a -xr_area 627059a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 589586a -yb_area 602590a -xr_area 629683a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 590406a -yb_area 602590a -xr_area 630503a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 592128a -yb_area 602590a -xr_area 632225a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 593932a -yb_area 602590a -xr_area 634029a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 596473a -yb_area 602590a -xr_area 636570a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 597375a -yb_area 602590a -xr_area 637472a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 599999a -yb_area 602590a -xr_area 640096a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 601721a -yb_area 602590a -xr_area 641818a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 605165a -yb_area 602590a -xr_area 645262a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 606886a -yb_area 602590a -xr_area 646983a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 609510a -yb_area 602590a -xr_area 649607a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 612954a -yb_area 602590a -xr_area 653051a -yt_area 643176a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 606608a -xr_area 652970a -yt_area 647194a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 610626a -xr_area 652970a -yt_area 651212a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 614643a -xr_area 652970a -yt_area 655229a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 618661a -xr_area 652970a -yt_area 659247a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 622678a -xr_area 652970a -yt_area 663264a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 626696a -xr_area 652970a -yt_area 667282a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 630714a -xr_area 652970a -yt_area 671300a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 634731a -xr_area 652970a -yt_area 675317a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 638749a -xr_area 652970a -yt_area 679335a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 637274a -xr_area 652970a -yt_area 677860a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 634404a -xr_area 652970a -yt_area 674990a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 631453a -xr_area 652970a -yt_area 672039a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 628583a -xr_area 652970a -yt_area 669169a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 625713a -xr_area 652970a -yt_area 666299a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 622761a -xr_area 652970a -yt_area 663347a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 619892a -xr_area 652970a -yt_area 660478a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 614070a -xr_area 652970a -yt_area 654656a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 602509a -xr_area 652970a -yt_area 643095a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 599640a -xr_area 652970a -yt_area 640226a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 596688a -xr_area 652970a -yt_area 637274a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 590949a -xr_area 652970a -yt_area 631535a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 582257a -xr_area 652970a -yt_area 622843a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 573566a -xr_area 652970a -yt_area 614152a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 562005a -xr_area 652970a -yt_area 602591a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 547493a -xr_area 652970a -yt_area 588079a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 541671a -xr_area 652970a -yt_area 582257a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 532980a -xr_area 652970a -yt_area 573566a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 509859a -xr_area 652970a -yt_area 550445a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 506907a -xr_area 652970a -yt_area 547493a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 504037a -xr_area 652970a -yt_area 544623a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 501167a -xr_area 652970a -yt_area 541753a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 501167a -xr_area 652970a -yt_area 541753a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 535931a -xr_area 652970a -yt_area 576517a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 469273a -xr_area 652970a -yt_area 509859a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 504036a -xr_area 652970a -yt_area 544622a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 454842a -xr_area 652970a -yt_area 495428a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 492475a -xr_area 652970a -yt_area 533061a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 489525a -xr_area 652970a -yt_area 530111a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 451890a -xr_area 652970a -yt_area 492476a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 489524a -xr_area 652970a -yt_area 530110a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 486655a -xr_area 652970a -yt_area 527241a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 489524a -xr_area 652970a -yt_area 530110a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 486655a -xr_area 652970a -yt_area 527241a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 443199a -xr_area 652970a -yt_area 483785a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 480832a -xr_area 652970a -yt_area 521418a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 477964a -xr_area 652970a -yt_area 518550a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 411386a -xr_area 652970a -yt_area 451972a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 449020a -xr_area 652970a -yt_area 489606a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 446151a -xr_area 652970a -yt_area 486737a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 379491a -xr_area 652970a -yt_area 420077a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 417125a -xr_area 652970a -yt_area 457711a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 414256a -xr_area 652970a -yt_area 454842a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 341857a -xr_area 652970a -yt_area 382443a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 376621a -xr_area 652970a -yt_area 417207a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 312914a -xr_area 652970a -yt_area 353500a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 350547a -xr_area 652970a -yt_area 391133a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 347679a -xr_area 652970a -yt_area 388265a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 309962a -xr_area 652970a -yt_area 350548a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 344726a -xr_area 652970a -yt_area 385312a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 324475a -xr_area 652970a -yt_area 365061a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 321605a -xr_area 652970a -yt_area 362191a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 318653a -xr_area 652970a -yt_area 359239a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 312914a -xr_area 652970a -yt_area 353500a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 309962a -xr_area 652970a -yt_area 350548a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 307093a -xr_area 652970a -yt_area 347679a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 301271a -xr_area 652970a -yt_area 341857a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 298401a -xr_area 652970a -yt_area 338987a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 286841a -xr_area 652970a -yt_area 327427a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 278149a -xr_area 652970a -yt_area 318735a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 272328a -xr_area 652970a -yt_area 312914a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 263637a -xr_area 652970a -yt_area 304223a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 254946a -xr_area 652970a -yt_area 295532a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 246255a -xr_area 652970a -yt_area 286841a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 243385a -xr_area 652970a -yt_area 283971a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 240515a -xr_area 652970a -yt_area 281101a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 237563a -xr_area 652970a -yt_area 278149a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 234694a -xr_area 652970a -yt_area 275280a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 220181a -xr_area 652970a -yt_area 260767a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 217311a -xr_area 652970a -yt_area 257897a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 214442a -xr_area 652970a -yt_area 255028a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 211490a -xr_area 652970a -yt_area 252076a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 176725a -xr_area 652970a -yt_area 217311a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 170986a -xr_area 652970a -yt_area 211572a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 159343a -xr_area 652970a -yt_area 199929a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 147782a -xr_area 652970a -yt_area 188368a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 144913a -xr_area 652970a -yt_area 185499a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 136221a -xr_area 652970a -yt_area 176807a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 133352a -xr_area 652970a -yt_area 173938a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 124661a -xr_area 652970a -yt_area 165247a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 121709a -xr_area 652970a -yt_area 162295a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 118839a -xr_area 652970a -yt_area 159425a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 113018a -xr_area 652970a -yt_area 153604a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 110148a -xr_area 652970a -yt_area 150734a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 104327a -xr_area 652970a -yt_area 144913a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 69562a -xr_area 652970a -yt_area 110148a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 63823a -xr_area 652970a -yt_area 104409a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 60871a -xr_area 652970a -yt_area 101457a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 58001a -xr_area 652970a -yt_area 98587a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 55131a -xr_area 652970a -yt_area 95717a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 46440a -xr_area 652970a -yt_area 87026a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area 2985a -xr_area 652970a -yt_area 43571a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -14398a -xr_area 652970a -yt_area 26188a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -20219a -xr_area 652970a -yt_area 20367a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -28910a -xr_area 652970a -yt_area 11676a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -31780a -xr_area 652970a -yt_area 8806a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -34650a -xr_area 652970a -yt_area 5936a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -37601a -xr_area 652970a -yt_area 2985a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -43341a -xr_area 652970a -yt_area -2755a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -52032a -xr_area 652970a -yt_area -11446a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -57853a -xr_area 652970a -yt_area -17267a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -60723a -xr_area 652970a -yt_area -20137a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -63675a -xr_area 652970a -yt_area -23089a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -69414a -xr_area 652970a -yt_area -28828a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -72284a -xr_area 652970a -yt_area -31698a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -69415a -xr_area 652970a -yt_area -28829a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -54985a -xr_area 652970a -yt_area -14399a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -43342a -xr_area 652970a -yt_area -2756a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -37602a -xr_area 652970a -yt_area 2984a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -28911a -xr_area 652970a -yt_area 11675a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -25960a -xr_area 652970a -yt_area 14626a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -23090a -xr_area 652970a -yt_area 17496a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -20220a -xr_area 652970a -yt_area 20366a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -17268a -xr_area 652970a -yt_area 23318a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -8577a -xr_area 652970a -yt_area 32009a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -5708a -xr_area 652970a -yt_area 34878a
Nitro-SoC> zoom_to -target area -xl_area 612873a -yb_area -2838a -xr_area 652970a -yt_area 37748a
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 651100a -yb_area 0a -xr_area 652500a -yt_area 672000a -filter "@net_name == VDD && @length == 672000.0000 && @width == 1400.0000 && @layer == metal5 && @orientation == vertical && @route_type == pre_route"] -keep true
Nitro-SoC> trigger_gui -name design:edit_delete
Nitro-SoC> remove_objects -objects [get_selection]
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 1 object (out of 1 object)
Nitro-SoC> zoom_to -target area -xl_area 612135a -yb_area -2838a -xr_area 652232a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 604264a -yb_area -2838a -xr_area 644361a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 597376a -yb_area -2838a -xr_area 637473a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 593933a -yb_area -2838a -xr_area 634030a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 593031a -yb_area -2838a -xr_area 633128a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 592129a -yb_area -2838a -xr_area 632226a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 591309a -yb_area -2838a -xr_area 631406a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 590407a -yb_area -2838a -xr_area 630504a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 589587a -yb_area -2838a -xr_area 629684a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 575648a -yb_area -2838a -xr_area 615745a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 557446a -yb_area -2838a -xr_area 597543a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 546131a -yb_area -2838a -xr_area 586228a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 545311a -yb_area -2838a -xr_area 585408a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 544409a -yb_area -2838a -xr_area 584506a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 533177a -yb_area -2838a -xr_area 573274a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 527929a -yb_area -2838a -xr_area 568026a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 526207a -yb_area -2838a -xr_area 566304a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 525387a -yb_area -2838a -xr_area 565484a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 522764a -yb_area -2838a -xr_area 562861a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 516696a -yb_area -2838a -xr_area 556793a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 515794a -yb_area -2838a -xr_area 555891a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 514974a -yb_area -2838a -xr_area 555071a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 508825a -yb_area -2838a -xr_area 548922a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 504561a -yb_area -2838a -xr_area 544658a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 501938a -yb_area -2838a -xr_area 542035a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 501036a -yb_area -2838a -xr_area 541133a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 500216a -yb_area -2838a -xr_area 540313a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 499314a -yb_area -2838a -xr_area 539411a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 497592a -yb_area -2838a -xr_area 537689a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 494148a -yb_area -2838a -xr_area 534245a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 492345a -yb_area -2838a -xr_area 532442a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 489803a -yb_area -2838a -xr_area 529900a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 482834a -yb_area -2838a -xr_area 522931a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 480210a -yb_area -2838a -xr_area 520307a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 477586a -yb_area -2838a -xr_area 517683a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 476766a -yb_area -2838a -xr_area 516863a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 475864a -yb_area -2838a -xr_area 515961a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 475044a -yb_area -2838a -xr_area 515141a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 474142a -yb_area -2838a -xr_area 514239a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 473323a -yb_area -2838a -xr_area 513420a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 472421a -yb_area -2838a -xr_area 512518a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 471519a -yb_area -2838a -xr_area 511616a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 466353a -yb_area -2838a -xr_area 506450a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 464631a -yb_area -2838a -xr_area 504728a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 463729a -yb_area -2838a -xr_area 503826a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 458564a -yb_area -2838a -xr_area 498661a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 455940a -yb_area -2838a -xr_area 496037a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 452497a -yb_area -2838a -xr_area 492594a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 446429a -yb_area -2838a -xr_area 486526a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 445527a -yb_area -2838a -xr_area 485624a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 443805a -yb_area -2838a -xr_area 483902a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 437738a -yb_area -2838a -xr_area 477835a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 435114a -yb_area -2838a -xr_area 475211a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 429047a -yb_area -2838a -xr_area 469144a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 425603a -yb_area -2838a -xr_area 465700a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 424701a -yb_area -2838a -xr_area 464798a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 423799a -yb_area -2838a -xr_area 463896a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 422979a -yb_area -2838a -xr_area 463076a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 422078a -yb_area -2838a -xr_area 462175a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 421258a -yb_area -2838a -xr_area 461355a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 420356a -yb_area -2838a -xr_area 460453a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 419454a -yb_area -2838a -xr_area 459551a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 416010a -yb_area -2838a -xr_area 456107a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 415190a -yb_area -2838a -xr_area 455287a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 414288a -yb_area -2838a -xr_area 454385a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 413386a -yb_area -2838a -xr_area 453483a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 408221a -yb_area -2838a -xr_area 448318a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 406499a -yb_area -2838a -xr_area 446596a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 402973a -yb_area -2838a -xr_area 443070a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 393462a -yb_area -2838a -xr_area 433559a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 387395a -yb_area -2838a -xr_area 427492a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 384771a -yb_area -2838a -xr_area 424868a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 383951a -yb_area -2838a -xr_area 424048a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 382147a -yb_area -2838a -xr_area 422244a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 379606a -yb_area -2838a -xr_area 419703a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 378704a -yb_area -2838a -xr_area 418801a -yt_area 37748a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 398650a -yb_area 0a -xr_area 399350a -yt_area 700a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 3610a -dy 900a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> select_objects -objects [get_area_objects -type wire -xl_area 394500a -yb_area 0a -xr_area 395900a -yt_area 672000a -filter "@net_name == VSS && @length == 672000.0000 && @width == 1400.0000 && @layer == metal5 && @orientation == vertical && @route_type == pre_route"] -keep false
Nitro-SoC> move_objects -objects [get_selection] -dx -410a -dy -1480a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 394850a -yb_area 0a -xr_area 395550a -yt_area 700a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -5410a -dy 1970a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx -1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 377884a -yb_area -2838a -xr_area 417981a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 371735a -yb_area -2838a -xr_area 411832a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 370013a -yb_area -2838a -xr_area 410110a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 369193a -yb_area -2838a -xr_area 409290a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 367471a -yb_area -2838a -xr_area 407568a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 366569a -yb_area -2838a -xr_area 406666a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 363125a -yb_area -2838a -xr_area 403222a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 362223a -yb_area -2838a -xr_area 402320a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 361322a -yb_area -2838a -xr_area 401419a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 360502a -yb_area -2838a -xr_area 400599a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 359600a -yb_area -2838a -xr_area 399697a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 357058a -yb_area -2838a -xr_area 397155a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 350909a -yb_area -2838a -xr_area 391006a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 347465a -yb_area -2838a -xr_area 387562a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 335330a -yb_area -2838a -xr_area 375427a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 333608a -yb_area -2838a -xr_area 373705a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 326639a -yb_area -2838a -xr_area 366736a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 325819a -yb_area -2838a -xr_area 365916a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 322293a -yb_area -2838a -xr_area 362390a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 319752a -yb_area -2838a -xr_area 359849a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 318850a -yb_area -2838a -xr_area 358947a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 316226a -yb_area -2838a -xr_area 356323a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 312782a -yb_area -2838a -xr_area 352879a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 311880a -yb_area -2838a -xr_area 351977a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 309339a -yb_area -2838a -xr_area 349436a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 308437a -yb_area -2838a -xr_area 348534a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 304091a -yb_area -2838a -xr_area 344188a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 303189a -yb_area -2838a -xr_area 343286a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 299746a -yb_area -2838a -xr_area 339843a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 297122a -yb_area -2838a -xr_area 337219a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 293678a -yb_area -2838a -xr_area 333775a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 292776a -yb_area -2838a -xr_area 332873a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 288513a -yb_area -2838a -xr_area 328610a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 287611a -yb_area -2838a -xr_area 327708a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 286709a -yb_area -2838a -xr_area 326806a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 281543a -yb_area -2838a -xr_area 321640a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 279822a -yb_area -2838a -xr_area 319919a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 264161a -yb_area -2838a -xr_area 304258a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 261619a -yb_area -2838a -xr_area 301716a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 260717a -yb_area -2838a -xr_area 300814a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 259816a -yb_area -2838a -xr_area 299913a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 258996a -yb_area -2838a -xr_area 299093a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 252928a -yb_area -2838a -xr_area 293025a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 251206a -yb_area -2838a -xr_area 291303a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 249403a -yb_area -2838a -xr_area 289500a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 245959a -yb_area -2838a -xr_area 286056a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 244237a -yb_area -2838a -xr_area 284334a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 242515a -yb_area -2838a -xr_area 282612a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 238170a -yb_area -2838a -xr_area 278267a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 237268a -yb_area -2838a -xr_area 277365a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 236448a -yb_area -2838a -xr_area 276545a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 232922a -yb_area -2838a -xr_area 273019a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 228577a -yb_area -2838a -xr_area 268674a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 226855a -yb_area -2838a -xr_area 266952a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 226035a -yb_area -2838a -xr_area 266132a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 225133a -yb_area -2838a -xr_area 265230a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 219066a -yb_area -2838a -xr_area 259163a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 217344a -yb_area -2838a -xr_area 257441a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 209554a -yb_area -2838a -xr_area 249651a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 206029a -yb_area -2838a -xr_area 246126a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 203487a -yb_area -2838a -xr_area 243584a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 197338a -yb_area -2838a -xr_area 237435a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 195616a -yb_area -2838a -xr_area 235713a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 194796a -yb_area -2838a -xr_area 234893a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 193894a -yb_area -2838a -xr_area 233991a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 193074a -yb_area -2838a -xr_area 233171a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 192172a -yb_area -2838a -xr_area 232269a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 190450a -yb_area -2838a -xr_area 230547a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 189548a -yb_area -2838a -xr_area 229645a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 188729a -yb_area -2838a -xr_area 228826a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 186925a -yb_area -2838a -xr_area 227022a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 186105a -yb_area -2838a -xr_area 226202a -yt_area 37748a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 170650a -yb_area 0a -xr_area 171350a -yt_area 700a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 11230a -dy 1800a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 184383a -yb_area -2838a -xr_area 224480a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 168723a -yb_area -2838a -xr_area 208820a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 165279a -yb_area -2838a -xr_area 205376a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 161835a -yb_area -2838a -xr_area 201932a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 160031a -yb_area -2838a -xr_area 200128a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 159211a -yb_area -2838a -xr_area 199308a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 158310a -yb_area -2838a -xr_area 198407a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 157490a -yb_area -2838a -xr_area 197587a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 156588a -yb_area -2838a -xr_area 196685a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 155686a -yb_area -2838a -xr_area 195783a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 153964a -yb_area -2838a -xr_area 194061a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 144453a -yb_area -2838a -xr_area 184550a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 142731a -yb_area -2838a -xr_area 182828a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 141009a -yb_area -2838a -xr_area 181106a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 140107a -yb_area -2838a -xr_area 180204a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 138386a -yb_area -2838a -xr_area 178483a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 137484a -yb_area -2838a -xr_area 177581a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 136664a -yb_area -2838a -xr_area 176761a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 135762a -yb_area -2838a -xr_area 175859a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 131416a -yb_area -2838a -xr_area 171513a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 114936a -yb_area -2838a -xr_area 155033a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 114116a -yb_area -2838a -xr_area 154213a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 112312a -yb_area -2838a -xr_area 152409a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 111492a -yb_area -2838a -xr_area 151589a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 110590a -yb_area -2838a -xr_area 150687a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 109770a -yb_area -2838a -xr_area 149867a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 108868a -yb_area -2838a -xr_area 148965a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 95012a -yb_area -2838a -xr_area 135109a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 88944a -yb_area -2838a -xr_area 129041a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 88042a -yb_area -2838a -xr_area 128139a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 87223a -yb_area -2838a -xr_area 127320a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 86321a -yb_area -2838a -xr_area 126418a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 84599a -yb_area -2838a -xr_area 124696a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 83697a -yb_area -2838a -xr_area 123794a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 75908a -yb_area -2838a -xr_area 116005a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 75006a -yb_area -2838a -xr_area 115103a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 74186a -yb_area -2838a -xr_area 114283a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 73284a -yb_area -2838a -xr_area 113381a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 72464a -yb_area -2838a -xr_area 112561a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 68938a -yb_area -2838a -xr_area 109035a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 63773a -yb_area -2838a -xr_area 103870a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 62871a -yb_area -2838a -xr_area 102968a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 62051a -yb_area -2838a -xr_area 102148a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 61149a -yb_area -2838a -xr_area 101246a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 51638a -yb_area -2838a -xr_area 91735a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 49014a -yb_area -2838a -xr_area 89111a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 48112a -yb_area -2838a -xr_area 88209a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 47292a -yb_area -2838a -xr_area 87389a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 46391a -yb_area -2838a -xr_area 86488a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 45571a -yb_area -2838a -xr_area 85668a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 43767a -yb_area -2838a -xr_area 83864a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 42947a -yb_area -2838a -xr_area 83044a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 42045a -yb_area -2838a -xr_area 82142a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 35978a -yb_area -2838a -xr_area 76075a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 34256a -yb_area -2838a -xr_area 74353a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 33354a -yb_area -2838a -xr_area 73451a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area -2838a -xr_area 72631a -yt_area 37748a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 114a -xr_area 72631a -yt_area 40700a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 14544a -xr_area 72631a -yt_area 55130a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 23236a -xr_area 72631a -yt_area 63822a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 55130a -xr_area 72631a -yt_area 95716a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 95634a -xr_area 72631a -yt_area 136220a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 110147a -xr_area 72631a -yt_area 150733a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 136220a -xr_area 72631a -yt_area 176806a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 156472a -xr_area 72631a -yt_area 197058a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 159342a -xr_area 72631a -yt_area 199928a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 199928a -xr_area 72631a -yt_area 240514a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 237562a -xr_area 72631a -yt_area 278148a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 243384a -xr_area 72631a -yt_area 283970a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 246254a -xr_area 72631a -yt_area 286840a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 257896a -xr_area 72631a -yt_area 298482a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 260766a -xr_area 72631a -yt_area 301352a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 295531a -xr_area 72631a -yt_area 336117a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 301270a -xr_area 72631a -yt_area 341856a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 307092a -xr_area 72631a -yt_area 347678a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 336035a -xr_area 72631a -yt_area 376621a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 362108a -xr_area 72631a -yt_area 402694a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 414255a -xr_area 72631a -yt_area 454841a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 417125a -xr_area 72631a -yt_area 457711a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 420076a -xr_area 72631a -yt_area 460662a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 463532a -xr_area 72631a -yt_area 504118a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 472223a -xr_area 72631a -yt_area 512809a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 475093a -xr_area 72631a -yt_area 515679a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 492475a -xr_area 72631a -yt_area 533061a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 495345a -xr_area 72631a -yt_area 535931a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 498215a -xr_area 72631a -yt_area 538801a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 501166a -xr_area 72631a -yt_area 541752a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 512727a -xr_area 72631a -yt_area 553313a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 518549a -xr_area 72631a -yt_area 559135a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 524288a -xr_area 72631a -yt_area 564874a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 564874a -xr_area 72631a -yt_area 605460a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 631452a -xr_area 72631a -yt_area 672038a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 660477a -xr_area 72631a -yt_area 701063a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 686550a -xr_area 72631a -yt_area 727136a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 709672a -xr_area 72631a -yt_area 750258a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 724184a -xr_area 72631a -yt_area 764770a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 747306a -xr_area 72631a -yt_area 787892a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 764688a -xr_area 72631a -yt_area 805274a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 785022a -xr_area 72631a -yt_area 825608a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 808144a -xr_area 72631a -yt_area 848730a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 822657a -xr_area 72631a -yt_area 863243a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 842909a -xr_area 72631a -yt_area 883495a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 845778a -xr_area 72631a -yt_area 886364a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 813967a -xr_area 72631a -yt_area 854553a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 805275a -xr_area 72631a -yt_area 845861a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 799454a -xr_area 72631a -yt_area 840040a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 796584a -xr_area 72631a -yt_area 837170a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 785023a -xr_area 72631a -yt_area 825609a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 767641a -xr_area 72631a -yt_area 808227a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 761820a -xr_area 72631a -yt_area 802406a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 758950a -xr_area 72631a -yt_area 799536a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 755998a -xr_area 72631a -yt_area 796584a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 753129a -xr_area 72631a -yt_area 793715a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 750259a -xr_area 72631a -yt_area 790845a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 729925a -xr_area 72631a -yt_area 770511a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 727055a -xr_area 72631a -yt_area 767641a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 721234a -xr_area 72631a -yt_area 761820a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 721234a -xr_area 72631a -yt_area 761820a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 718364a -xr_area 72631a -yt_area 758950a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 715494a -xr_area 72631a -yt_area 756080a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 703851a -xr_area 72631a -yt_area 744437a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 700982a -xr_area 72631a -yt_area 741568a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 698112a -xr_area 72631a -yt_area 738698a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 695242a -xr_area 72631a -yt_area 735828a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 689421a -xr_area 72631a -yt_area 730007a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 686551a -xr_area 72631a -yt_area 727137a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 683599a -xr_area 72631a -yt_area 724185a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 680730a -xr_area 72631a -yt_area 721316a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 677860a -xr_area 72631a -yt_area 718446a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 674908a -xr_area 72631a -yt_area 715494a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 672039a -xr_area 72631a -yt_area 712625a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 669169a -xr_area 72631a -yt_area 709755a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 663347a -xr_area 72631a -yt_area 703933a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 660478a -xr_area 72631a -yt_area 701064a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 651787a -xr_area 72631a -yt_area 692373a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 637274a -xr_area 72631a -yt_area 677860a
Nitro-SoC> zoom_to -target area -xl_area 32534a -yb_area 634404a -xr_area 72631a -yt_area 674990a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 83250a -yb_area 671300a -xr_area 83950a -yt_area 672000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -3690a -dy -2380a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx -1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 88950a -yb_area 671300a -xr_area 89650a -yt_area 672000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep false
Nitro-SoC> clear_selection
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 0 objects (out of 0 objects)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of clear_selection
info UI49: performed undo of clear_selection
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of clear_selection
info UI49: performed undo of clear_selection
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> clear_selection
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 88950a -yb_area 671300a -xr_area 89650a -yt_area 672000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 4920a -dy -3200a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 33353a -yb_area 634485a -xr_area 73450a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 34255a -yb_area 634485a -xr_area 74352a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 36879a -yb_area 634485a -xr_area 76976a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 37698a -yb_area 634485a -xr_area 77795a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 38600a -yb_area 634485a -xr_area 78697a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 39420a -yb_area 634485a -xr_area 79517a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 40322a -yb_area 634485a -xr_area 80419a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 41224a -yb_area 634485a -xr_area 81321a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 42044a -yb_area 634485a -xr_area 82141a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 42946a -yb_area 634485a -xr_area 83043a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 44668a -yb_area 634485a -xr_area 84765a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 47291a -yb_area 634485a -xr_area 87388a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 50735a -yb_area 634485a -xr_area 90832a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 51637a -yb_area 634485a -xr_area 91734a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 55081a -yb_area 634485a -xr_area 95178a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 56803a -yb_area 634485a -xr_area 96900a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 60246a -yb_area 634485a -xr_area 100343a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 61148a -yb_area 634485a -xr_area 101245a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 62050a -yb_area 634485a -xr_area 102147a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 63772a -yb_area 634485a -xr_area 103869a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 66396a -yb_area 634485a -xr_area 106493a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 68937a -yb_area 634485a -xr_area 109034a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 72463a -yb_area 634485a -xr_area 112560a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 76809a -yb_area 634485a -xr_area 116906a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 77628a -yb_area 634485a -xr_area 117725a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 78530a -yb_area 634485a -xr_area 118627a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 80252a -yb_area 634485a -xr_area 120349a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 81072a -yb_area 634485a -xr_area 121169a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 83696a -yb_area 634485a -xr_area 123793a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 88041a -yb_area 634485a -xr_area 128138a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 88943a -yb_area 634485a -xr_area 129040a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 89763a -yb_area 634485a -xr_area 129860a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 89763a -yb_area 634485a -xr_area 129860a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 91485a -yb_area 634485a -xr_area 131582a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 92387a -yb_area 634485a -xr_area 132484a -yt_area 675071a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 115550a -yb_area 671300a -xr_area 116250a -yt_area 672000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 8530a -dy -4840a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx -1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 93289a -yb_area 634485a -xr_area 133386a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 94109a -yb_area 634485a -xr_area 134206a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 95011a -yb_area 634485a -xr_area 135108a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 95831a -yb_area 634485a -xr_area 135928a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 96733a -yb_area 634485a -xr_area 136830a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 97553a -yb_area 634485a -xr_area 137650a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 98454a -yb_area 634485a -xr_area 138551a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 101078a -yb_area 634485a -xr_area 141175a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 107966a -yb_area 634485a -xr_area 148063a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 109769a -yb_area 634485a -xr_area 149866a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 113213a -yb_area 634485a -xr_area 153310a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 114115a -yb_area 634485a -xr_area 154212a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 114935a -yb_area 634485a -xr_area 155032a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 114935a -yb_area 634485a -xr_area 155032a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 116657a -yb_area 634485a -xr_area 156754a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 119280a -yb_area 634485a -xr_area 159377a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 120182a -yb_area 634485a -xr_area 160279a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 121002a -yb_area 634485a -xr_area 161099a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 121904a -yb_area 634485a -xr_area 162001a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 127070a -yb_area 634485a -xr_area 167167a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 127972a -yb_area 634485a -xr_area 168069a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 128791a -yb_area 634485a -xr_area 168888a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 134039a -yb_area 634485a -xr_area 174136a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 134941a -yb_area 634485a -xr_area 175038a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 135761a -yb_area 634485a -xr_area 175858a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 136663a -yb_area 634485a -xr_area 176760a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 141828a -yb_area 634485a -xr_area 181925a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 142730a -yb_area 634485a -xr_area 182827a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 143550a -yb_area 634485a -xr_area 183647a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 144452a -yb_area 634485a -xr_area 184549a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 145354a -yb_area 634485a -xr_area 185451a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 147896a -yb_area 634485a -xr_area 187993a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 148797a -yb_area 634485a -xr_area 188894a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 153963a -yb_area 634485a -xr_area 194060a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 157489a -yb_area 634485a -xr_area 197586a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 158309a -yb_area 634485a -xr_area 198406a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 160932a -yb_area 634485a -xr_area 201029a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 161834a -yb_area 634485a -xr_area 201931a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 162654a -yb_area 634485a -xr_area 202751a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 163556a -yb_area 634485a -xr_area 203653a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 164376a -yb_area 634485a -xr_area 204473a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 166098a -yb_area 634485a -xr_area 206195a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 182660a -yb_area 634485a -xr_area 222757a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 185202a -yb_area 634485a -xr_area 225299a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 186104a -yb_area 634485a -xr_area 226201a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 186924a -yb_area 634485a -xr_area 227021a -yt_area 675071a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 227650a -yb_area 671300a -xr_area 228350a -yt_area 672000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 5250a -dy -2300a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 188728a -yb_area 634485a -xr_area 228825a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 192171a -yb_area 634485a -xr_area 232268a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 193893a -yb_area 634485a -xr_area 233990a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 195615a -yb_area 634485a -xr_area 235712a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 196517a -yb_area 634485a -xr_area 236614a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 197337a -yb_area 634485a -xr_area 237434a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 198239a -yb_area 634485a -xr_area 238336a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 199141a -yb_area 634485a -xr_area 239238a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 199960a -yb_area 634485a -xr_area 240057a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 203486a -yb_area 634485a -xr_area 243583a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 205208a -yb_area 634485a -xr_area 245305a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 212095a -yb_area 634485a -xr_area 252192a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 216441a -yb_area 634485a -xr_area 256538a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 220786a -yb_area 634485a -xr_area 260883a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 223410a -yb_area 634485a -xr_area 263507a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 225132a -yb_area 634485a -xr_area 265229a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 226034a -yb_area 634485a -xr_area 266131a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 226854a -yb_area 634485a -xr_area 266951a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 227756a -yb_area 634485a -xr_area 267853a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 228576a -yb_area 634485a -xr_area 268673a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 230379a -yb_area 634485a -xr_area 270476a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 232921a -yb_area 634485a -xr_area 273018a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 237267a -yb_area 634485a -xr_area 277364a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 242514a -yb_area 634485a -xr_area 282611a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 245958a -yb_area 634485a -xr_area 286055a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 249402a -yb_area 634485a -xr_area 289499a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 251205a -yb_area 634485a -xr_area 291302a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 252927a -yb_area 634485a -xr_area 293024a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 255469a -yb_area 634485a -xr_area 295566a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 256371a -yb_area 634485a -xr_area 296468a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 256371a -yb_area 634485a -xr_area 296468a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 257273a -yb_area 634485a -xr_area 297370a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 258093a -yb_area 634485a -xr_area 298190a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 259815a -yb_area 634485a -xr_area 299912a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 262438a -yb_area 634485a -xr_area 302535a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 265062a -yb_area 634485a -xr_area 305159a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 265062a -yb_area 634485a -xr_area 305159a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 265882a -yb_area 634485a -xr_area 305979a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 266784a -yb_area 634485a -xr_area 306881a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 267686a -yb_area 634485a -xr_area 307783a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 269408a -yb_area 634485a -xr_area 309505a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 270228a -yb_area 634485a -xr_area 310325a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 272031a -yb_area 634485a -xr_area 312128a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 275475a -yb_area 634485a -xr_area 315572a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 279821a -yb_area 634485a -xr_area 319918a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 280640a -yb_area 634485a -xr_area 320737a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 284986a -yb_area 634485a -xr_area 325083a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 285888a -yb_area 634485a -xr_area 325985a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 290234a -yb_area 634485a -xr_area 330331a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 292775a -yb_area 634485a -xr_area 332872a -yt_area 675071a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 309350a -yb_area 671300a -xr_area 310050a -yt_area 672000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -4350a -dy -5410a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 293677a -yb_area 634485a -xr_area 333774a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 295399a -yb_area 634485a -xr_area 335496a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 298023a -yb_area 634485a -xr_area 338120a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 299745a -yb_area 634485a -xr_area 339842a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 302368a -yb_area 634485a -xr_area 342465a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 303188a -yb_area 634485a -xr_area 343285a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 304090a -yb_area 634485a -xr_area 344187a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 308436a -yb_area 634485a -xr_area 348533a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 309338a -yb_area 634485a -xr_area 349435a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 310158a -yb_area 634485a -xr_area 350255a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 315405a -yb_area 634485a -xr_area 355502a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 315405a -yb_area 634485a -xr_area 355502a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 317947a -yb_area 634485a -xr_area 358044a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 319751a -yb_area 634485a -xr_area 359848a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 320571a -yb_area 634485a -xr_area 360668a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 324014a -yb_area 634485a -xr_area 364111a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 324916a -yb_area 634485a -xr_area 365013a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 341397a -yb_area 634485a -xr_area 381494a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 355253a -yb_area 634485a -xr_area 395350a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 363944a -yb_area 634485a -xr_area 404041a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 364846a -yb_area 634485a -xr_area 404943a -yt_area 675071a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 394850a -yb_area 671300a -xr_area 395550a -yt_area 672000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 10250a -dy -1890a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 365666a -yb_area 634485a -xr_area 405763a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 374357a -yb_area 634485a -xr_area 414454a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 379605a -yb_area 634485a -xr_area 419702a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 380425a -yb_area 634485a -xr_area 420522a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 381327a -yb_area 634485a -xr_area 421424a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 382146a -yb_area 634485a -xr_area 422243a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 383048a -yb_area 634485a -xr_area 423145a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 384770a -yb_area 634485a -xr_area 424867a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 384770a -yb_area 634485a -xr_area 424867a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 385672a -yb_area 634485a -xr_area 425769a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 391740a -yb_area 634485a -xr_area 431837a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 392559a -yb_area 634485a -xr_area 432656a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 393461a -yb_area 634485a -xr_area 433558a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 394363a -yb_area 634485a -xr_area 434460a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 395183a -yb_area 634485a -xr_area 435280a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 396085a -yb_area 634485a -xr_area 436182a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 402153a -yb_area 634485a -xr_area 442250a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 411664a -yb_area 634485a -xr_area 451761a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 419453a -yb_area 634485a -xr_area 459550a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 420355a -yb_area 634485a -xr_area 460452a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 421257a -yb_area 634485a -xr_area 461354a -yt_area 675071a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 425250a -yb_area 671300a -xr_area 425950a -yt_area 672000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx 9100a -dy -4840a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx 1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> zoom_to -target area -xl_area 422077a -yb_area 634485a -xr_area 462174a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 430768a -yb_area 634485a -xr_area 470865a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 434211a -yb_area 634485a -xr_area 474308a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 435113a -yb_area 634485a -xr_area 475210a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 436015a -yb_area 634485a -xr_area 476112a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 436835a -yb_area 634485a -xr_area 476932a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 437737a -yb_area 634485a -xr_area 477834a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 440279a -yb_area 634485a -xr_area 480376a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 442083a -yb_area 634485a -xr_area 482180a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 443804a -yb_area 634485a -xr_area 483901a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 444624a -yb_area 634485a -xr_area 484721a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 447248a -yb_area 634485a -xr_area 487345a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 448150a -yb_area 634485a -xr_area 488247a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 448970a -yb_area 634485a -xr_area 489067a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 449872a -yb_area 634485a -xr_area 489969a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 450692a -yb_area 634485a -xr_area 490789a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 452496a -yb_area 634485a -xr_area 492593a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 453315a -yb_area 634485a -xr_area 493412a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 454217a -yb_area 634485a -xr_area 494314a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 455037a -yb_area 634485a -xr_area 495134a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 456841a -yb_area 634485a -xr_area 496938a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 457661a -yb_area 634485a -xr_area 497758a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 462909a -yb_area 634485a -xr_area 503006a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 465450a -yb_area 634485a -xr_area 505547a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 466352a -yb_area 634485a -xr_area 506449a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 469796a -yb_area 634485a -xr_area 509893a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 475863a -yb_area 634485a -xr_area 515960a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 481931a -yb_area 634485a -xr_area 522028a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 482833a -yb_area 634485a -xr_area 522930a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 486276a -yb_area 634485a -xr_area 526373a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 486276a -yb_area 634485a -xr_area 526373a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 491524a -yb_area 634485a -xr_area 531621a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 495869a -yb_area 634485a -xr_area 535966a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 496689a -yb_area 634485a -xr_area 536786a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 502757a -yb_area 634485a -xr_area 542854a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 504560a -yb_area 634485a -xr_area 544657a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 505380a -yb_area 634485a -xr_area 545477a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 505380a -yb_area 634485a -xr_area 545477a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 506282a -yb_area 634485a -xr_area 546379a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 510628a -yb_area 634485a -xr_area 550725a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 514071a -yb_area 634485a -xr_area 554168a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 515793a -yb_area 634485a -xr_area 555890a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 517515a -yb_area 634485a -xr_area 557612a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 519237a -yb_area 634485a -xr_area 559334a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 519237a -yb_area 634485a -xr_area 559334a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 521861a -yb_area 634485a -xr_area 561958a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 523583a -yb_area 634485a -xr_area 563680a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 526206a -yb_area 634485a -xr_area 566303a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 532274a -yb_area 634485a -xr_area 572371a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 533996a -yb_area 634485a -xr_area 574093a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 534897a -yb_area 634485a -xr_area 574994a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 535717a -yb_area 634485a -xr_area 575814a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 536619a -yb_area 634485a -xr_area 576716a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 537521a -yb_area 634485a -xr_area 577618a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 540063a -yb_area 634485a -xr_area 580160a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 540965a -yb_area 634485a -xr_area 581062a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 540965a -yb_area 634485a -xr_area 581062a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 541867a -yb_area 634485a -xr_area 581964a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 546130a -yb_area 634485a -xr_area 586227a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 547934a -yb_area 634485a -xr_area 588031a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 548754a -yb_area 634485a -xr_area 588851a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 552280a -yb_area 634485a -xr_area 592377a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 554821a -yb_area 634485a -xr_area 594918a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 556543a -yb_area 634485a -xr_area 596640a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 559167a -yb_area 634485a -xr_area 599264a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 560069a -yb_area 634485a -xr_area 600166a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 561791a -yb_area 634485a -xr_area 601888a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 563513a -yb_area 634485a -xr_area 603610a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 564415a -yb_area 634485a -xr_area 604512a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 566136a -yb_area 634485a -xr_area 606233a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 566956a -yb_area 634485a -xr_area 607053a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 567858a -yb_area 634485a -xr_area 607955a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 569580a -yb_area 634485a -xr_area 609677a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 569580a -yb_area 634485a -xr_area 609677a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 570482a -yb_area 634485a -xr_area 610579a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 571302a -yb_area 634485a -xr_area 611399a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 572204a -yb_area 634485a -xr_area 612301a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 573106a -yb_area 634485a -xr_area 613203a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 575647a -yb_area 634485a -xr_area 615744a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 578271a -yb_area 634485a -xr_area 618368a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 580895a -yb_area 634485a -xr_area 620992a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 582617a -yb_area 634485a -xr_area 622714a -yt_area 675071a
Nitro-SoC> zoom_to -target area -xl_area 583519a -yb_area 634485a -xr_area 623616a -yt_area 675071a
Nitro-SoC> select_objects -objects [get_area_objects -type port -xl_area 619050a -yb_area 671300a -xr_area 619750a -yt_area 672000a -filter "@width == 700 && @height == 700 && @layer == metal2 && @orientation == vertical"] -keep true
Nitro-SoC> move_objects -objects [get_selection] -dx -3610a -dy -4180a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> trigger_gui -name design:edit_undo
Nitro-SoC> #performed undo of move_objects
info UI49: performed undo of move_objects
Nitro-SoC> move_objects -objects [get_selection] -dx -1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> move_objects -objects [get_selection] -dx -1000a -dy 0a -cell_state unplaced_to_placed -macro_pad_state unplaced_to_placed -legalize_cell_orientation true -dont_move_fixed false
info UI40: moved 1 object (out of 1 object)
Nitro-SoC> clear_selection
Nitro-SoC> write_db -file db/import.db
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/db/import.db'.
info Writing libraries...
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 221M, CVMEM - 1692M, PVMEM - 1992M)
Nitro-SoC> source flow_scripts/1_place.tcl

#####################################################
## Nitro Reference Flow : Place Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from import stage, prepares for    ##
## and then runs run_place_timing                  ##
#####################################################

info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 221M, CVMEM - 1692M, PVMEM - 1992M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 221M, CVMEM - 1692M, PVMEM - 1992M)
Loading utility util::nrf_utils
Loading utility util::save_vars
Loading utility util::db_utils
NRF info: Checking flow variables for place
NRF warning: Variable 'MGC_customNdrFile' is no longer used. Please review/update to latest flow_variables.tcl
NRF info: Verifying user input for place
Storing TCL variables as db root property
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1578 movable and 0 fixed cells in partition Radix4
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 73    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 267   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 2     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 92    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 220M, CVMEM - 1692M, PVMEM - 1992M)
Nitro-SoC> # config_shell -echo false
NRF info: Saving design MCMM scenarios
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for place
NRF info: In place hold corners will be used in clock optimization. Disabling hold corner: corner_0_0
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for place
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_shell -echo false
NRF info: Configuring routing layers
info UI49: updated global design rule(s): max_layer
NRF info: Top and bottom CTS layers are not set. Selecting CTS layers based on RC
info Use corner 'corner_0_0'
---------------------------------------------------------------
|                        Layer ranges                         |
|---------+-----------+-----------+-------------+-------------|
|         | Bot metal | Top metal | Bot res     | Top res     | 
|---------+-----------+-----------+-------------+-------------|
| Range 1 | metal1    | metal3    | 5.42857e-07 | 3.57143e-07 | 
|---------+-----------+-----------+-------------+-------------|
| Range 2 | metal4    | metal6    | 1.5e-07     | 1.5e-07     | 
|---------+-----------+-----------+-------------+-------------|
| Range 3 | metal7    | metal8    | 1.875e-08   | 1.875e-08   | 
|---------+-----------+-----------+-------------+-------------|
| Range 4 | metal9    | metal10   | 3.75e-09    | 3.75e-09    | 
---------------------------------------------------------------

---------------------------------------
|            Clock layers             |
|--------+------------+-------+-------|
| Layer  | Direction  | Width | Pitch | 
|--------+------------+-------+-------|
| metal7 | horizontal | 4000  | 8000  | 
|--------+------------+-------+-------|
| metal8 | vertical   | 4000  | 8000  | 
---------------------------------------

Nitro-SoC> # set_crpr_spec -method margin_based
Nitro-SoC> # config_default_value -command compile_scan -argument cross_chain_optimization -value false
Nitro-SoC> # config_place_detail -name min_filler_space -value $MGC_min_filler_space
Nitro-SoC> # fk_msg -type info Reading OCV from scr/ocv.tcl
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Reading OCV from scr/ocv.tcl
Nitro-SoC> # config_shell -echo false
info UI33: performed source of scr/ocv.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 221M, CVMEM - 1692M, PVMEM - 1992M)
Nitro-SoC> # config_shell -table_lines vertical_lines
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI34: no objects were found for '*'
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
Nitro-SoC> # config_optimize -dont_create_assign
Nitro-SoC> # fk_msg -type info "Deriving Clock NDR from technology."
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Deriving Clock NDR from technology.
Nitro-SoC> # get_layers -type metal
Nitro-SoC> # fk_msg Setting up NDR: setup_clock_ndr_shield {-ndr_width_multiplier 1  -ndr_space_multiplier 2  -ndr_layers {metal7 metal8}  -top_route_layer metal8}
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up NDR: setup_clock_ndr_shield {-ndr_width_multiplier 1  -ndr_space_multiplier 2  -ndr_layers {metal7 metal8}  -top_route_layer metal8}
Nitro-SoC> # setup_clock_ndr_shield -ndr_width_multiplier 1 -ndr_space_multiplier 2 -ndr_layers metal7 metal8 -top_route_layer metal8
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_shell -echo false
NRF info: Cts Top Layer Already Specified
------------------------
| Clock Routing Layers |
|--------+-------------|
| Bottom | Top         | 
|--------+-------------|
| metal7 | metal8      | 
------------------------

NRF info: Applying non-default rules on the clock routes
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 0 objects (out of 0 objects)
NRF info: Created non-default rule MGC_CLK_NDR_1.0w2.0s for the  trunk clock nets.
NRF info: Configured nondefault rule MGC_CLK_NDR_1.0w2.0s from height 2 up to height
-----------------------------------------------------------------------------------------------
|              trunk Clock Nets NDR MGC_CLK_NDR_1.0w2.0s  Configuration (micro)               |
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| layer  | pitch  | min_width | ndr_width | min_spacing | requested_spacing | applied_spacing | 
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| metal7 | 0.8000 | 0.4000    | 0.4000    | 0.4000      | 0.8000            | 1.2000          | 
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| metal8 | 0.8000 | 0.4000    | 0.4000    | 0.4000      | 0.8000            | 1.2000          | 
-----------------------------------------------------------------------------------------------

info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 239M, CVMEM - 1723M, PVMEM - 1992M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 239M, CVMEM - 1723M, PVMEM - 1992M)
NRF info: Assigned non-default rule MGC_CLK_NDR_1.0w2.0s on 0 clock nets.
-----------------------------------------------------------------------------------------------------------------
|                                      Ndr 'MGC_CLK_NDR_1.0w2.0s' lib vias                                      |
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
|                      | via1 | via2            | via3 | via4            | via5          | via6 | via7          | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Total NDR vias       | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Illegal NDR vias     | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| New NDR vias         | -    | -               | -    | -               | -             | -    | -             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Routing vias         | 4    | 3               | 2    | 1               | 1             | 1    | 1             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Legal vias           | 4    | 3               | 2    | 1               | 1             | 1    | 1             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| New NDR minarea vias | -    | north,south,ver | -    | north,south,ver | west,east,hor | -    | west,east,hor | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Routing minarea vias | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Legal minarea vias   | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
-----------------------------------------------------------------------------------------------------------------

Report 'MGC_CLK_NDR_1.0w2.0s': Nondefault rule: MGC_CLK_NDR_1.0w2.0s
Generated on Sat Dec 24 10:20:11 2022
  
---------------------------------------------------------------------------------------------------------------------------
|                                       Ndr layer properties: MGC_CLK_NDR_1.0w2.0s                                        |
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                              | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                        | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing (hard)               | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 1.2000 | 1.2000 | 0.8000 | 0.8000  | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire spacing to              | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire    | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Via  spacing to              |        |        |        |        |        |        |        |        |        |         | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing threshold (angstrom) | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000   | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Use layer                    | 0      | 0      | 0      | 0      | 0      | 0      | 1      | 1      | 0      | 0       | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single vias                  | 0      | 3      | 0      | 3      | 3      | 0      | 3      | 0      | 0      |         | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Multi  vias                  | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |         | 
---------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # set_rcd_models -stage pre_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Delay models:
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # fk_msg -type info Reading configs from scr/config.tcl
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Reading configs from scr/config.tcl
Nitro-SoC> # config_shell -echo false
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 222M, CVMEM - 1723M, PVMEM - 1992M)
Nitro-SoC> # config_optimize -allow_reroute true -nondef_rule "" 
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_clockdata_optimize -name hold_corners -value corner_0_0
Nitro-SoC> # config_flows -preserve_rcd true
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # set_max_length -length_threshold $MGC_maxLengthParam 
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg "Max Length Set to [report_max_length]"
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # config_shell -echo false
NRF info: Setting max transition constraint as 0.2 of clock period
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1723M, PVMEM - 1992M)
NRF info: Setting max tran in mode new_mode on clock sysclk_new_mode (period - 4000 ps) data paths to 800.0 ps.
Nitro-SoC> # fk_msg -type warning Please provide SAIF file when running low power flow. Power analysis will be inaccurate otherwise.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: Please provide SAIF file when running low power flow. Power analysis will be inaccurate otherwise.
Nitro-SoC> # fk_msg -type warning MGC_cts_repeater_pruning_objective is not defined. Setting it to default value 'delay'. Please review/update flow_variables.tcl to latest version.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: MGC_cts_repeater_pruning_objective is not defined. Setting it to default value 'delay'. Please review/update flow_variables.tcl to latest version.
Nitro-SoC> # config_cts -corner corner_0_0 -min_route_layer metal7 -max_route_layer metal8 -max_transition 0.25n -max_leaf_transition 0.25n -max_skew 0.2n -max_length 400u -enable_port_clock_leaves false
Nitro-SoC> # config_cts -use_inverters false -buffers CLKBUF_* -inverters 
Nitro-SoC> # config_shell -echo false
lib_cell              ideal_transition (n)   in corner corner_0_0
CLKBUF_X3             0.2310                
CLKBUF_X2             0.2460                
CLKBUF_X1             0.2480                
info UI33: performed Get informations about the repeaters used in CTS for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1723M, PVMEM - 1992M)
info UI33: performed report_clock for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1723M, PVMEM - 1992M)
NRF info: Collecting Ideal Clock Transition data...
NRF info: Analyzing Ideal Clock Transition data...
NRF info: 	"CTS Repeaters" mode: true
NRF info: 	Default ideal clock transition: 248.0p
NRF warning: No data for combination Clock:sysclk_new_mode  Mode:new_mode  Corner:corner_0_0
NRF info: Setting 248.0p default ideal clock transition
Nitro-SoC> # fk_msg Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # config_timing -report
-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
|-------------------------------------------------------------+------------+------------|
| create_io_path_groups                                       | true       | false      | 
|-------------------------------------------------------------+------------+------------|
| create_clock_check_path_group                               | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| derate_annotated_delays                                     | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| disable_auto_clock_gating_checks                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_case_analysis                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_clock_gating_checks                                 | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_recovery_removal_checks                             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_seq_case_analysis                                   | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_gating_propagate                               | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| early_launch_at_borrowing_latches                           | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_for_cond_arcs                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_input_delays                                 | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_non_unate_clock_paths                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_path_segmentation                                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_port_clock_leaves                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_preset_clear_arcs                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_setup_independent_hold_checks                        | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| estimated_delays                                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_includes_si_delays                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| report_unconstrained_path                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_si_slew_for_max_transition                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| zero_rc_delays                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_annotated_cts_offsets                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_skew_estimation                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| valid_skew_estimation                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_ideal_clock_data_tags                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| capacitance_violation_threshold                             | 0          | -2         | 
|-------------------------------------------------------------+------------+------------|
| derate_output_delay                                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| clock_source_use_driver_arc                                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_is_derated                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
|-------------------------------------------------------------+------------+------------|
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
|-------------------------------------------------------------+------------+------------|
| alpine_timing_mode                                          | -1         | -1         | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
|-------------------------------------------------------------+------------+------------|
| enforce_explicit_library_association_to_corners             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_slew_variation                                       | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| low_geometry                                                | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------

Nitro-SoC> # config_extraction -report
------------------------------------------------------------------------
| Name                                     | Value       | Default     | 
|------------------------------------------+-------------+-------------|
| max_segment_length                       | 1000000     | 1000000     | 
|------------------------------------------+-------------+-------------|
| virtual_max_segment_length               | 200000      | 200000      | 
|------------------------------------------+-------------+-------------|
| min_segment_resistance                   | 0           | 0           | 
|------------------------------------------+-------------+-------------|
| shrink_factor                            | 1           | 1           | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_res          | true        | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_cap          | false       | false       | 
|------------------------------------------+-------------+-------------|
| coupling_abs_threshold                   | 0.1         | 3           | 
|------------------------------------------+-------------+-------------|
| coupling_rel_threshold                   | 1           | 0.03        | 
|------------------------------------------+-------------+-------------|
| coupling_avg_threshold                   | 3.40282e+38 | 3.40282e+38 | 
|------------------------------------------+-------------+-------------|
| persistent_internal_parasitic_extraction | true        | true        | 
|------------------------------------------+-------------+-------------|
| gr_use_coaxial_shielding_for_clks        | false       | false       | 
|------------------------------------------+-------------+-------------|
| color_awareness                          | no_coloring | no_coloring | 
|------------------------------------------+-------------+-------------|
| ideal_net_cap                            | 10          | 10          | 
|------------------------------------------+-------------+-------------|
| skip_tcs_for_resistance                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_new_extractor                        | false       | false       | 
|------------------------------------------+-------------+-------------|
| break_shorts                             | false       | false       | 
------------------------------------------------------------------------

Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Nitro-SoC> # set_crpr_spec -report
------------------------------------------------------------
| Name                   | Value          | Default        | 
|------------------------+----------------+----------------|
| transition             | any_transition | any_transition | 
|------------------------+----------------+----------------|
| xtalk_cycle            | zero_cycle     | zero_cycle     | 
|------------------------+----------------+----------------|
| setup_slack_cutoff     | 100            | 100            | 
|------------------------+----------------+----------------|
| hold_slack_cutoff      | 100            | 100            | 
|------------------------+----------------+----------------|
| stage_threshold        | 0              | 0              | 
|------------------------+----------------+----------------|
| method                 | margin_based   | margin_based   | 
|------------------------+----------------+----------------|
| trim_effort            | none           | none           | 
|------------------------+----------------+----------------|
| crpr_backward_grouping | false          | false          | 
|------------------------+----------------+----------------|
| crpr_min_threshold     | 20             | 20             | 
|------------------------+----------------+----------------|
| crpr_max_threshold     | 20             | 20             | 
------------------------------------------------------------

Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 245M, CVMEM - 1723M, PVMEM - 1992M)
Nitro-SoC> # run_place_timing -effort $MGC_flow_effort  -skip_precondition $MGC_skip_precondition -messages verbose 
Nitro-SoC> # create_property -name rpt_flow_args -object_type root -storage sparse -data_type string -hidden true -persistent true -init false >> /dev/null
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # get_root
Nitro-SoC> # set_property -name rpt_flow_args -object root -value {2 effort medium} {6 messages verbose} {11 skip_preconditioning true}
Nitro-SoC> # config_flows -action is_user_defined -optimize_layers
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_application -cpus 4


info RPT: Running run_place_timing with the following parameters
incremental        : false
flow               : ipo
effort             : medium
preconditioning    : skipped
reorder_scan       : true
iplace_max_util    : 70
area_opt           : false
tns_local_opt      : false
optimize_layers    : false
cpus               : 4
messages           : verbose
Nitro-SoC> # config_shell -echo_script false
info RPT: 4 threads will be used by run_place_timing
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # get_top_partition
info RPT: design variable does not exist, using top_partition Radix4
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo_script false
info RPT: Init started Sat Dec 24 10:20:11 EET 2022

info RPT: Running init
Nitro-SoC> # config_place_timing -category user_defined
----------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                   Current Parameter Values for 'config_place_timing'                                                   |
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| Name             | Description                                               | Value   | Default | Modified | Value_type | Enum                        | 
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| messages         | Verbosity of placer output: debug, normal, quiet, verbose | verbose | normal  | true     | N/A        | debug normal quiet verbose  | 
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| low_power_effort | Effort for power: high, low, medium, none                 | low     | none    | true     | N/A        | high low medium none        | 
----------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_place_detail -category user_defined
--------------------------------------------------------------------------------------------------------------------
|                             User-Defined Parameter Values for 'config_place_detail'                              |
|-------------------+-------------------------------------------------------------+-------+---------+--------------|
| Name              | Description                                                 | Value | Default | User Defined | 
|-------------------+-------------------------------------------------------------+-------+---------+--------------|
| min_filler_space* | If 2 adjacent cells are on the same row and do not abut,    | 1     | 1       | true         | 
|                   | the gap between them must be more than or equal this value. |       |         |              | 
|                   | The unit is site. The valid values are 1, 2, 3, or 4.       |       |         |              | 
--------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_route_global -category user_defined

No User-Defined Parameters are Set for 'config_route_global'

Nitro-SoC> # config_place_timing -name low_power_effort
info RPT: Flow is adjusted for LOW-POWER
Nitro-SoC> # config_place_timing -name enable_remap_optimization
Nitro-SoC> # config_place_timing -name enable_remap_optimization
Nitro-SoC> # config_place_timing -name pass2_optimization_effort
Nitro-SoC> # config_place_timing -name turbo2
Nitro-SoC> # config_place_timing -name congestion_effort
info RPT: IPO: Congestion effort is set to low
Nitro-SoC> # config_cell_density_map_colors -ignore_bloats false
Nitro-SoC> # config_place_timing -name combined_multi_objective
Nitro-SoC> # config_place_timing -name combined_multi_objective
Nitro-SoC> # get_root
Nitro-SoC> # get_property -name mxdb.design_state.netlist -object root
Nitro-SoC> # config_prects_corners -mode set
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # report_analysis_corner
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_timing -create_io_path_groups true
Nitro-SoC> # config_shell -echo false
info RPT: Saving properties of path groups
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
Nitro-SoC> # config_timing -estimated_delay false
info RPT: Preserving rcd models settings (set before invoking the flow using set_rcd_models)
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # check_floorplan -check row_orient_vs_pg_rails
info CHK10: Checking floorplan...
----------------------------------------------------------------------------------------------
|                                      Floorplan Errors                                      |
|------------------------+-------+--------+--------------------------------------------------|
| Name                   | Count | Status | Description                                      | 
|------------------------+-------+--------+--------------------------------------------------|
| row_orient_vs_pg_rails | 0     | Passed | The row orientation does not match the PG rails. | 
----------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1784M, PVMEM - 1992M)
Nitro-SoC> # get_objects -type error -filter @name==row_orient_vs_pg_rails
Nitro-SoC> # factorize_pin_offsets -monitor true
Monitoring of offsets is now enabled
info UI33: performed cts pin offset factorize for 0 sec (CPU time: 0 sec; MEM: RSS - 348M, CVMEM - 1784M, PVMEM - 1992M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: init complete
Nitro-SoC> # config_shell -echo_script false
info RPT: Seed placement started Sat Dec 24 10:20:12 EET 2022

info RPT: Running seed
Nitro-SoC> # redirect -variable report_delay_model -commands report_delay_model
info RPT: Setting input delay model base model for data to voltage
info RPT: Setting input delay model base model for clock to voltage
info RPT: Delay model base model already set to nldm
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -value true
info RPT: Running preplace
Nitro-SoC> # config_scan_chains -enable false
Nitro-SoC> # get_objects scan_spec
Nitro-SoC> # config_scan_chains -enable true
warning RPT-SCAN_SPEC_CHECK: Scan spec was not found. Scan chains will be preserved

Nitro-SoC> # remove_routing -route_type detail_route -net_type clock signal
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # ipo_vt_expert -create
info UI32: performing ipo vt expert  (started at Sat Dec 24 10:20:12 2022)
info IPO: Collecting all lib cells
info IPO: Selected 128 lib cells
info IPO: Using corner_0_0 for leakage power estimation
info IPO: Reference lib cell is XOR2_X2 with leakage power 7.25935e-05
info IPO: Using leakage times driver resistance product normalized by pin count for classification
info IPO: Total number of points is 125 with log-value ranging from -1.6367 to 0.48801
info IPO: Average density of points is 58.8316
info IPO: Number of unclassified lib cells is 3
info IPO: Unsupervised clustering: Agglomerative clustering by value and size
info IPO: Proximity clustering with contrast factor 2
info IPO: Difference in values of neighboring points is ranging from 5.45445e-05 to 0.15654
info IPO: Max contrast factor is 64.4536
info IPO: Using contrast factor 2. Value range for repeaters is 0.301161. Threshold difference is 0.00485744
info IPO: Target number of clusters is 1000
info IPO: Number of remaining clusters is 66
info IPO: Total 66 groups. The smallest has 1 members and the largest has 12
info IPO: Satisfy repeater inclusion requirement for bottom groups 
info IPO: Total 34 groups. The smallest has 1 members and the largest has 48
info IPO: Satisfy min separation constraint of 1
info IPO: Total 4 groups. The smallest has 1 members and the largest has 74
info IPO: Marge smallest clusters with contrast factor 2
info IPO: Number of remaining groups 4, Average group size is 31.25. Group size threshold is 15.625
info IPO: Number of remaining groups 3, Average group size is 41.6667. Group size threshold is 20.8333
info IPO: Number of remaining groups 2, Average group size is 62.5. Group size threshold is 31.25
info IPO: Total 2 groups. The smallest has 48 members and the largest has 77
info IPO: Created 2 leakage groups
info IPO: Cluster#0 (0, 47) has 48 elements.
info IPO: Cluster#1 (48, 124) has 77 elements.
info IPO: Leakage density threshold  0<->1 is 2.74523e-05
info IPO: Created VT class 0 with 48 elements
info IPO: Created VT class 1 with 77 elements
info UI33: performed ipo vt expert for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1814M, PVMEM - 1992M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control -value true
Nitro-SoC> # set_config -name ref_flows/enable_leakage_control -value true
info RPT: Pre-conditioning mode is 'none' 
info RPT: No netlist pre-conditioning
info RPT: preplace complete
info RPT: Running seedplace
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -val 128 root
info if you would like to re-evaluate any 'auto_ideal' properties, use the 'update_property' command.
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # config_shell -echo_script false
info RPT: LCP: Found no large cells in this design.
Nitro-SoC> # config_place_timing -name congestion_effort -reset
info RPT: Seed placement mode is 'ipo' 
Nitro-SoC> # unplace_objects -cell_types std_cells -skip_physical true
Unplaced 1578 cell(s) (out of 1578 cell(s)) in partition Radix4
info RPT: SeedPlaceIpo
Nitro-SoC> # get_objects root
Nitro-SoC> # get_property -name auto_ideal_fanout_threshold root
Nitro-SoC> # config_place_timing -name fanout_limit
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -value 1024 root
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Sat Dec 24 10:20:12 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | Radix4           | -  | -   | 2637.66   | 4135.77        | 2637.66      | 63.7767               | 59.2                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 349M, CVMEM - 1814M, PVMEM - 1992M)
Nitro-SoC> # place_timing -effort none
info place_timing meta-config "turbo_spread" automatically DISABLED for this run.
place_timing thread pool created with 4 cores.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                  Current Parameter Values for 'config_place_timing'                                                                   |
|-----------------------------------------------+-------------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| Name                                          | Description                                                 | Value   | Default | Modified | Value_type | Enum                        | 
|-----------------------------------------------+-------------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| messages                                      | Verbosity of placer output: debug, normal, quiet, verbose   | verbose | normal  | true     | N/A        | debug normal quiet verbose  | 
|-----------------------------------------------+-------------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| low_power_effort                              | Effort for power: high, low, medium, none                   | low     | none    | true     | N/A        | high low medium none        | 
|-----------------------------------------------+-------------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| do_large_cell_halo_policy                     | implement large cell halo                                   | false   | false   | true     | N/A        |                             | 
|-----------------------------------------------+-------------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| soft_max_timer_use_plx_for_const_net_wire_cap | Soft max timer will use plx version of wire cap, for const  | true    | false   | true     | N/A        |                             | 
|                                               | nets only, in order to avoid nondeterminism associated with |         |         |          |            |                             | 
|                                               | ta version of wire cap                                      |         |         |          |            |                             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

PLX-INFO: Verbosity is verbose
PLX-INFO: Formulation is TURBO_WL_SPREAD (turbo)
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Found 0 cells with is_fixed_origin() true. 0 of these cells were not fixed. These have been made fixed for the duration of global placement.
PLX-INFO: Removing route channels
PLX-INFO: Cell bloat attributes have been reset
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition Radix4 (started at Sat Dec 24 10:20:12 2022)
info PLC1: Partition rectangle for Radix4: 0 0 663100 672000
Row and Site Statistics:
-----------------------------------------------------------------------------------------------------------
| Site                             | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 46        | 15548      | 0            | 0           | 1578           | 
-----------------------------------------------------------------------------------------------------------

info PLC:  This design has one basic site.
info PLC: Basic site: FreePDK45_38x28_10R_NP_162NW_34O, height (A) = 14000
info PLC4: Standard cell height: 14000
info PLC5: Placement Row box: 10000 10000 652200 654000
info PLC5: Placement Row-cut box: 10000 10000 652200 654000
info PLC6: Number of rows: 46
info info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info Layer rule technology data:
----------------------------------------------------------
|  | Name    | Dir | Pitch | Width | Spacing | SchTracks | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal1  | H   | 1400  | 700   | 650     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal2  | V   | 1900  | 700   | 700     | 7         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal3  | H   | 1400  | 700   | 700     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal4  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal5  | H   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal6  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal7  | H   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal8  | V   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal9  | H   | 16000 | 8000  | 8000    | 0         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal10 | V   | 16000 | 8000  | 8000    | 0         | 
----------------------------------------------------------

info PLC23: Site FreePDK45_38x28_10R_NP_162NW_34O: rectangle 10000 10000 652200 654000
info Number of regions: 1
info Region specification is acceptable
info Perimeter_Ratio_Time:  [ 0h:0m:0s ]
info Boundary-poly perimeter ratio to bbox perimeter: 
    0             PLC-REGION  :  1

info PLC: Creating region constraints ... 
PLC: Regionless design0
info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

INFO: computing region placeable area centroids.
info =================================================================================
info PLACING CELLS using 4 cores  for 1578 cells.
info PLX: 100%
info PLX: WMetric=56.341551 #=20 RunTime=0 
info PLX: WMetric=55.236171 #=31 RunTime=0 
info PLX: WMetric=51.788734 #=44 RunTime=0 
info PLX: WMetric=48.306897 #=71 RunTime=0 
info PLX: WMetric=45.824949 #=82 RunTime=0 
info PLX: WMetric=44.420245 #=94 RunTime=0 
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 332 cells.
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.105 WMetric=59.3 #=397 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.093 WMetric=55.8 #=618 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   4.0,   4.0, 1.0) SMetric=0.186 WMetric=47.9 #=775 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   8.0,   8.0, 1.0) SMetric=0.264 WMetric=44.1 #=894 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.674 WMetric=43.5 #=958 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.626 WMetric=43.7 #=1013 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.540 WMetric=44.3 #=1056 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.432 WMetric=45.2 #=1092 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.375 WMetric=46.1 #=1111 RunTime=0 Mem=[ 2G 133M]
100%
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 332 cells.
info PLX: 100%
info PLX: FGS (   6.0,   7.0, 2.0) SMetric=0.446 WMetric=45.5 #=31 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.541 WMetric=48.1 #=90 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.268 WMetric=52.1 #=188 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.130 WMetric=53.3 #=287 RunTime=0 Mem=[ 2G 133M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.178334e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 528 cells.
info PLX: 100%
info PLX: FGS (  13.0,  15.0, 2.0) SMetric=0.258 WMetric=50.5 #=33 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   7.0,   7.0, 2.0) SMetric=0.396 WMetric=50.6 #=59 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.621 WMetric=53.4 #=102 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.316 WMetric=58.7 #=166 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.129 WMetric=60.3 #=223 RunTime=0 Mem=[ 2G 133M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.036124e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 1578 cells.
info PLX: 100%
info PLX: FGS (  13.0,  15.0, 2.0) SMetric=0.156 WMetric=58.7 #=31 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   7.0,   7.0, 2.0) SMetric=0.397 WMetric=56.9 #=50 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.531 WMetric=58.3 #=94 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.447 WMetric=59.9 #=151 RunTime=0 Mem=[ 2G 133M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.146 WMetric=60.9 #=213 RunTime=0 Mem=[ 2G 133M]
info UNBLOATED SPREAD RMS ON 2x2  = 6.024516e-02
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
PLX-INFO: Reset placed state of 0 cells with is_fixed_origin() true to its original value. 
Report 'placement': Placement Report
Generated on Sat Dec 24 10:20:14 2022
  
--------------------------------------------------------------------------
|   Placement Bounding Box Statistics [Radix4] length units: angstrom    |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 51500.8912  | 1654           | 85182474.0000 | 75482.5134  | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 26853.8667  | 848            | 22772079.0000 | 26735.0129  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 50688.1529  | 510            | 25850958.0000 | 30917.2642  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 77856.9708  | 171            | 13313542.0000 | 44394.2842  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 100234.5306 | 49             | 4911492.0000  | 59467.3137  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 241242.1447 | 76             | 18334403.0000 | 240406.5600 | 
--------------------------------------------------------------------------

  
Cell Density Map Utilization - 36 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |=== 1
55  |====== 2
60  |======================================================================== 21
65  |================================== 10
70  |====== 2
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 1 sec (CPU time: 1 sec; MEM: RSS - 354M, CVMEM - 1814M, PVMEM - 2181M)
Nitro-SoC> # config_place_timing -name congestion_effort -value low
info RPT: seedplace complete
info RPT: Restoring input delay model base model for data to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data true -clock false
info RPT: Restoring input delay model base model for clock to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data false -clock true
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -reset
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: seed complete
Nitro-SoC> # get_config -name config_auto_learning -param apply_place_locations
Nitro-SoC> # get_config -name config_auto_learning -param apply_setup_slack_margins
Nitro-SoC> # get_config -name config_auto_learning -param apply_density_screens
Nitro-SoC> # config_shell -echo_script false
info RPT: Global placement started Sat Dec 24 10:20:14 EET 2022

info RPT: Running gplace
Nitro-SoC> # redirect -variable report_delay_model -commands report_delay_model
info RPT: Setting input delay model base model for data to voltage
info RPT: Setting input delay model base model for clock to voltage
info RPT: Delay model base model already set to nldm
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -value true
Nitro-SoC> # config_place_timing -name congestion_effort -reset
info RPT: Global placement mode is 'ipo' 
info RPT: PlaceIpo
info RPT: IPO: In-place optimization
Nitro-SoC> # config_place_timing -name ipo_target_utilization
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Sat Dec 24 10:20:14 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | Radix4           | -  | -   | 2637.66   | 4135.77        | 2637.66      | 63.7767               | 59.2                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1814M, PVMEM - 2181M)
Nitro-SoC> # config_place_timing -name ipo_target_utilization
Nitro-SoC> # config_place_timing -name ipo_target_utilization -value 68.95004268555
info RPT: IPO: Target design utilization is 68.95004268555 %
Nitro-SoC> # config_place_timing -name ipo_drc_use_placement_regions -value true
info RPT: Running gdrc
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing  (started at Sat Dec 24 10:20:14 2022)
Small partition; changing hier depth to 1

info IPO: Procesing high fanout nets
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Added buffers 10
info IPO: Fixing drc
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:760m:240k] @ TA update
		Sized cells 8
		Moved cells 7
		Added buffers 1
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1784M, PVMEM - 2181M)
info RPT: gdrc complete
Nitro-SoC> # config_place_timing -name ipo_drc_use_placement_regions -reset
Nitro-SoC> # ipo_sweep_boundary
info UI32: performing ipo conditioning of boundary nets  (started at Sat Dec 24 10:20:14 2022)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo conditioning of boundary nets for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1784M, PVMEM - 2181M)
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Sat Dec 24 10:20:14 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1784M, PVMEM - 2181M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Sat Dec 24 10:20:14 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | Radix4           | -  | -   | 2653.88   | 4135.77        | 2653.88      | 64.169                | 59.2                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1784M, PVMEM - 2181M)
info RPT: IPO: Drc fixed. Design utilization is 64.169 %
info RPT: Running gplace_size
Nitro-SoC> # ipo_sweep_size -target 0.01
info UI32: performing ipo global sizing  (started at Sat Dec 24 10:20:14 2022)
		Sized cells 64
		Moved cells 55
info UI33: performed ipo global sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1784M, PVMEM - 2181M)
info RPT: gplace_size complete
Nitro-SoC> # update_timing
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1784M, PVMEM - 2181M)
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
info RPT: Clock Latency Estimation Enabled
info RPT: Path Group Report Before Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1814M, PVMEM - 2181M)
Nitro-SoC> # cg_annotate_clock_latencies add_latencies
Initializing Post-Place Latency Estimator for mode new_mode
-----------------------
CTS Offset Manager Info
-----------------------
Reference Corner corner_0_0 Step 34
Scaling Factors : corner_0_0:1 
-----------------------
NDR DEFAULT lcell INV_X32 cell/wire delays 21/13 distance 7518797 dist2delay ratio 4.522e-06
NDR MGC_CLK_NDR_1.0w2.0s lcell INV_X32 cell/wire delays 20/16 distance 10526316 dist2delay ratio 3.42e-06
info CTS643: No Virtual Clocks Constraining IO Ports Found
info UI33: performed CG Annotate Clock Latencies for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1814M, PVMEM - 2181M)
info RPT: Path Group Report After Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:15 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1814M, PVMEM - 2181M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
info RPT: Running gplace_size_dt
Nitro-SoC> # ipo_size_timing -target 0.01
		Sized cells 0
info UI33: performed analytical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1814M, PVMEM - 2181M)
info RPT: gplace_size_dt complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Sat Dec 24 10:20:16 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1814M, PVMEM - 2181M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Sat Dec 24 10:20:16 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | Radix4           | -  | -   | 2659.2    | 4135.77        | 2659.2       | 64.2977               | 59.2                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1814M, PVMEM - 2181M)
info RPT: IPO: Placement utilization at gplace is 64.2977 %
Nitro-SoC> # create_property -name rpt_gplace_plc_util -object_type partition -storage sparse -data_type double -hidden true -persistent true -init 0
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name rpt_gplace_plc_util -object Radix4 -value 64.2977
Nitro-SoC> # config_place_timing -name max_utilization
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -obj Radix4 -name max_layer
Nitro-SoC> # get_objects tech
Nitro-SoC> # get_property -obj {} -name max_layer
Nitro-SoC> # get_layers -type metal
info RPT: IPO: Timing driven placement
Nitro-SoC> # config_place_timing -name from_state -value seed
Nitro-SoC> # config_place_timing -name use_high_spread_effort_for_response -value true
Nitro-SoC> # place_timing -turbo true
info place_timing meta-config "turbo_spread" automatically DISABLED for this run.
place_timing thread pool created with 4 cores.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                         Current Parameter Values for 'config_place_timing'                                                                         |
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| Name                                          | Description                                                 | Value     | Default   | Modified | Value_type | Enum                                 | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| messages                                      | Verbosity of placer output: debug, normal, quiet, verbose   | verbose   | normal    | true     | N/A        | debug normal quiet verbose           | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| from_state                                    | Placement states: seed, response                            | seed      | initial   | true     | N/A        | cluster final initial response seed  | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| low_power_effort                              | Effort for power: high, low, medium, none                   | low       | none      | true     | N/A        | high low medium none                 | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| do_large_cell_halo_policy                     | implement large cell halo                                   | false     | false     | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| ipo_target_utilization                        | Target utilization of rpt-flow                              | 68.950043 | -1.000000 | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| soft_max_timer_use_plx_for_const_net_wire_cap | Soft max timer will use plx version of wire cap, for const  | true      | false     | true     | N/A        |                                      | 
|                                               | nets only, in order to avoid nondeterminism associated with |           |           |          |            |                                      | 
|                                               | ta version of wire cap                                      |           |           |          |            |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-----------+----------+------------+--------------------------------------|
| use_high_spread_effort_for_response           | High spread effort during response placement                | true      | false     | true     | N/A        |                                      | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

PLX-INFO: Verbosity is verbose
PLX-INFO: Formulation is MIN_TNS2_WL_SPREAD_FAST (turbo)
PLX-INFO: Congestion response with 1 pass
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Found 0 cells with is_fixed_origin() true. 0 of these cells were not fixed. These have been made fixed for the duration of global placement.
PLX-INFO: Detect 0 soft placement blockages and fix 0 cells under
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition Radix4 (started at Sat Dec 24 10:20:16 2022)
info PLC1: Partition rectangle for Radix4: 0 0 663100 672000
Row and Site Statistics:
-----------------------------------------------------------------------------------------------------------
| Site                             | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 46        | 15548      | 1589         | 0           | 0              | 
-----------------------------------------------------------------------------------------------------------

info PLC:  This design has one basic site.
info PLC: Basic site: FreePDK45_38x28_10R_NP_162NW_34O, height (A) = 14000
info PLC4: Standard cell height: 14000
info PLC5: Placement Row box: 10000 10000 652200 654000
info PLC5: Placement Row-cut box: 10000 10000 652200 654000
info PLC6: Number of rows: 46
info info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info Layer rule technology data:
----------------------------------------------------------
|  | Name    | Dir | Pitch | Width | Spacing | SchTracks | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal1  | H   | 1400  | 700   | 650     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal2  | V   | 1900  | 700   | 700     | 7         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal3  | H   | 1400  | 700   | 700     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal4  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal5  | H   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal6  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal7  | H   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal8  | V   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal9  | H   | 16000 | 8000  | 8000    | 0         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal10 | V   | 16000 | 8000  | 8000    | 0         | 
----------------------------------------------------------

info PLC23: Site FreePDK45_38x28_10R_NP_162NW_34O: rectangle 10000 10000 652200 654000
info Number of regions: 1
info Region specification is acceptable
info Perimeter_Ratio_Time:  [ 0h:0m:0s ]
info Boundary-poly perimeter ratio to bbox perimeter: 
    0             PLC-REGION  :  1

info PLC: Creating region constraints ... 
PLC: Regionless design0
info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info PLX: Single corner placement using corner: corner_0_0
info PLX: Init timing is done in 1 sec
info =================================================================================
info PLACING CELLS using 4 cores  for 311 cells.
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.097 WMetric=59.2 TMetric=4.093e-01 #=92 RunTime=0 Mem=[ 2G 468M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.102 WMetric=55.7 TMetric=4.056e-01 #=161 RunTime=0 Mem=[ 2G 468M]
info PLX: FGS (   4.0,   4.0, 1.0) SMetric=0.177 WMetric=51.6 TMetric=4.046e-01 #=234 RunTime=0 Mem=[ 2G 468M]
info PLX: FGS (   8.0,   8.0, 1.0) SMetric=0.174 WMetric=47.8 TMetric=3.964e-01 #=295 RunTime=0 Mem=[ 2G 468M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.893 WMetric=45.8 TMetric=3.985e-01 #=421 RunTime=0 Mem=[ 2G 468M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.840 WMetric=46.2 TMetric=4.027e-01 #=473 RunTime=0 Mem=[ 2G 468M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.677 WMetric=46.9 TMetric=4.125e-01 #=515 RunTime=0 Mem=[ 2G 468M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.498 WMetric=47.9 TMetric=4.109e-01 #=548 RunTime=0 Mem=[ 2G 468M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.425 WMetric=48.8 TMetric=4.102e-01 #=566 RunTime=0 Mem=[ 2G 468M]
100%
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 311 cells.
info PLX: 100%
info PLX: FGS (   6.0,   7.0, 2.0) SMetric=0.368 WMetric=49.8 TMetric=4.079e-01 #=69 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.456 WMetric=52.5 TMetric=4.166e-01 #=159 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.225 WMetric=55.4 TMetric=4.108e-01 #=292 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.104 WMetric=56.8 TMetric=4.093e-01 #=527 RunTime=0 Mem=[ 2G 499M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.166566e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 522 cells.
info PLX: 100%
info PLX: FGS (  13.0,  15.0, 2.0) SMetric=0.820 WMetric=52.1 TMetric=3.145e-01 #=107 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   7.0,   7.0, 2.0) SMetric=0.316 WMetric=56.9 TMetric=3.255e-01 #=180 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.483 WMetric=56.6 TMetric=3.383e-01 #=251 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.252 WMetric=61.3 TMetric=3.285e-01 #=369 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.109 WMetric=61.5 TMetric=3.259e-01 #=503 RunTime=0 Mem=[ 2G 499M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.028983e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 1589 cells.
info PLX: 100%
info PLX: FGS (  13.0,  15.0, 2.0) SMetric=0.203 WMetric=66.1 TMetric=2.743e-01 #=79 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   7.0,   7.0, 2.0) SMetric=0.248 WMetric=64.9 TMetric=2.745e-01 #=149 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.454 WMetric=63.8 TMetric=2.761e-01 #=247 RunTime=0 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.376 WMetric=62.6 TMetric=2.680e-01 #=403 RunTime=1 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.121 WMetric=63.1 TMetric=2.634e-01 #=543 RunTime=1 Mem=[ 2G 499M]
info UNBLOATED SPREAD RMS ON 2x2  = 4.014150e-02
info =================================================================================
Small partition; changing hier depth to 1


GRCB: Performing global routing and computing cell bloats

GRCB STEP 1: Length
GRCB: Run time 0  seconds

GRCB STEP 2: Congestion

GRCB: Total routable nets: 987
GRCB: Run time 0  seconds

GRCB STEP 3: Cell Bloats
GRCB: Maximum utilization is 0.9
GRCB: GR Congestion 0 | 0
GRCB: e-Congestion 0 (0) @ 0.9
GRCB: n-Congestion 0 (0) @ 0.9
GRCB: Utilization 64%; Placeable area 4135.8; Cell area 2659.2; Area available for bloating 1063
GRCB: Congested area 0% 
GRCB: Total number of local terms 2471 (0, 0)
GRCB: No congestion found. No bloating will be done
GRCB: Run time 0  seconds

info PLC37: Congestion analysis took 0h:0m:0s.
info There are no cell bloat attributes. No cell bloating will be done
info PLX: Single corner placement using corner: corner_0_0
info PLX: Init timing is done in 0 sec
info =================================================================================
info PLACING CELLS using 4 cores  for 1589 cells.
info PLX: 100%
info PLX: FGS (   7.0,   7.0, 2.0) SMetric=0.219 WMetric=64.7 TMetric=2.751e-01 #=68 RunTime=1 Mem=[ 2G 499M]
info PLX: FGS (   3.0,   3.0, 2.0) SMetric=0.441 WMetric=63.6 TMetric=2.760e-01 #=154 RunTime=2 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.373 WMetric=62.7 TMetric=2.674e-01 #=294 RunTime=3 Mem=[ 2G 499M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.123 WMetric=63.1 TMetric=2.627e-01 #=430 RunTime=4 Mem=[ 2G 499M]
info UNBLOATED SPREAD RMS ON 2x2  = 4.257614e-02
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
PLX-INFO: Reset placed state of 0 cells with is_fixed_origin() true to its original value. 
Report 'placement': Placement Report
Generated on Sat Dec 24 10:20:25 2022
  
--------------------------------------------------------------------------
|   Placement Bounding Box Statistics [Radix4] length units: angstrom    |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 53046.6709  | 1665           | 88322707.0000 | 75138.9325  | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 27801.4664  | 849            | 23603445.0000 | 27937.8315  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 51357.0000  | 515            | 26448855.0000 | 31280.1765  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 79935.0819  | 171            | 13668899.0000 | 44111.5990  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 100982.1633 | 49             | 4948126.0000  | 65905.4970  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 242634.3457 | 81             | 19653382.0000 | 223618.5694 | 
--------------------------------------------------------------------------

  
Cell Density Map Utilization - 36 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  |======================================================================== 26
65  |=========================== 10
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 9 sec (CPU time: 16 sec; MEM: RSS - 323M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_place_timing -name use_high_spread_effort_for_response -reset
Nitro-SoC> # config_place_timing -name from_state -reset
Nitro-SoC> # config_place_timing -name congestion_effort -value low
Nitro-SoC> # config_place_timing -name do_large_cell_halo_policy
info RPT: Restoring input delay model base model for data to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data true -clock false
info RPT: Restoring input delay model base model for clock to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data false -clock true
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -reset
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: gplace complete
Nitro-SoC> # config_shell -echo_script false
info RPT: HFNS started Sat Dec 24 10:20:25 EET 2022

info RPT: Running hfns
info RPT: Hfns mode is 'ipo' 
info RPT: HfnsIpo
info RPT: Running hfns_delete
Nitro-SoC> # ipo_delete_repeaters
info UI32: performing ipo deleting repeaters  (started at Sat Dec 24 10:20:25 2022)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Deleted buffers 64
		Deleted inverters 5
info UI33: performed ipo deleting repeaters for 0 sec (CPU time: 0 sec; MEM: RSS - 324M, CVMEM - 1784M, PVMEM - 2638M)
info RPT: hfns_delete complete
info RPT: Running hdrc
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing  (started at Sat Dec 24 10:20:25 2022)
Small partition; changing hier depth to 1

info IPO: Procesing high fanout nets
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Added buffers 10
info IPO: Fixing drc
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:760m:240k] @ TA update
		Sized cells 1
		Added buffers 1
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 324M, CVMEM - 1784M, PVMEM - 2638M)
info RPT: hdrc complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Sat Dec 24 10:20:26 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 324M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Sat Dec 24 10:20:26 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | Radix4           | -  | -   | 2609.99   | 4135.77        | 2609.99      | 63.1078               | 59.2                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 324M, CVMEM - 1784M, PVMEM - 2638M)
info RPT: IPO: Drc fixed. Design utilization is 63.1078 %
Nitro-SoC> # config_place_timing -name ipo_target_utilization
info RPT: Running hfns_size
Nitro-SoC> # ipo_sweep_size -target 0.04842242999999996
info UI32: performing ipo global sizing  (started at Sat Dec 24 10:20:26 2022)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Sized cells 12
		Moved cells 3
info UI33: performed ipo global sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 324M, CVMEM - 1784M, PVMEM - 2638M)
info RPT: hfns_size complete
info RPT: IPO: Starting VR engine to activate VR-timer
Nitro-SoC> # ipo_vr_server -start true
info UI32: performing setting vr server  (started at Sat Dec 24 10:20:26 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 324M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # update_timing
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
info RPT: Clock Latency Estimation Enabled
info RPT: Path Group Report Before Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:26 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # cg_annotate_clock_latencies add_latencies
Initializing Post-Place Latency Estimator for mode new_mode
NDR DEFAULT lcell INV_X32 cell/wire delays 21/13 distance 7518797 dist2delay ratio 4.522e-06
NDR MGC_CLK_NDR_1.0w2.0s lcell INV_X32 cell/wire delays 20/16 distance 10526316 dist2delay ratio 3.42e-06
info CTS643: No Virtual Clocks Constraining IO Ports Found
info UI33: performed CG Annotate Clock Latencies for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1814M, PVMEM - 2638M)
info RPT: Path Group Report After Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:27 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
info RPT: Running hfns_size_dt
Nitro-SoC> # ipo_size_timing -target 0.01
		Sized cells 0
info UI33: performed analytical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 377M, CVMEM - 1814M, PVMEM - 2638M)
info RPT: hfns_size_dt complete
Nitro-SoC> # report_path_group -violators_only -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:27 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1814M, PVMEM - 2638M)
info RPT: Running hfns_pipelines
info RPT: Running Pipeline optimization
Nitro-SoC> # ipo_optimize -tns -convergent f -clock f -pipelines t -add f -move f -size f
info UI32: performing ipo tns pipeline optimization  (started at Sat Dec 24 10:20:27 2022)
info IPO: Running IPO optimization with 1 loop, 1 sweep, and 60000 max targets
info UI33: performed ipo tns pipeline optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1814M, PVMEM - 2638M)
info RPT: hfns_pipelines complete
Nitro-SoC> # ipo_sweep_size -critical
info UI32: performing ipo critical sizing  (started at Sat Dec 24 10:20:27 2022)
info UI33: performed ipo critical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:27 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Sat Dec 24 10:20:27 2022
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | Radix4           | -  | -   | 2616.38   | 4135.77        | 2616.38      | 63.2622               | 59.2                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1814M, PVMEM - 2638M)
info RPT: IPO: Design utilization at hfns stage is 63.2622 %
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -value 128 root
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # get_nets -flat -filter @is_auto_ideal && !@is_clock && @is_signal && !@is_user_ideal && !@is_dont_modify
Nitro-SoC> # place_detail -follow_drc_for 
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Radix4 (started at Sat Dec 24 10:20:28 2022)

All Parameters are Set to Default Values for 'config_place_detail'

---------------------------------------------------------------------------------------------------------------------------
|                                     Non-default Parameter Values for 'place_detail'                                     |
|----------------+-----------------------------------------------------------------+-------+---------------+--------------|
| Name           | Description                                                     | Value | Default       | User Defined | 
|----------------+-----------------------------------------------------------------+-------+---------------+--------------|
| follow_drc_for | Indicates that DRC with the specified routes should be followed | { }   | { pre_route } | true         | 
|                | during detailed placement. legal values (zero or more):         |       |               |              | 
|                | {detail_route, pre_route} default value: { pre_route }          |       |               |              | 
---------------------------------------------------------------------------------------------------------------------------

follow_drc_for 
info Found 1531 movable and 0 fixed cells in partition Radix4
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 46 cut rows, with average utilization 63.2622%, utilization with cell bloats 63.2622%.
info DP116: Legalizer has initial 1530 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 1530 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 2 illegal movable cells.
info DP117: Iteration 2 (without drc) has 2 illegal movable cells.
info DP117: Iteration 3 (without drc) has 0 illegal movable cells.
info Optimize displacement: 2 (0.1%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 3 iterations, all movable and fixed cells are legal.
info Number of moved cells: 1519. First few cells with largest displacements:
info DP110: 2.67 rows, from {42238 256831, N} to {10000 262000, N}, cell r/my_reg2_reg[7].
info DP110: 2.64 rows, from {105528 423988, FS} to {74600 430000, N}, cell i_reg[0].
info DP110: 2.58 rows, from {435186 521904, N} to {405200 528000, FS}, cell sum_reg[53].
info DP110: 2.57 rows, from {481723 129869, FS} to {511600 136000, FS}, cell sum_reg[25].
info DP110: 2.50 rows, from {321223 157112, FS} to {293100 164000, FS}, cell sum_reg[16].
info DP111: Legalization summary: total movable cells: 1531, cells moved: 1519, total movement: 890.08, max movement: 2.67193, average movement: 0.585964.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1531                | 1519        | 890.08                 | 2.67193      | 0.585964         | 
------------------------------------------------------------------------------------------------

info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Sat Dec 24 10:20:28 2022)
IPO-INFO: VR-server is running. Stopping VR-server
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 373M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_place_timing -name ipo_target_utilization -reset
info RPT: Running scan1
info RPT: Running groute1
Nitro-SoC> # ipo_flip_cell
info UI32: performing ipo flipping cells  (started at Sat Dec 24 10:20:28 2022)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo flipping cells for 0 sec (CPU time: 0 sec; MEM: RSS - 371M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # route_global -flow turbo
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
info CHK10: Checking floorplan...
info UI30: performing global routing on partition Radix4 (started at Sat Dec 24 10:20:28 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


All Parameters are Set to Default Values for 'config_route_global'

Setting up data structures; grid size small
Small partition; changing hier depth to 1
Sdb track: Routing Layer  1 (Horizontal) = start  900, step 1400, number 480
Sdb track: Routing Layer  2 (Vertical)   = start 1450, step 1900, number 349
Sdb track: Routing Layer  3 (Horizontal) = start  900, step 1400, number 480
Sdb track: Routing Layer  4 (Vertical)   = start 2550, step 2800, number 236
Sdb track: Routing Layer  5 (Horizontal) = start 2300, step 2800, number 240
Sdb track: Routing Layer  6 (Vertical)   = start 2550, step 2800, number 236
Sdb track: Routing Layer  7 (Horizontal) = start 2700, step 8000, number 84
Sdb track: Routing Layer  8 (Vertical)   = start 2950, step 8000, number 83
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 663104 xStep 57000 colHi 12
 yOrig 0 yHi 672004 yStep 42000 rowHi 17

Congestion effort = medium
Timing effort     = medium

Start global routing with  4  CPUs 

Built 1015 nets   (0 seconds elapsed)

Initial Routing ...
At routing level  0, did    1015 of    1015 assigned nets;  100.0 percent of length   (0 seconds elapsed)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (1 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Report 'route_congestion': Route Congestion Report
Generated on Sat Dec 24 10:20:29 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 748         | 768        | 1428      | 2944        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.666667    | 0.708333   | 0.360656  | 0.708333    | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.140351    | 0.089816   | 0.0426748 | 0.0630174   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 4.76113e+07 | 4.6116e+07 | 4042      | 9.37273e+07 | 
-----------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Sat Dec 24 10:20:29 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 9.37    | 0.43   | 4.49   | 3.96   | 0.09   | 0.37   | 0.03   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 4.61   | 47.95  | 42.24  | 0.94   | 3.94   | 0.31   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1772.00 | 78.00  | 974.00 | 659.00 | 11.00  | 45.00  | 5.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------

  
----------------------------------------------------------------------------------------------------------------
|                                               Vias statistics                                                |
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  (thousand) | 4.04   | 2.50   | 1.39   | 0.07   | 0.07   | 0.01   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 61.95  | 34.34  | 1.73   | 1.73   | 0.25   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:20:29 2022)

Congestion ratio stats: min = 0.02, max = 0.42, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1814M, PVMEM - 2638M)
info RPT: groute1 complete
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:29 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # get_tdro_congestion_score
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:20:29 2022)

Congestion ratio stats: min = 0.02, max = 0.42, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_place_timing -name high_congestion_threshold
info RPT: Congestion metric is 0.0
Nitro-SoC> # create_property -name rpt_hfns_grp4 -object_type partition -storage sparse -data_type double -hidden true -persistent true -init 0
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name rpt_hfns_grp4 -object Radix4 -value 0.0
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1814M, PVMEM - 2638M)
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1814M, PVMEM - 2638M)
info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:20:29 2022)

Congestion ratio stats: min = 0.02, max = 0.42, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1814M, PVMEM - 2638M)
info RPT: hfns complete
Nitro-SoC> # config_shell -echo_script false
info RPT: Optimization1 started Sat Dec 24 10:20:29 EET 2022

info RPT: Running pass1
info RPT: Pass1 optimization mode is 'ipo' 
info RPT: Pass1OptIpo
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name optimize_max_util -value 100 -objects Radix4
Nitro-SoC> # update_cell_density_map -rect_size 16
Nitro-SoC> # config_place_timing -name enable_feedthrough_buffering_mode
info RPT: Running drc1
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing with timer  (started at Sat Dec 24 10:20:29 2022)
info IPO: Procesing high fanout nets
info IPO: Fixing drc
		Added buffers 1
info UI33: performed ipo drc fixing with timer for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1814M, PVMEM - 2638M)
info RPT: drc1 complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Sat Dec 24 10:20:29 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1814M, PVMEM - 2638M)
info RPT: Running gtns1
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes  wns tns drc hold 
Nitro-SoC> # get_config -name config_optimize -param multi_process_count
Nitro-SoC> # get_config -name config_optimize -param enable_mx
Nitro-SoC> # optimize -mode global -objective wns tns drc
Nitro-SoC> # config_shell -echo false
info OPT260: Coarse-grain VT control is enabled in optimization for these objectives: WNS TNS DRC HOLD
info CHK10: Checking placement...
info UI32: performing optimize in global mode  (started at Sat Dec 24 10:20:29 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:20:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1532  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 12    | 0.78       | 
| Inverters      | 182   | 11.87      | 
| Registers      | 269   | 17.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.79      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1532  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2618.24                | 63.3            | 
| Buffers, Inverters | 116.242                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1676  | 100        | 
| Orphaned        | 72    | 4.29       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.55      | 
| 2 Fanouts       | 506   | 30.19      | 
| 3-30 Fanouts    | 293   | 17.48      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:20:29 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |========================================================================= 3
60  |========================================================================= 3
65  |========================================================================= 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.8304%).

WNS:0 TNS:0 SLEW:0 CAP:-639.4 LEAKAGE:0.056593 DYNAMIC:1.519260 AREA:2618.24


info OPT18: Initial optimization with objectives: WNS TNS MAX_SLEW MAX_CAP
WNS:0 TNS:0 SLEW:0 CAP:-639.4 LEAKAGE:0.056593 DYNAMIC:1.519260 AREA:2618.24
info OPT225: Completed optimization in global mode with combined WNS and TNS objective and Sweep I step in 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1814M, PVMEM - 2638M)
WNS:0 TNS:0 SLEW:0 CAP:-639.4 LEAKAGE:0.056593 DYNAMIC:1.519260 AREA:2618.24
Targets evaluated: 0, optimized: 0
info OPT225: Completed optimization in global mode with combined WNS and TNS objective and Sweep II step in 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1814M, PVMEM - 2638M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 SLEW:0 CAP:-639.4 LEAKAGE:0.056593 DYNAMIC:1.519260 AREA:2618.24
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 SLEW:0 CAP:-639.4 LEAKAGE:0.056593 DYNAMIC:1.519260 AREA:2618.24
info OPT226: Running optimization with 4 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.8304%).

info OPT6: cpu [0h:0m:0s] memory [1g:790m:776k]
info OPT225: Completed optimization in global mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1814M, PVMEM - 2638M)
WNS:0 TNS:0 SLEW:0 CAP:-639.4 LEAKAGE:0.056593 DYNAMIC:1.519260 AREA:2618.24

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.8304%).


Report 'Radix4': Design Report
Generated on Sat Dec 24 10:20:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1532  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 12    | 0.78       | 
| Inverters      | 182   | 11.87      | 
| Registers      | 269   | 17.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.79      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1532  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2618.24                | 63.3            | 
| Buffers, Inverters | 116.242                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1676  | 100        | 
| Orphaned        | 72    | 4.29       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.55      | 
| 2 Fanouts       | 506   | 30.19      | 
| 3-30 Fanouts    | 293   | 17.48      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |========================================================================= 3
60  |========================================================================= 3
65  |========================================================================= 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed optimize in global mode for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes 
Nitro-SoC> # config_optimize -enable_mx true -multi_process_count 4
info RPT: gtns1 complete
Nitro-SoC> # config_place_timing -name enable_feedthrough_buffering_mode
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
info RPT: Adjusting slack margin for IO path groups to avoid more optimization
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1814M, PVMEM - 2638M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:29 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # debug_opt -enable_prects_usq_for_tns true
info RPT: Running ltns1
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # get_config -name config_optimize -param multi_process_count
Nitro-SoC> # get_config -name config_optimize -param enable_mx
Nitro-SoC> # optimize -mode local -effort medium -objective wns tns drc
Nitro-SoC> # config_shell -echo false
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Sat Dec 24 10:20:29 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:20:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1532  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 12    | 0.78       | 
| Inverters      | 182   | 11.87      | 
| Registers      | 269   | 17.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.79      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1532  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2618.24                | 63.3            | 
| Buffers, Inverters | 116.242                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1676  | 100        | 
| Orphaned        | 72    | 4.29       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.55      | 
| 2 Fanouts       | 506   | 30.19      | 
| 3-30 Fanouts    | 293   | 17.48      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:20:29 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |========================================================================= 3
60  |========================================================================= 3
65  |========================================================================= 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.8304%).

WNS:0 TNS:0 SLEW:0 CAP:-639.4 LEAKAGE:0.056593 DYNAMIC:1.519260 AREA:2618.24

INFO :: Running optimization in MEDIUM effort level

info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 SLEW:0 CAP:-639.4 LEAKAGE:0.056593 DYNAMIC:1.519260 AREA:2618.24
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 SLEW:0 CAP:-639.4 LEAKAGE:0.056593 DYNAMIC:1.519260 AREA:2618.24
info OPT226: Running optimization with 4 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.8304%).

info OPT6: cpu [0h:0m:0s] memory [1g:790m:776k]
info OPT225: Completed optimization in local mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1814M, PVMEM - 2638M)
WNS:0 TNS:0 SLEW:0 CAP:-639.4 LEAKAGE:0.056593 DYNAMIC:1.519260 AREA:2618.24

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.8304%).


Report 'Radix4': Design Report
Generated on Sat Dec 24 10:20:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1532  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 12    | 0.78       | 
| Inverters      | 182   | 11.87      | 
| Registers      | 269   | 17.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.79      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1532  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2618.24                | 63.3            | 
| Buffers, Inverters | 116.242                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1676  | 100        | 
| Orphaned        | 72    | 4.29       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.55      | 
| 2 Fanouts       | 506   | 30.19      | 
| 3-30 Fanouts    | 293   | 17.48      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |========================================================================= 3
60  |========================================================================= 3
65  |========================================================================= 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_optimize -enable_mx true -multi_process_count 4
info RPT: ltns1 complete
info RPT: Effort for area reduction is set by PLX::_area_opt_effort_pass1_ variable (high)
Nitro-SoC> # config_place_timing -name low_power_effort
info RPT: Running area1
info RPT: Running power optimization power_opt1
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # config_shell -echo false
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 1575853
info LP: The total power for corner_0_0 corner: 1575853
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Sat Dec 24 10:20:29 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  1119363 |    399896 |  | 1519260 |   56593 |  | 1575853 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  1119363 |    312634 |  | 1431998 |   56593 |  | 1488591 |   94.46 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    18706 |      3033 |  |   21739 |     172 |  |   21911 |    1.39 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  1100657 |    309602 |  | 1410259 |   56421 |  | 1466680 |   93.07 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   200719 |    232786 |  |  433505 |   35467 |  |  468972 |   29.76 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   899938 |     76816 |  |  976754 |   20955 |  |  997708 |   63.31 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     87262 |  |   87262 |         |  |   87262 |    5.54 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     19594 |  |   19594 |         |  |   19594 |    1.24 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     19594 |  |   19594 |         |  |   19594 |    1.24 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     67668 |  |   67668 |         |  |   67668 |    4.29 | 
-------------------------------------------------------------------------------------------

info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 10:20:29 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:20:29 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1532  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 12    | 0.78       | 
| Inverters      | 182   | 11.87      | 
| Registers      | 269   | 17.55      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.79      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1532  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2618.24                | 63.3            | 
| Buffers, Inverters | 116.242                | 2.81            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1676  | 100        | 
| Orphaned        | 72    | 4.29       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.55      | 
| 2 Fanouts       | 506   | 30.19      | 
| 3-30 Fanouts    | 293   | 17.48      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:20:29 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |========================================================================= 3
60  |========================================================================= 3
65  |========================================================================= 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.8304%).

WNS:0 TNS:0 SLEW:0 CAP:-639.4 LEAKAGE:0.056593 DYNAMIC:1.519260 AREA:2618.24


info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 4 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:-639.4 LEAKAGE:0.056593 DYNAMIC:1.519260 AREA:2618.24

info OPT10: optimized 5 targets
SLEW:0 CAP:-639.4 LEAKAGE:0.056593 DYNAMIC:1.519260 AREA:2618.24

info OPT9: total 5 nets optimized
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.8304%).

info OPT6: cpu [0h:0m:0s] memory [1g:760m:260k]
SLEW:0 CAP:-639.4 LEAKAGE:0.056593 DYNAMIC:1.519260 AREA:2618.24

info OPT10: optimized 15 targets
SLEW:0 CAP:-639.4 LEAKAGE:0.056344 DYNAMIC:1.519844 AREA:2608.93

info OPT9: total 15 nets optimized
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.8304%).

info OPT6: cpu [0h:0m:0s] memory [1g:760m:260k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 1 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1845M, PVMEM - 2638M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 SLEW:0 CAP:-639.4 LEAKAGE:0.056344 DYNAMIC:1.519844 AREA:2608.93

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.8304%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:20:30 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1528  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 8     | 0.52       | 
| Inverters      | 182   | 11.91      | 
| Registers      | 269   | 17.6       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.88      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1528  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2608.93                | 63.08           | 
| Buffers, Inverters | 107.996                | 2.61            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |====================================================== 3
60  |========================================================================= 4
65  |==================================== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1875M, PVMEM - 2638M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Sat Dec 24 10:20:30 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |  1120568 |    399276 |  | 1519844 |   56344 |  | 1576188 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |  1120568 |    312028 |  | 1432596 |   56344 |  | 1488941 |   94.46 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    18706 |      3033 |  |   21739 |     172 |  |   21911 |    1.39 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |  1101862 |    308995 |  | 1410857 |   56173 |  | 1467030 |   93.07 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   201913 |    232180 |  |  434093 |   35218 |  |  469311 |   29.78 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   899948 |     76816 |  |  976764 |   20955 |  |  997719 |   63.30 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     87247 |  |   87247 |         |  |   87247 |    5.54 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     19594 |  |   19594 |         |  |   19594 |    1.24 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     19594 |  |   19594 |         |  |   19594 |    1.24 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     67654 |  |   67654 |         |  |   67654 |    4.29 | 
-------------------------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # config_place_timing -name apply_clock_offsets_for_power
info RPT: area1 complete
info RPT: Running lwns1
Nitro-SoC> # ipo_optimize -convergent false -clock_offsets true -congestion true -messages verbose
info UI32: performing ipo wns optimization  (started at Sat Dec 24 10:20:30 2022)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 2 loops, 10 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: Using GR
info IPO: Feedthrough buffering is disabled
info IPO: Feedback from CDM to VR is enabled
info IPO: Minimum slack gain is set to 1.0 
info IPO: WNS optimization mode
info IPO: IpoDataTechniques technique with 
info IPO:      IpoSizeCellCriticalWithSideSlew->Pin
info IPO:      IpoMoveCell->Pin
info IPO:      IpoFitDriverTechnique
info IPO: IpoClockTechniques technique with 
info IPO:      IpoFixPipeline->Pin
info IPO:      IpoUsefulSkewTechnique
info IPO: IpoClockTechniquesUltra technique with 
info IPO:      IpoUsefulSkewPipelineTechnique
info IPO: ServerRepairMode is no-DP | GR-sever
info IPO: IpoStrategy Convergent mode is ON
info IPO: Relaxing convergence criteria
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Convergent mode is ON
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Added congestion objective
info IPO: IpoStrategy Prepare TA
info IPO: IpoStrategy TA is valid
info IPO: IpoStrategy TA is in incremental mode
info IPO: Selected default inverter INV_X8 
info IPO: Selected default buffer BUF_X8 
Min length for  	layer 2		layer 3		layer 4		layer 5		layer 6		layer 7		layer 8	
				0		0		4	
Layer	Utilization 
2	25
3	17
4	1
5	0
6	1
7	0
8	0

edge length distribution:
layer	<3	| <6	| <9	| <12	| <15	| <18	| <21	| <24	| 
2	337	| 19	| 0	| 0	| 0	| 0	| 
3	231	| 1	| 0	| 0	| 
4	4	| 2	| 0	| 0	| 0	| 0	| 
5	22	| 1	| 0	| 0	| 
6	2	| 0	| 0	| 0	| 0	| 0	| 
7	0	| 0	| 0	| 0	| 
8	0	| 0	| 0	| 0	| 0	| 0	| 
info IPO: Best repeater per layer
info IPO: delay         {L/D= 4.670 um/ps, C=  42.2 (  6.6) fF, T=  70.8 ps, E=  25.1 ps, L= 284 um @ metal2 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 4.039 um/ps, C=  52.5 (  6.6) fF, T=  85.6 ps, E=  30.8 ps, L= 283 um @ metal3 A=3.46 um2, BUF_X8}
info IPO: Created IPO_NDR_metal4_TIMING
info IPO: Created IPO_NDR_metal4_DOUBLE_PITCH
info IPO: Corner corner_0_0 with RC constant: 0.000260272 @ metal4
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: length        {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Drc buffer:   {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.507 um/ps, C=  77.3 ( 25.2) fF, T=  75.3 ps, E=  25.4 ps, L= 299 um @ metal4 A=4.52 um2, INV_X16}
info IPO: DRC corner corner_0_0
info IPO: GR optimize
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 663104 xStep 57000 colHi 12
 yOrig 0 yHi 672004 yStep 42000 rowHi 17

Congestion effort = low
Timing effort     = low

Start refine global routing with  4  CPUs 

Built 1012 nets   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ GR optimize
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Starting new GR-server

info IPO: IpoStrategy Run 1
info IPO: Run IpoEngineSweepPinsCriticalClockDataUltraBwd
info IPO: Sweep 1
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Optimization converged at [0, cg=0.00000]
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Optimization
info IPO: Legalization 1
info IPO: Stopping GR-server

info IPO: GR optimize
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 663104 xStep 57000 colHi 12
 yOrig 0 yHi 672004 yStep 42000 rowHi 17

Congestion effort = low
Timing effort     = low

Start refine global routing with  4  CPUs 

Built 1012 nets   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ GR optimize
info IPO: Starting new GR-server

info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Legalization
info IPO: IpoStrategy Optimization converged at [0, wns=0, twns=0, cg=0.00000] (started at [0, wns=0, twns=0, cg=0.00000])
info IPO: IpoStrategy Optimization target is met at [0, wns=0, twns=0, cg=0.00000]
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: IpoDataTechniques t:e:o 0:0:0
info IPO: IpoSizeCellCriticalWithSideSlew->Pin t:e:o 0:0:0
info IPO: IpoMoveCell->Pin t:e:o 0:0:0
info IPO: IpoFitDriverTechnique t:e:o 0:0:0
info IPO: IpoClockTechniques t:e:o 0:0:0
info IPO: IpoFixPipeline->Pin t:e:o 0:0:0
info IPO: IpoUsefulSkewTechnique t:e:o 0:0:0
info IPO: IpoClockTechniquesUltra t:e:o 0:0:0
info IPO: IpoUsefulSkewPipelineTechnique t:e:o 0:0:0
info IPO: Stopping GR-server

info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ IPO strategy
info UI33: performed ipo wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:30 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1875M, PVMEM - 2638M)
info RPT: lwns1 complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Sat Dec 24 10:20:30 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:30 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # config_shell -echo_script false
info UI78: report 'temp' was removed
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1875M, PVMEM - 2638M)
info UI78: report 'tmp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1875M, PVMEM - 2638M)
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:20:30 2022)

Congestion ratio stats: min = 0.02, max = 0.42, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1875M, PVMEM - 2638M)
info RPT: pass1 complete
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -name rpt_hfns_grp4 -object Radix4
info RPT: Congestion metric at hfns stage was 0.0. It will be used for convergence decision.
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
Nitro-SoC> # config_shell -echo_script false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1875M, PVMEM - 2638M)
info UI78: report 'tmp' was removed
info RPT: Target level for core timing (0p >= -50p) is satisfied.
Nitro-SoC> # config_place_timing -name high_congestion_threshold
info RPT: Target level for congestion ( NEGLIGIBLE ) is satisfied.
Nitro-SoC> # config_place_timing -name group_registers
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
info RPT: Final started Sat Dec 24 10:20:30 EET 2022

info RPT: Running final
Nitro-SoC> # ipo_vr_server -advanced_cdm true
info UI32: performing setting vr server  (started at Sat Dec 24 10:20:30 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:30 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1875M, PVMEM - 2638M)
info RPT: Running iowns
Nitro-SoC> # ipo_optimize -convergent false -clock_offsets false -congestion false -messages verbose
info UI32: performing ipo wns optimization  (started at Sat Dec 24 10:20:30 2022)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 1 loop, 20 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: No timing violations
info UI33: performed ipo wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:30 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1875M, PVMEM - 2638M)
info RPT: iowns complete
info RPT: Adjusting slack margin for IO path groups to avoid more optimization
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1875M, PVMEM - 2638M)
info UI78: report 'tmp' was removed
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:30 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1875M, PVMEM - 2638M)
info RPT: Running copt
Nitro-SoC> # get_path_groups -filter @is_special==false && @is_active==true && @is_visible==true && @weight>0 && @is_qor==true
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_messages -message_id UI33 -max_message 0 -reset
Nitro-SoC> # ipo_optimize -convergent true -clock_offsets true -congestion false -messages verbose
info UI32: performing ipo convergent wns optimization  (started at Sat Dec 24 10:20:30 2022)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 4 loops, 5 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: Using GR
info IPO: Feedthrough buffering is disabled
Info IPO-advanced CDM: Utilization is adjusted in 33 bins (with avg = 0.00947 and max = 0.01)
info IPO: Feedback from CDM to VR is enabled
info IPO: Minimum slack gain is set to 1.0 
info IPO: WNS optimization mode
info IPO: IpoDataTechniques technique with 
info IPO:      IpoSizeCellCriticalWithSideSlew->Pin
info IPO:      IpoMoveCell->Pin
info IPO:      IpoFitDriverTechnique
info IPO: IpoClockTechniques technique with 
info IPO:      IpoFixPipeline->Pin
info IPO:      IpoUsefulSkewTechnique
info IPO: IpoClockTechniquesUltra technique with 
info IPO:      IpoUsefulSkewPipelineTechnique
info IPO: ServerRepairMode is DP-server-preserved-wires | GR-sever-repair
info IPO: IpoStrategy Convergent mode is ON
info IPO: Changed maximum utilization to 95 %
info IPO: Relaxing convergence criteria
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Convergent mode is ON
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Added congestion objective
info IPO: IpoStrategy Prepare TA
info IPO: IpoStrategy TA is valid
info IPO: IpoStrategy TA is in incremental mode
info IPO: Selected default inverter INV_X8 
info IPO: Selected default buffer BUF_X8 
info IPO: Best repeater per layer
info IPO: delay         {L/D= 4.670 um/ps, C=  42.2 (  6.6) fF, T=  70.8 ps, E=  25.1 ps, L= 284 um @ metal2 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 4.039 um/ps, C=  52.5 (  6.6) fF, T=  85.6 ps, E=  30.8 ps, L= 283 um @ metal3 A=3.46 um2, BUF_X8}
info IPO: Corner corner_0_0 with RC constant: 0.000260272 @ metal4
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: length        {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Drc buffer:   {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.507 um/ps, C=  77.3 ( 25.2) fF, T=  75.3 ps, E=  25.4 ps, L= 299 um @ metal4 A=4.52 um2, INV_X16}
info IPO: DRC corner corner_0_0
info IPO: DP server is enabled
info IPO: Placement legalization
info IPO-CDM: Monitoring 1 CDMs
info Found 1528 movable and 0 fixed cells in partition Radix4
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 46 cut rows, with average utilization 63.0821%, utilization with cell bloats 63.0821%.
info DP116: Legalizer has initial 3 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 3 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 1528, cells moved: 3, total movement: 2.08571, max movement: 1, average movement: 0.695238.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize wire length: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info Optimize wire length: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 1528, cells moved: 3, total movement: 2.08571, max movement: 1, average movement: 0.695238.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1528                | 3           | 2.08571                | 1            | 0.695238         | 
------------------------------------------------------------------------------------------------

info IPO-CDM: Utilization is adjusted in 1 bins (with avg = 0.0223 and max = 0.0223)
info IPO: Total [0h:0m:1s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Legalize placement
info IPO: GR repair
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 663104 xStep 57000 colHi 12
 yOrig 0 yHi 672004 yStep 42000 rowHi 17

Congestion effort = low
Timing effort     = low

Start repair & refine global routing with  4  CPUs 

Built 1012 nets   (0 seconds elapsed)

Will perform 'repair' routing on 17 nets: 
         16 without global routing
          1 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 17 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ GR repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Starting new GR-server

info IPO: IpoStrategy Run 1
info IPO: Run IpoEngineSweepPinsCriticalClockDataUltraBwd
info IPO: Sweep 1
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Optimization converged at [0, cg=0.00000]
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Optimization
info IPO: Legalization 1
info IPO: Placement legalization
info IPO-CDM: Monitoring 1 CDMs
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Legalize placement
info IPO: Routing legalization
info IPO: ServerRepair: Using VR-Agent to get dirty nets
info IPO: ServerRepair: Received 0 nets
INFO: Removed stale global wiring from 0 nets 
INFO: Will repair route 0 nets: 
	0 without global wiring
	0 with open pins
	0 with superflous wiring
	0 with wiring crossing blocked gcell edges
INFO: GR Server found no nets needing repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Legalize routing
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Legalization
info IPO: IpoStrategy Optimization converged at [0, wns=0, twns=0, cg=0.00000] (started at [0, wns=0, twns=0, cg=0.00000])
info IPO: IpoStrategy Optimization target is met at [0, wns=0, twns=0, cg=0.00000]
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: IpoDataTechniques t:e:o 0:0:0
info IPO: IpoSizeCellCriticalWithSideSlew->Pin t:e:o 0:0:0
info IPO: IpoMoveCell->Pin t:e:o 0:0:0
info IPO: IpoFitDriverTechnique t:e:o 0:0:0
info IPO: IpoClockTechniques t:e:o 0:0:0
info IPO: IpoFixPipeline->Pin t:e:o 0:0:0
info IPO: IpoUsefulSkewTechnique t:e:o 0:0:0
info IPO: IpoClockTechniquesUltra t:e:o 0:0:0
info IPO: IpoUsefulSkewPipelineTechnique t:e:o 0:0:0
info IPO: Stopping GR-server

info IPO: Final legalization
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Final legalization
info IPO: Congestion is 0.00000
info IPO: GR repair
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 663104 xStep 57000 colHi 12
 yOrig 0 yHi 672004 yStep 42000 rowHi 17

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  4  CPUs 

Built 1012 nets   (0 seconds elapsed)

Will perform 'repair' routing on 16 nets: 
         16 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 16 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ GR repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:790m:796k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:1s], cpu [0h:0m:0s], memory [1g:790m:796k] @ IPO strategy
info UI33: performed ipo convergent wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # get_path_groups _self_loop_ -quiet
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:31 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1875M, PVMEM - 2638M)
info RPT: copt complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Sat Dec 24 10:20:31 2022)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:31 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:31 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1875M, PVMEM - 2638M)
info UI78: report 'tmp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1875M, PVMEM - 2638M)
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:20:31 2022)

Congestion ratio stats: min = 0.02, max = 0.42, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1875M, PVMEM - 2638M)
info RPT: final complete
info RPT: Stopping after final
Nitro-SoC> # get_config -name config_auto_learning -param apply_setup_slack_margins
Nitro-SoC> # get_root
Nitro-SoC> # get_property -name mxdb.design_state.netlist -object root
Nitro-SoC> # config_cell_density_map_colors -ignore_bloats true
Nitro-SoC> # factorize_pin_offsets -monitor false
Monitoring of offsets is now disabled
info UI33: performed cts pin offset factorize for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:31 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1875M, PVMEM - 2638M)
info RPT: Restoring corners
Nitro-SoC> # config_prects_corners -mode reset
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_path_group -violators_only -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:32 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # config_shell -echo_script false
info UI78: report '_app_info_' was removed
Nitro-SoC> # config_shell -echo_script false
info RPT: SUMMARY
STAGE                          ELAPSED %  UTIL %     WNS|COREWNS ps  CORETNS ns GRWL       CONG      
------------------------------ ---------- ---------- --------------- ---------- ---------- ----------
Init                           0          63.8      
Seed placement                 10         63.8      
Global placement               64         64.3      
HFNS                           16         63.3             0|0       0          9.37       0.00000   
Optimization1                  10         63.1             0|0       0          9.36       0.00000   
Final                          0          63.1             0|0       0          9.37       NEGLIGIBLE
------------------------------ ---------- ---------- --------------- ---------- ---------- ----------
Total time                     0:0:19
Normalized cpu (3.0GHz)        0:0:16
warning    SCAN_SPEC_CHECK
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_place_timing -name net_delay_model
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # write_db -data design -file dbs/place.db
Nitro-SoC> # save_db -directory dbs/place.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/place.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Sat Dec 24 10:20:32 EET 2022
Report 'application': Application Report
Generated on Sat Dec 24 10:20:32 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1875                                                         | 
| Heap memory (MBytes)     | 1306                                                         | 
| Resident memory (MBytes) | 379                                                          | 
| CPU time (minutes)       | 1.4                                                          | 
| Elapsed time (minutes)   | 7.05                                                         | 
| Load Averages            | 1.01 0.71 0.53                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.0                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 11420                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          domain_11420                                                 | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Sat Dec 24 10:20:32 EET 2022
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/place_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Sat Dec 24 10:20:32 2022
  
------------------------------------------------------
| MCMM variability report for design 'Radix4' (nano) |
|----------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts        | 
------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1875M, PVMEM - 2638M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:32 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1875M, PVMEM - 2638M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 4.9990 204       204             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1875M, PVMEM - 2638M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:20:32 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1875M, PVMEM - 2638M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 204       204             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1875M, PVMEM - 2638M)
NRF info: Writing Detailed Setup Timing Path Reports Sat Dec 24 10:20:32 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/place_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Sat Dec 24 10:20:32 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/place_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Sat Dec 24 10:20:32 EET 2022
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/place_timing_drc.rpt
NRF info: Writing Physical Reports Sat Dec 24 10:20:32 EET 2022
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/place_physical.rpt
NRF info: Writing Power Reports Sat Dec 24 10:20:33 EET 2022
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/place_power.rpt
Report 'report_power_summary': Power
Generated on Sat Dec 24 10:20:33 2022
  
---------------------------------------------------------------------------
|                        Power Summary (nanowatt)                         |
|-------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total   Percent | 
|-------------------------------------------------------------------------|
| Entire design       1120737    399295  1520031   56344  1576376  100.00 | 
|                                                                         | 
| Power of all cells  1120737    312028  1432765   56344  1489109   94.46 | 
|   Clock cells         18706      3033    21739     172    21911    1.39 | 
|   Data cells        1101898    308995  1410893   56173  1467066   93.07 | 
|     Combinational    201918    232180   434098   35218   469316   29.77 | 
|     Registers        899948     76816   976764   20955   997719   63.29 | 
|     Macros                0         0        0       0        0    0.00 | 
|     Physical              0         0        0       0        0    0.00 | 
|                                                                         | 
| Power of all nets               87266    87266            87266    5.54 | 
|   Clock nets                    19600    19600            19600    1.24 | 
|     Clock leaves                19600    19600            19600    1.24 | 
|   Data nets                     67667    67667            67667    4.29 | 
---------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1875M, PVMEM - 2638M)
-----------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI   Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold none leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Sat Dec 24 10:20:33 EET 2022
Nitro-SoC> # get_config -name config_auto_learning -param store_place_locations
Nitro-SoC> # get_config -name config_auto_learning -param store_setup_violations
info UI33: performed source of flow_scripts/1_place.tcl for 22 sec (CPU time: 28 sec; MEM: RSS - 383M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> write_db -file db/place.db
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/db/place.db'.
info Writing libraries...
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> report_placement
Report 'placement': Placement Report
Generated on Sat Dec 24 10:20:53 2022
  
--------------------------------------------------------------------------
|   Placement Bounding Box Statistics [Radix4] length units: angstrom    |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 57755.2246  | 1603           | 92581625.0000 | 71180.3416  | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 31728.9210  | 797            | 25287950.0000 | 27919.0850  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 55823.1076  | 502            | 28023200.0000 | 32008.9278  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 85935.0575  | 174            | 14952700.0000 | 44185.6148  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 106313.5000 | 50             | 5315675.0000  | 65231.9834  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 237526.2500 | 80             | 19002100.0000 | 196601.0391 | 
--------------------------------------------------------------------------

Pin Count Statistics, Min:  2
Pin Count Statistics, Max:  65
Pin Count Statistics, Avg:  3.31379
Pin Count Statistics, Sum:  5312
  
--------------------------------------------------
|           Placement Area Statistics            |
|--------------------------------------+---------|
|                                      | Value   | 
|--------------------------------------+---------|
| Total Instance count                 | 1597    | 
|--------------------------------------+---------|
| Total Leaf-cells in the netlist      | 1528    | 
|--------------------------------------+---------|
| Total Number of Buf+Inv              | 190     | 
|--------------------------------------+---------|
| Total Number of Macros               | 0       | 
|--------------------------------------+---------|
| Total Number of Pads                 | 0       | 
|--------------------------------------+---------|
| Total Utilized Area (sq micron)      | 2608.93 | 
|--------------------------------------+---------|
| Total Macro+Pad Area (sq micron)     | 0       | 
|--------------------------------------+---------|
| Total Logic Area (sq micron)         | 2608.93 | 
|--------------------------------------+---------|
| Total Physical-Only Area (sq micron) | 0       | 
|--------------------------------------+---------|
| Total Buf+Inv Area (sq micron)       | 107.996 | 
|--------------------------------------+---------|
| Total Placeable Row Area (sq micron) | 4135.77 | 
|--------------------------------------+---------|
| Logic Cell Utilization (%)           | 63.08   | 
|--------------------------------------+---------|
| Silicon Area Utilization (%)         | 58.54   | 
--------------------------------------------------

  
-----------------------------------------------------------------------------------------------------------
|                                      Cell and Row Site Statistics                                       |
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| Site Name                        | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 46        | 15548      | 1528         | 0           | 0              | 
-----------------------------------------------------------------------------------------------------------

  
Cell Density Map Utilization - 9 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |====================================================== 3
60  |========================================================================= 4
65  |==================================== 2
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
Nitro-SoC> source flow_scripts/2_clock.tcl

#####################################################
## Nitro Reference Flow : Clock Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from place stage, prepares for     ##
## and then runs run_clock_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for clock
NRF info: Verifying user input for clock
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1528 movable and 0 fixed cells in partition Radix4
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 73    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 267   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 2     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 92    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # config_shell -echo_script true
Info: Tcl var '::cts_intrinsic_repeater_delay_new' set to 'true' : Compute intrinsic repeater delay using the same method than the ideal slew routine
Nitro-SoC> # config_event_handler -append -command compile_cts -event start_command -script {
	set ::cts_vr_cdm_overlap_free true
	RCTU::Cts::AddHalo
}
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_name_rules -cell CLOCK
Nitro-SoC> # config_name_rules -net CLOCK
Nitro-SoC> # config_timing -use_annotated_cts_offsets false
Nitro-SoC> # config_route_global -category user_defined

No User-Defined Parameters are Set for 'config_route_global'

Nitro-SoC> # fk_msg "Applying NRF non-default GR settings"
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Applying NRF non-default GR settings
Nitro-SoC> # config_route_global -name gr_full_timing_update_thresh -value 0.0
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for clock
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for clock
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_shell -echo false
NRF info: Configuring routing layers
info UI49: updated global design rule(s): max_layer
NRF info: Top and bottom CTS layers are not set. Selecting CTS layers based on RC
---------------------------------------------------------------
|                        Layer ranges                         |
|---------+-----------+-----------+-------------+-------------|
|         | Bot metal | Top metal | Bot res     | Top res     | 
|---------+-----------+-----------+-------------+-------------|
| Range 1 | metal1    | metal3    | 5.42857e-07 | 3.57143e-07 | 
|---------+-----------+-----------+-------------+-------------|
| Range 2 | metal4    | metal6    | 1.5e-07     | 1.5e-07     | 
|---------+-----------+-----------+-------------+-------------|
| Range 3 | metal7    | metal8    | 1.875e-08   | 1.875e-08   | 
|---------+-----------+-----------+-------------+-------------|
| Range 4 | metal9    | metal10   | 3.75e-09    | 3.75e-09    | 
---------------------------------------------------------------

---------------------------------------
|            Clock layers             |
|--------+------------+-------+-------|
| Layer  | Direction  | Width | Pitch | 
|--------+------------+-------+-------|
| metal7 | horizontal | 4000  | 8000  | 
|--------+------------+-------+-------|
| metal8 | vertical   | 4000  | 8000  | 
---------------------------------------

Nitro-SoC> # source scr/ocv.tcl
info UI33: performed source of scr/ocv.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # set_crpr_spec -crpr_threshold $MGC_crpr_threshold
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # get_lib_cells $MGC_DLY_cells
Nitro-SoC> # set_property -name is_dont_use -value true -objects [get_lib_cells $MGC_DLY_cells]
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # get_lib_cells $MGC_DLY_cells 
Nitro-SoC> # config_flows -hold_opt_cell_list [ get_lib_cells $MGC_DLY_cells ]
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cts -corner corner_0_0 -min_route_layer metal7 -max_route_layer metal8 -max_transition 0.25n -max_leaf_transition 0.25n -max_skew 0.2n -max_length 400u -enable_port_clock_leaves false
Nitro-SoC> # config_cts -use_inverters false -buffers CLKBUF_* -inverters 
Nitro-SoC> # update_timing -stage mark_clocks
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # get_pins -leaf -filter is_clock && is_out
Nitro-SoC> # get_cells -of clk_gate_i_reg/GCK r2/i_0_0/ZN r/clk_gate_my_reg2_reg/GCK -filter !@is_buffer && !@is_inverter && !@is_macro && !@is_physical && @type!=pad
Nitro-SoC> # get_lib_cells -of clk_gate_i_reg r/clk_gate_my_reg2_reg
Nitro-SoC> # get_equiv_lib_cells -lib_cell CLKGATETST_X1
Nitro-SoC> # add_to_collection CLKGATETST_X1 -add CLKGATETST_X1 CLKGATETST_X2 CLKGATETST_X4 CLKGATETST_X8
Nitro-SoC> # get_lib_cells * -filter !@is_buffer && !@is_inverter && !@is_macro && !@is_physical && @type!=pad
Nitro-SoC> # add_to_collection  -add CLKGATETST_X8
Nitro-SoC> # add_to_collection CLKGATETST_X8 -add CLKGATETST_X4
Nitro-SoC> # add_to_collection CLKGATETST_X8 CLKGATETST_X4 -add CLKGATETST_X2
Nitro-SoC> # add_to_collection CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 -add CLKGATETST_X1
Nitro-SoC> # fk_msg -type info Usage of dont_use libcells: false
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Usage of dont_use libcells: false
Nitro-SoC> # get_lib_cells CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1
Nitro-SoC> # filter_collection CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 -expression !@is_dont_use
Nitro-SoC> # fk_msg -type info CG Pruning enabled: true
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: CG Pruning enabled: true
Nitro-SoC> # prune_cts_cells -type clock_gates CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1
Nitro-SoC> # sizeof_collection 
Nitro-SoC> # fk_msg -type info Selected 0 libcells for CTS CG Optimization.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Selected 0 libcells for CTS CG Optimization.
Nitro-SoC> # sizeof_collection 
Nitro-SoC> # fk_msg -type warning No usable libcell for CG sizing found. CG Sizing will be disabled during CTS
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: No usable libcell for CG sizing found. CG Sizing will be disabled during CTS
Nitro-SoC> # report_cts_spec -quiet -name CTS

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
warning CTS604: no cts specs found
Nitro-SoC> # get_report_value -name CTS -table config_cts_report -row opt_clock_gates
Nitro-SoC> # config_cts -opt_clock_gates latency move 
Nitro-SoC> # config_cts
--------------------------------------------------------------------------
|                         config_cts properties                          |
|----------------------------------------+-------------------------------|
| Name                                   | Value                         | 
|----------------------------------------+-------------------------------|
| name                                   | config_cts                    | 
|----------------------------------------+-------------------------------|
| max_transition                         | 0.2500                        | 
|----------------------------------------+-------------------------------|
| max_leaf_transition                    | 0.2500                        | 
|----------------------------------------+-------------------------------|
| max_capacitance                        | 2.1e+09                       | 
|----------------------------------------+-------------------------------|
| max_wire_capacitance                   | 2.1e+09                       | 
|----------------------------------------+-------------------------------|
| max_length                             | 4000000                       | 
|----------------------------------------+-------------------------------|
| max_fanout                             | 64                            | 
|----------------------------------------+-------------------------------|
| max_skew                               | 0.2000                        | 
|----------------------------------------+-------------------------------|
| max_net_skew                           | 0.1000                        | 
|----------------------------------------+-------------------------------|
| min_delay                              | -2147483.6480                 | 
|----------------------------------------+-------------------------------|
| max_delay                              | 2147483.6470                  | 
|----------------------------------------+-------------------------------|
| opt_clock_gates                        | latency move                  | 
|----------------------------------------+-------------------------------|
| cell_name_prefix                       | CTS                           | 
|----------------------------------------+-------------------------------|
| port_name_prefix                       | CTS                           | 
|----------------------------------------+-------------------------------|
| net_name_prefix                        | CTS                           | 
|----------------------------------------+-------------------------------|
| use_inverters                          | false                         | 
|----------------------------------------+-------------------------------|
| buffers                                | CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 | 
|----------------------------------------+-------------------------------|
| inverters                              | none                          | 
|----------------------------------------+-------------------------------|
| lib_cell_list                          | all_available                 | 
|----------------------------------------+-------------------------------|
| corner                                 | corner_0_0                    | 
|----------------------------------------+-------------------------------|
| verbosity                              | 1                             | 
|----------------------------------------+-------------------------------|
| use_regular_timer_for_report_and_check | false                         | 
|----------------------------------------+-------------------------------|
| pruning_mode_corner                    | true                          | 
|----------------------------------------+-------------------------------|
| pruning_mode_corner_percent            | 30                            | 
|----------------------------------------+-------------------------------|
| useful_skew                            | false                         | 
|----------------------------------------+-------------------------------|
| minimize_level_skew                    | false                         | 
|----------------------------------------+-------------------------------|
| min_layer                              | metal7                        | 
|----------------------------------------+-------------------------------|
| max_layer                              | metal8                        | 
|----------------------------------------+-------------------------------|
| mvcts_physical_feedthrough             | false                         | 
|----------------------------------------+-------------------------------|
| mvcts_promote_physical_feedthrough     | false                         | 
|----------------------------------------+-------------------------------|
| enable_port_clock_leaves               | false                         | 
|----------------------------------------+-------------------------------|
| enable_branchpoint_optimization        | true                          | 
|----------------------------------------+-------------------------------|
| strict_cts_repeater_lists              | false                         | 
|----------------------------------------+-------------------------------|
| enable_multi_cpu_mode                  | true                          | 
|----------------------------------------+-------------------------------|
| low_effort                             | false                         | 
|----------------------------------------+-------------------------------|
| turbo                                  | false                         | 
|----------------------------------------+-------------------------------|
| congestion_aware                       | false                         | 
--------------------------------------------------------------------------

Nitro-SoC> # config_clock_timing -name refine_cts -value $MGC_clock_refine_cts
Nitro-SoC> # fk_msg Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # config_timing -report
-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
|-------------------------------------------------------------+------------+------------|
| create_io_path_groups                                       | true       | false      | 
|-------------------------------------------------------------+------------+------------|
| create_clock_check_path_group                               | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| derate_annotated_delays                                     | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| disable_auto_clock_gating_checks                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_case_analysis                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_clock_gating_checks                                 | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_recovery_removal_checks                             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_seq_case_analysis                                   | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_gating_propagate                               | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| early_launch_at_borrowing_latches                           | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_for_cond_arcs                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_input_delays                                 | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_non_unate_clock_paths                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_path_segmentation                                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_port_clock_leaves                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_preset_clear_arcs                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_setup_independent_hold_checks                        | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| estimated_delays                                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_includes_si_delays                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| report_unconstrained_path                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_si_slew_for_max_transition                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| zero_rc_delays                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_annotated_cts_offsets                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_skew_estimation                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| valid_skew_estimation                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_ideal_clock_data_tags                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| capacitance_violation_threshold                             | 0          | -2         | 
|-------------------------------------------------------------+------------+------------|
| derate_output_delay                                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| clock_source_use_driver_arc                                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_is_derated                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
|-------------------------------------------------------------+------------+------------|
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
|-------------------------------------------------------------+------------+------------|
| alpine_timing_mode                                          | -1         | -1         | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
|-------------------------------------------------------------+------------+------------|
| enforce_explicit_library_association_to_corners             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_slew_variation                                       | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| low_geometry                                                | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------

Nitro-SoC> # config_extraction -report
------------------------------------------------------------------------
| Name                                     | Value       | Default     | 
|------------------------------------------+-------------+-------------|
| max_segment_length                       | 1000000     | 1000000     | 
|------------------------------------------+-------------+-------------|
| virtual_max_segment_length               | 200000      | 200000      | 
|------------------------------------------+-------------+-------------|
| min_segment_resistance                   | 0           | 0           | 
|------------------------------------------+-------------+-------------|
| shrink_factor                            | 1           | 1           | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_res          | true        | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_cap          | false       | false       | 
|------------------------------------------+-------------+-------------|
| coupling_abs_threshold                   | 0.1         | 3           | 
|------------------------------------------+-------------+-------------|
| coupling_rel_threshold                   | 1           | 0.03        | 
|------------------------------------------+-------------+-------------|
| coupling_avg_threshold                   | 3.40282e+38 | 3.40282e+38 | 
|------------------------------------------+-------------+-------------|
| persistent_internal_parasitic_extraction | true        | true        | 
|------------------------------------------+-------------+-------------|
| gr_use_coaxial_shielding_for_clks        | false       | false       | 
|------------------------------------------+-------------+-------------|
| color_awareness                          | no_coloring | no_coloring | 
|------------------------------------------+-------------+-------------|
| ideal_net_cap                            | 10          | 10          | 
|------------------------------------------+-------------+-------------|
| skip_tcs_for_resistance                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_new_extractor                        | false       | false       | 
|------------------------------------------+-------------+-------------|
| break_shorts                             | false       | false       | 
------------------------------------------------------------------------

Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Nitro-SoC> # set_crpr_spec -report
------------------------------------------------------------
| Name                   | Value          | Default        | 
|------------------------+----------------+----------------|
| transition             | any_transition | any_transition | 
|------------------------+----------------+----------------|
| xtalk_cycle            | zero_cycle     | zero_cycle     | 
|------------------------+----------------+----------------|
| setup_slack_cutoff     | 100            | 100            | 
|------------------------+----------------+----------------|
| hold_slack_cutoff      | 100            | 100            | 
|------------------------+----------------+----------------|
| stage_threshold        | 0              | 0              | 
|------------------------+----------------+----------------|
| method                 | margin_based   | margin_based   | 
|------------------------+----------------+----------------|
| trim_effort            | none           | none           | 
|------------------------+----------------+----------------|
| crpr_backward_grouping | false          | false          | 
|------------------------+----------------+----------------|
| crpr_min_threshold     | 5              | 20             | 
|------------------------+----------------+----------------|
| crpr_max_threshold     | 5              | 20             | 
------------------------------------------------------------

Nitro-SoC> # config_clock_timing -name preserve_rcd_models -value true
Nitro-SoC> # config_clock_timing -name enable_optimize_clock_tree -value $MGC_enable_clock_data_opt
Nitro-SoC> # config_clock_timing -name dont_prune_corners
Nitro-SoC> # get_corners $current_excluded_corners_for_pruning
Nitro-SoC> # get_corners $::MGC_activeCorners(clock:ref)
Nitro-SoC> # add_to_collection -unique true -object [get_corners $current_excluded_corners_for_pruning] -add [get_corners $::MGC_activeCorners(clock:ref)]
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value [add_to_collection -unique true -object [get_corners $current_excluded_corners_for_pruning] -add [get_corners $::MGC_activeCorners(clock:ref)]]
Nitro-SoC> # config_optimize -buffer_removal_max_length_limit $MGC_maxLengthParam
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # run_clock_timing -cpus $MGC_cpus
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
Nitro-SoC> # config_application -cpu 2
Nitro-SoC> # config_timing -cpu 2
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # create_property -name rct_last_stage -data_type string -object_type root -storage sparse -persistent true
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value 
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # create_property -name rct_clock_opt_ran -data_type bool -object_type root -storage sparse -persistent true
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_clock_opt_ran -value false
Nitro-SoC> # config_shell -echo_script false
info UI34: no objects were found for '*'
Nitro-SoC> # get_modes
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_modes
Nitro-SoC> # get_corners -of_object new_mode
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # fk_msg Adjusting TNS range
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Adjusting TNS range
Nitro-SoC> # config_units -for input -value_type time -units pico
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # get_path_groups -filter is_qor==true
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
Nitro-SoC> # get_property -name tns_range **default**
Nitro-SoC> # group_path -name **default** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **async**
Nitro-SoC> # group_path -name **async** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **clock_gating**
Nitro-SoC> # group_path -name **clock_gating** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **inputs**
Nitro-SoC> # group_path -name **inputs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **outputs**
Nitro-SoC> # group_path -name **outputs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range **feedthroughs**
Nitro-SoC> # group_path -name **feedthroughs** -tns_range 10000
Nitro-SoC> # get_property -name tns_range sysclk_new_mode
Nitro-SoC> # group_path -name sysclk_new_mode -tns_range 10000
Nitro-SoC> # config_units -for input -value_type time -units nano
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # fk_msg Preserving USER-Specified RCD settings
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Preserving USER-Specified RCD settings
Nitro-SoC> # set_rcd_models -mode report_only
Parasitic models:
Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Delay models:
Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # report_parasitic_derate
----------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | R- clock | R+ clock | R- data | R+ data | Cc- clock | Cc+ clock | Cc- data | Cc+ data | Cg- clock | Cg+ clock | Cg- data | Cg+ data | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| slow       | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| fast       | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
|------------+----------+----------+---------+---------+-----------+-----------+----------+----------+-----------+-----------+----------+----------|
| corner_0_0 | 1        | 1        | 1       | 1       | 1         | 1         | 1        | 1        | 1         | 1         | 1        | 1        | 
----------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # get_config -name config_optimize -param preserve_congestion -properties is_modified
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Sat Dec 24 10:21:02 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1784                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1215                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 342                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 1.45                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 7.57                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.02 0.75 0.55                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.0                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 11420                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          | domain_11420                                                 | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Sat Dec 24 10:21:02 2022
  
----------------------------------------------------------------------
|                       Congestion Statistics                        |
|----------------+-------------+-----------+-----------+-------------|
|                | X           | Y         | Via       | Total       | 
|----------------+-------------+-----------+-----------+-------------|
| Edge Count     | 748         | 768       | 1428      | 2944        | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Edges | 0           | 0         | 0         | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow as %  | 0           | 0         | 0         | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Worst          | 0.666667    | 0.708333  | 0.360656  | 0.708333    | 
|----------------+-------------+-----------+-----------+-------------|
| Average        | 0.139254    | 0.0895706 | 0.0436337 | 0.0634956   | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Nodes | 0           | 0         | -1        | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Wire Length    | 4.76683e+07 | 4.599e+07 | 4061      | 9.36583e+07 | 
----------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'tmp_name': QoR Report
Generated on Sat Dec 24 10:21:03 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 1597    | 
|-----------------------+---------|
| Net count             | 2512    | 
|-----------------------+---------|
| Hier count            | 70      | 
|-----------------------+---------|
| Area (sq micron)      | 2608.93 | 
|-----------------------+---------|
| Ideal Nets Count      | 1       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 63.08   | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1784M, PVMEM - 2638M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_init
Nitro-SoC> # fk_msg entering context cts
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: entering context cts
Nitro-SoC> # fk_msg  Stage cts MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage cts MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sat Dec 24 10:21:04 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # route_global -flow turbo -repair -timing_effort none -congestion_effort none
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
info CHK10: Checking floorplan...
info UI30: performing global routing on partition Radix4 (started at Sat Dec 24 10:21:04 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 663104 xStep 57000 colHi 12
 yOrig 0 yHi 672004 yStep 42000 rowHi 17

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

Built 1012 nets   (0 seconds elapsed)

Will perform 'repair' routing on 16 nets: 
         16 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 16 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Report 'route_congestion': Route Congestion Report
Generated on Sat Dec 24 10:21:04 2022
  
----------------------------------------------------------------------
|                       Congestion Statistics                        |
|----------------+-------------+-----------+-----------+-------------|
|                | X           | Y         | Via       | Total       | 
|----------------+-------------+-----------+-----------+-------------|
| Edge Count     | 748         | 768       | 1428      | 2944        | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Edges | 0           | 0         | 0         | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow as %  | 0           | 0         | 0         | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Worst          | 0.666667    | 0.708333  | 0.360656  | 0.708333    | 
|----------------+-------------+-----------+-----------+-------------|
| Average        | 0.139254    | 0.0895706 | 0.0436337 | 0.0634956   | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Nodes | 0           | 0         | -1        | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Wire Length    | 4.76683e+07 | 4.599e+07 | 4061      | 9.36583e+07 | 
----------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Sat Dec 24 10:21:04 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 9.37    | 0.43   | 4.48   | 3.92   | 0.08   | 0.41   | 0.03   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 4.62   | 47.85  | 41.91  | 0.90   | 4.37   | 0.36   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1770.00 | 78.00  | 971.00 | 653.00 | 12.00  | 50.00  | 6.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------

  
----------------------------------------------------------------------------------------------------------------
|                                               Vias statistics                                                |
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  (thousand) | 4.06   | 2.50   | 1.39   | 0.08   | 0.08   | 0.01   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 61.56  | 34.20  | 1.97   | 1.97   | 0.30   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:21:04 2022)

Congestion ratio stats: min = 0.02, max = 0.42, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # fk_msg Configuring the timer for Estimated CTS Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for Estimated CTS Optimization
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Setting the auto_ideal_fanout_threshold ==> 1024

 Auto Ideal Fanout Threshold for design 'Radix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '0.1' to '3'.
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '1' to '0.03'.
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '15' to '6'.
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # remove_propagated_clock sysclk_new_mode
Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # fk_msg Disabling CRPR
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Disabling CRPR
Nitro-SoC> # get_corners
Nitro-SoC> # get_property -name crpr -object slow
Nitro-SoC> # set_analysis_corner slow -crpr none
Nitro-SoC> # get_property -name crpr -object fast
Nitro-SoC> # set_analysis_corner fast -crpr none
Nitro-SoC> # get_property -name crpr -object corner_0_0
Nitro-SoC> # set_analysis_corner corner_0_0 -crpr none
Nitro-SoC> # set_crpr_spec -method margin_based
Nitro-SoC> # fk_msg Initial Timing
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Initial Timing
Nitro-SoC> # report_path_group -viol -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:21:05 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 1 sec (CPU time: 1 sec; MEM: RSS - 354M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # report_path_group -viol -sort wns -min
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:21:05 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # report_variability
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1814M, PVMEM - 2638M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'Radix4' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.0050 | 0.0000 | 0       | 0.1260 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # fk_msg cts : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # fk_msg Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | none | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | none | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | none | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # fk_msg  Stage cts MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage cts MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sat Dec 24 10:21:05 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # fk_msg Prunned MCMM Timing
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Prunned MCMM Timing
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:21:05 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # report_path_group -viol -sort wns -min
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:21:05 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # report_variability
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1814M, PVMEM - 2638M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'Radix4' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.0050 | 0.0000 | 0       | 0.1260 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
Nitro-SoC> # fk_msg cts_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_init
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_opt_off
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_opt_off
Nitro-SoC> # get_pins -filter cts_pin_delay_offset!=""
info UI34: no objects were found for '*/*'
Nitro-SoC> # fk_msg No cts pin offsets. Skipping
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: No cts pin offsets. Skipping
Nitro-SoC> # fk_msg cts_opt_off complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_opt_off complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_opt_off
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_mcmm
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_mcmm
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # fk_msg cts_mcmm complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_mcmm complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_mcmm
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_time_cts
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_time_cts
Nitro-SoC> # fk_msg Configuring the timer for CTS
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for CTS
Nitro-SoC> # set_rcd_models -stage cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for Extraction & Timing during CTS...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # remove_propagated_clock sysclk_new_mode
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # fk_msg cts_time_cts complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_time_cts complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_time_cts
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_compile
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_compile
Nitro-SoC> # config_shell -echo_script false
RCT info: Cleaning up NRF-generated pre-existing NDR/Shield rules on clock nets before CTS Buffering. Custom rules, if any,  are kept.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # get_cts_specs
info UI34: no objects were found for '*'
Nitro-SoC> # remove_objects 
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 0 objects (out of 0 objects)
Nitro-SoC> # fk_msg Enabling Timing Constrained Placement of Clock Gates
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Enabling Timing Constrained Placement of Clock Gates
Nitro-SoC> # config_messages -message_id CTS604 -max_message 0
Nitro-SoC> # report_cts_spec -name spec_report -quiet

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
Nitro-SoC> # config_messages -message_id CTS604 -max_message 10
Nitro-SoC> # get_report_value -name spec_report -table config_cts_report -row 11 -col 0
Nitro-SoC> # config_cts -opt_clock_gates timing move
Nitro-SoC> # config_default_value -command compile_cts -argument legalize -value false
Nitro-SoC> # current_design
Nitro-SoC> # config_clock_timing -name enable_compile_cts_mode_corner_pruning
Nitro-SoC> # config_cts -pruning_mode_corner true
Nitro-SoC> # report_application -name _rct_pid -quiet
Nitro-SoC> # get_report_value -name _rct_pid -table application_status -row process_id
Nitro-SoC> # analyze_clocks -outfile scr/Radix4_auto_cts_spec.tcl
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Nitro-SoC> # source scr/Radix4_auto_cts_spec.tcl
Nitro-SoC> # get_clocks  sysclk_new_mode  
Nitro-SoC> # get_pins -of [get_clocks  sysclk_new_mode  ]
Nitro-SoC> # create_cts_spec -name cts_sysclk_new_mode \
  -balance_roots false \
  -root_pins [get_pins -of [get_clocks  sysclk_new_mode  ]]
Nitro-SoC> # check_cts_constraints -write_repair scr/cts_repair_11420_1671870065.tcl -cts_spec { cts_sysclk_new_mode }

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
---------------------------------------------------------------------------------------------
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS303: A 133um clock net has a latency lower bound of 14ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:CLKBUF_X3 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS303: A 133um clock net has a latency lower bound of 4ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:INV_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS297: Initialization: CPU time(0 seconds)  Heap(1723M)
warning CTS684: The CTS spec 'config_cts' does not have shield rules.
warning CTS684: The CTS spec 'cts_sysclk_new_mode' does not have non-default rules and shield rules.
warning CTS611: Pin r2/i_0_0/A has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin r/clk_gate_my_reg2_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin write_en_reg/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[9]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[8]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[7]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[6]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[63]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[62]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[61]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[60]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[5]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[59]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[58]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[57]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[56]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[55]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[54]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[53]/CK has a set maximum transition constraint tighter than the CTS constraint.
warning CTS611: Pin sum_reg[52]/CK has a set maximum transition constraint tighter than the CTS constraint.
Info IPO-advanced CDM: Utilization is adjusted in 33 bins (with avg = 0.00947 and max = 0.01)
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'regFile64'. This is not the top hierarchy. Continuing with current timing graph.
warning TA_CMDS30: Cannot rebuild timing graph from hierarchy 'regFile'. This is not the top hierarchy. Continuing with current timing graph.
--------------------------------------------------------------------------------------------------------------
|                                                 CTS Errors                                                 |
|--------------------------+-------+---------+---------------------------------------------------------------|
| Name                     | Count | Status  | Description                                                   | 
|--------------------------+-------+---------+---------------------------------------------------------------|
| no_cts_routing_rules     | 1     | Warning | No shield or routing rules are defined                        | 
|--------------------------+-------+---------+---------------------------------------------------------------|
| tight_pin_max_transition | 273   | Warning | Pin specific set_max_transition present which is tighter than | 
|                          |       |         | the CTS constraint                                            | 
--------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------
| Written repairs in file scr/cts_repair_11420_1671870065.tcl |
|----------------+--------+-----------------------------------|
| Error ID       | Number | Repair description                | 
|----------------+--------+-----------------------------------|
| None were done |        |                                   | 
---------------------------------------------------------------

info CTS407: CTS constraints check came up with '0' information, '275' warning and '0' error messages.
info UI33: performed check CTS constraints and design conformity for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # read_constraints -context scr/cts_repair_11420_1671870065.tcl
info Reading constraint file scr/cts_repair_11420_1671870065.tcl
info Applicable mode(s) : All
info Applicable corner(s) : All
info Clock suffix : 
warning TA_CMDS7401: No clock suffix defined for lib_clocks option.
info UI33: performed read constraints of scr/cts_repair_11420_1671870065.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 419M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # compile_cts -cts_spec { cts_sysclk_new_mode }
info Executing <start_command_event> handler for <compile_cts> command
Info: Tcl var '::cts_vr_cdm_overlap_free' set to 'true' : Enable the Overlap-Free feature of VR::CDM to avoid overlaps between CTS cells
info End execution of <start_command_event> handler for <compile_cts> command
info UI32: performing clock tree synthesis  (started at Sat Dec 24 10:21:06 2022)

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
*cts_vr_cdm_overlap_free                    | true       | false      | Boolean | Enable the Overlap-Free feature of VR::CDM to avoid overlaps between CTS cells
---------------------------------------------------------------------------------------------
info CTS545: Running Multi-Core Clock Tree Synthesis using 2 cpus.
Report 'cts': shield and NDR report
Generated on Sat Dec 24 10:21:06 2022
  
--------------------------------------------------
|       config_cts_nondefault_rule_report        |
|-------------+-----------+----------------------|
| from_height | to_height | rule_name            | 
|-------------+-----------+----------------------|
| 2           |           | MGC_CLK_NDR_1.0w2.0s | 
--------------------------------------------------

info CTS520: Branch point optimization enabled.
info CTS556: Branch point optimization will NOT use data-path slack information.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS303: A 133um clock net has a latency lower bound of 14ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:CLKBUF_X3 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS303: A 133um clock net has a latency lower bound of 4ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:INV_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS297: Initialization: CPU time(0 seconds)  Heap(1723M)
info CTS531: BPO will be used on 0 drivers with geo-clustering only and 0 drivers with H-tree and geo-clustering, out of 3 drivers analyzed.
info Found 270 movable and 0 fixed cells in partition Radix4
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CTS297: Check Cell Legality: CPU time(0 seconds)  Heap(1753M)
info CTS115: Removing buffer/inverter trees.
info CTS148: Removing buffer/inverter tree(s) under cts spec root 'clk'.
info CTS145: Removing buffer/inverter tree with root pin 'r/clk_gate_my_reg2_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'clk_gate_i_reg/GCK'.
info CTS145: Removing buffer/inverter tree with root pin 'clk'.
Info IPO-advanced CDM: Utilization is adjusted in 33 bins (with avg = 0.00947 and max = 0.01)
info CTS146: Removed #buffers(0) #inverters(0).
info CTS146: Removed #buffers(0) #inverters(0).

info CTS179:  Synthesizing clock network for cts spec 'cts_sysclk_new_mode' with root pin 'clk'.
Info IPO-advanced CDM: Utilization is adjusted in 33 bins (with avg = 0.00947 and max = 0.01)
info CTS105:   Synthesizing net with driver pin 'clk_gate_i_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS650: Inverters list for covering specs 'cts_sysclk_new_mode' pruned. List before pruning is (6) 'INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1'; after is (4) 'INV_X32 INV_X16 INV_X8 INV_X4'.
info CTS562: The intrinsic repeater delay is 237 in scenario [new_mode/corner_0_0/default].
info CTS286: Moved clock gate clk_gate_i_reg from (160100, 514000) to (169600, 472000).
info CTS135:     #+ve leaves(10) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'clk_gate_i_reg'.
info CTS143:     Moving cell 'clk_gate_i_reg'.
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.0010) rise skew(0.0010) fall latency(0.0010) fall skew(0.0010) height(1).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0010) rise skew(0.0010) fall latency(0.0010) fall skew(0.0010).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0010) rise skew(0.0010) fall latency(0.0010) fall skew(0.0010).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0010) rise skew(0.0010) fall latency(0.0010) fall skew(0.0010).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.0010) rise skew(0.0010) fall latency(0.0010) fall skew(0.0010).
info CTS137:     Inserted #buffers(0) #inverters(0).
info CTS519:     Local height 0.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1784M)
info CTS105:   Synthesizing net with driver pin 'r/clk_gate_my_reg2_reg/GCK'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS135:     #+ve leaves(64) #-ve leaves(0) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'r/clk_gate_my_reg2_reg'.
info CTS132:     Min leaf(r/my_reg_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(r/my_reg2_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.1140) rise skew(0.0010) fall latency(0.1240) fall skew(0.0010) height(2).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1140) rise skew(0.0010) fall latency(0.1240) fall skew(0.0010).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1140) rise skew(0.0010) fall latency(0.1240) fall skew(0.0010).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1140) rise skew(0.0010) fall latency(0.1240) fall skew(0.0010).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.1140) rise skew(0.0010) fall latency(0.1240) fall skew(0.0010).
info CTS137:     Inserted #buffers(1) #inverters(0).
info CTS519:     Local height 1.
info CTS151:     Elapsed CPU time(0 seconds) Total heap(1784M)
info CTS105:   Synthesizing net with driver pin 'clk'.
info CTS585:     Net is covered by one spec: 'cts_sysclk_new_mode '
info CTS135:     #+ve leaves(131) #-ve leaves(64) #excluded +ve leaves(0) #excluded -ve leaves(0) #feedback(0).
info CTS143:     Moving cell 'CTS_remove_c47'.
info CTS153:     Not moving/sizing 'Radix4' as it is not a standard cell.
info CTS132:     Min leaf(r2/my_reg_reg[9]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(r2/my_reg_reg[0]/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS132:     Min leaf(write_en_reg/CK) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0) rise skew(0) fall latency(0) fall skew(0).
info CTS133:     Max leaf(r2/CTS_c_tid1_5/A) mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.1510) rise skew(0.0050) fall latency(0.2030) fall skew(0.0050).
info CTS153:     Not moving/sizing 'Radix4' as it is not a standard cell.
info CTS153:     Not moving/sizing 'Radix4' as it is not a standard cell.
info CTS131:     Net driver: mode(new_mode) corner(corner_0_0) skew group(default) rise latency(0.2600) rise skew(0.0770) fall latency(0.2840) fall skew(0.0720) height(4).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2600) rise skew(0.0770) fall latency(0.2840) fall skew(0.0720).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2600) rise skew(0.0770) fall latency(0.2840) fall skew(0.0720).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2600) rise skew(0.0770) fall latency(0.2840) fall skew(0.0720).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2600) rise skew(0.0770) fall latency(0.2840) fall skew(0.0720).
info CTS202:     Initial(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2600) rise skew(0.0770) fall latency(0.2840) fall skew(0.0720).
info CTS203:     Initial(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2600) rise skew(0.0770) fall latency(0.2840) fall skew(0.0720).
info CTS204:     Final(Root): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2600) rise skew(0.0770) fall latency(0.2840) fall skew(0.0720).
info CTS205:     Final(Tree driver): worst skew mode(new_mode) corner(corner_0_0) rise latency(0.2600) rise skew(0.0770) fall latency(0.2840) fall skew(0.0720).
info CTS137:     Inserted #buffers(5) #inverters(1).
info CTS519:     Local height 3.
info CTS151:     Elapsed CPU time(2 seconds) Total heap(1784M)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS558: Buffering excluding TA: 4 seconds (CPU time: 3 seconds).
info CTS297: Buffering: CPU time(3 seconds)  Heap(1723M)
info CTS185: Setting 'is_def_clock' property on all clock nets.
info CTS116: Generating reports.
Report 'nitro_compile_cts': CTS Report
Generated on Sat Dec 24 10:21:11 2022
active mode(s):  new_mode 
used corner(s):  corner_0_0 
cts report for specs:  cts_sysclk_new_mode 
number of root pins:  1
number of skew groups:  0
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                  timing summary for root pin clk                                                  |
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| mode name | corner name | skew group name | skew group size | rise latency | rise skew | fall latency | fall skew | leaves number | 
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| new_mode  | corner_0_0  | default         | 267             | 0.2600       | 0.0770    | 0.2800       | 0.0680    | 267           | 
|-----------+-------------+-----------------+-----------------+--------------+-----------+--------------+-----------+---------------|
| new_mode  |             | Excluded        | 0               |              |           |              |           | 267           | 
-------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                           critical leaves for root pin clk                                                                                                           |
|-----------+-------------+-----------------+------------------------------------------------+----------------------------------------------------+------------------------------------------------+---------------------------------------------------|
| mode name | corner name | skew group name | min rise latency leaf                          | max rise latency leaf                              | min fall latency leaf                          | max fall latency leaf                             | 
|-----------+-------------+-----------------+------------------------------------------------+----------------------------------------------------+------------------------------------------------+---------------------------------------------------|
| new_mode  | corner_0_0  | default         | { shift_reg[4]/CK ... } (List has 10 elements) | { r2/my_reg_reg[0]/CK ... } (List has 10 elements) | { shift_reg[4]/CK ... } (List has 10 elements) | { r/my_reg_reg[0]/CK ... } (List has 10 elements) | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

  
----------------------------------------------------------
|                summary for root pin clk                |
|---------------------------------+----------------------|
| pin name                        | clk                  | 
|---------------------------------+----------------------|
| spec name(s)                    | cts_sysclk_new_mode  | 
|---------------------------------+----------------------|
| clock name(s)                   | sysclk_new_mode      | 
|---------------------------------+----------------------|
| max leaf level                  | 4                    | 
|---------------------------------+----------------------|
| level skew                      | 1                    | 
|---------------------------------+----------------------|
| mode name                       | new_mode             | 
|---------------------------------+----------------------|
| corner name                     | corner_0_0           | 
|---------------------------------+----------------------|
| skew group name                 | default              | 
|---------------------------------+----------------------|
| rise latency                    | 0.2600               | 
|---------------------------------+----------------------|
| average rise latency            | 0.2400               | 
|---------------------------------+----------------------|
| std deviation rise latency      | 0.0150               | 
|---------------------------------+----------------------|
| rise skew                       | 0.0770               | 
|---------------------------------+----------------------|
| fall latency                    | 0.2800               | 
|---------------------------------+----------------------|
| average fall latency            | 0.2670               | 
|---------------------------------+----------------------|
| std deviation fall latency      | 0.0140               | 
|---------------------------------+----------------------|
| fall skew                       | 0.0680               | 
|---------------------------------+----------------------|
| skew violation                  | 0                    | 
|---------------------------------+----------------------|
| wire/gate variation pct         | 167                  | 
|---------------------------------+----------------------|
| average rise leaf slew          | 0.0910               | 
|---------------------------------+----------------------|
| std deviation rise leaf slew    | 0.0120               | 
|---------------------------------+----------------------|
| average fall leaf slew          | 0.0900               | 
|---------------------------------+----------------------|
| std deviation fall leaf slew    | 0.0120               | 
|---------------------------------+----------------------|
| farthest leaf                   | r2/my_reg_reg[7]/CK  | 
|---------------------------------+----------------------|
| distance to farthest leaf       | 1241350.0000         | 
|---------------------------------+----------------------|
| estimated critical leaf         | r2/my_reg_reg[7]/CK  | 
|---------------------------------+----------------------|
| distance to critical leaf       | 1241350.0000         | 
|---------------------------------+----------------------|
| estimated delay lower bound     | 0.0590               | 
|---------------------------------+----------------------|
| rise latency min leaf           | shift_reg[0]/CK      | 
|---------------------------------+----------------------|
| rise latency max leaf           | r2/my_reg_reg[0]/CK  | 
|---------------------------------+----------------------|
| fall latency min leaf           | shift_reg[0]/CK      | 
|---------------------------------+----------------------|
| fall latency max leaf           | r/my_reg_reg[0]/CK   | 
|---------------------------------+----------------------|
| buffer count                    | 6                    | 
|---------------------------------+----------------------|
| inverter count                  | 1                    | 
|---------------------------------+----------------------|
| repeater area                   | 8.512                | 
|---------------------------------+----------------------|
| clock gate area                 | 11.704               | 
|---------------------------------+----------------------|
| total area                      | 20.216               | 
|---------------------------------+----------------------|
| num of trees                    | 3                    | 
|---------------------------------+----------------------|
| trees covered by multiple specs | 0                    | 
|---------------------------------+----------------------|
| wire length                     | 13059384.0000        | 
|---------------------------------+----------------------|
| num of missing routes           | 1                    | 
|---------------------------------+----------------------|
| num of slew violators           | 1                    | 
|---------------------------------+----------------------|
| num of cap violators            | 0                    | 
|---------------------------------+----------------------|
| num of explicit leaves          | 0                    | 
|---------------------------------+----------------------|
| num of implicit leaves          | 0                    | 
|---------------------------------+----------------------|
| num of excluded leaves          | 0                    | 
|---------------------------------+----------------------|
| num of total leaves             | 267                  | 
|---------------------------------+----------------------|
| positive polarity leaves        | 203                  | 
|---------------------------------+----------------------|
| negative polarity leaves        | 64                   | 
|---------------------------------+----------------------|
| both polarity leaves            | 0                    | 
|---------------------------------+----------------------|
| total capacitance               | 5.3e+02              | 
|---------------------------------+----------------------|
| total pin capacitance           | 2.8e+02              | 
|---------------------------------+----------------------|
| total wire capacitance          | 2.6e+02              | 
|---------------------------------+----------------------|
| leaf pin capacitance            | 2.5e+02              | 
|---------------------------------+----------------------|
| leaf wire capacitance           | 2.4e+02              | 
|---------------------------------+----------------------|
| total power                     | 491                  | 
|---------------------------------+----------------------|
| total wire-length violation     | 0                    | 
----------------------------------------------------------

slew violators for root pin clk:  { clk }
cap violators for root pin clk:  { }
wire_length violators for root pin clk:  { }
missing_route violators for root pin clk:  { r2/n_tid1_34 }
  
---------------------------------------------
|  wire-length violators for root pin clk   |
|-----+------------+------------+-----------|
| pin | wirelength | constraint | violation | 
---------------------------------------------

  
-----------------------------------------------------------
| leaf level histogram for root pin clk for mode new_mode |
|---------+-----------------------------------------------|
| level 3 | 139                                           | 
|---------+-----------------------------------------------|
| level 4 | 128                                           | 
-----------------------------------------------------------

  
-------------------------------------------
| rise latency histogram for root pin clk |
|-------+-------+-------------------------|
| From  | To    | Value                   | 
|-------+-------+-------------------------|
| -inf  | 183   | 0                       | 
|-------+-------+-------------------------|
| 183   | 190.7 | 10                      | 
|-------+-------+-------------------------|
| 190.7 | 198.4 | 0                       | 
|-------+-------+-------------------------|
| 198.4 | 206.1 | 0                       | 
|-------+-------+-------------------------|
| 206.1 | 213.8 | 0                       | 
|-------+-------+-------------------------|
| 213.8 | 221.5 | 0                       | 
|-------+-------+-------------------------|
| 221.5 | 229.2 | 39                      | 
|-------+-------+-------------------------|
| 229.2 | 236.9 | 40                      | 
|-------+-------+-------------------------|
| 236.9 | 244.6 | 44                      | 
|-------+-------+-------------------------|
| 244.6 | 252.3 | 70                      | 
|-------+-------+-------------------------|
| 252.3 | 260   | 50                      | 
|-------+-------+-------------------------|
| 260   | +inf  | 14                      | 
-------------------------------------------

  
-------------------------------------------
| fall latency histogram for root pin clk |
|-------+-------+-------------------------|
| From  | To    | Value                   | 
|-------+-------+-------------------------|
| -inf  | 212   | 0                       | 
|-------+-------+-------------------------|
| 212   | 218.8 | 10                      | 
|-------+-------+-------------------------|
| 218.8 | 225.6 | 0                       | 
|-------+-------+-------------------------|
| 225.6 | 232.4 | 0                       | 
|-------+-------+-------------------------|
| 232.4 | 239.2 | 0                       | 
|-------+-------+-------------------------|
| 239.2 | 246   | 0                       | 
|-------+-------+-------------------------|
| 246   | 252.8 | 0                       | 
|-------+-------+-------------------------|
| 252.8 | 259.6 | 54                      | 
|-------+-------+-------------------------|
| 259.6 | 266.4 | 25                      | 
|-------+-------+-------------------------|
| 266.4 | 273.2 | 49                      | 
|-------+-------+-------------------------|
| 273.2 | 280   | 93                      | 
|-------+-------+-------------------------|
| 280   | +inf  | 36                      | 
-------------------------------------------

  
---------------------------------------------
| rise leaf slew histogram for root pin clk |
|------+------+-----------------------------|
| From | To   | Value                       | 
|------+------+-----------------------------|
| -inf | 0    | 0                           | 
|------+------+-----------------------------|
| 0    | 25   | 0                           | 
|------+------+-----------------------------|
| 25   | 50   | 10                          | 
|------+------+-----------------------------|
| 50   | 75   | 0                           | 
|------+------+-----------------------------|
| 75   | 100  | 143                         | 
|------+------+-----------------------------|
| 100  | 125  | 114                         | 
|------+------+-----------------------------|
| 125  | 150  | 0                           | 
|------+------+-----------------------------|
| 150  | 175  | 0                           | 
|------+------+-----------------------------|
| 175  | 200  | 0                           | 
|------+------+-----------------------------|
| 200  | 225  | 0                           | 
|------+------+-----------------------------|
| 225  | 250  | 0                           | 
|------+------+-----------------------------|
| 250  | +inf | 0                           | 
---------------------------------------------

  
---------------------------------------------
| fall leaf slew histogram for root pin clk |
|------+------+-----------------------------|
| From | To   | Value                       | 
|------+------+-----------------------------|
| -inf | 0    | 0                           | 
|------+------+-----------------------------|
| 0    | 25   | 0                           | 
|------+------+-----------------------------|
| 25   | 50   | 10                          | 
|------+------+-----------------------------|
| 50   | 75   | 0                           | 
|------+------+-----------------------------|
| 75   | 100  | 143                         | 
|------+------+-----------------------------|
| 100  | 125  | 114                         | 
|------+------+-----------------------------|
| 125  | 150  | 0                           | 
|------+------+-----------------------------|
| 150  | 175  | 0                           | 
|------+------+-----------------------------|
| 175  | 200  | 0                           | 
|------+------+-----------------------------|
| 200  | 225  | 0                           | 
|------+------+-----------------------------|
| 225  | 250  | 0                           | 
|------+------+-----------------------------|
| 250  | +inf | 0                           | 
---------------------------------------------

  
-----------------------------------------------------------------------------------------------
|                              cell density report for cts cells                              |
|------------------------+--------------------------------------------------------------------|
| partition              | Radix4                                                             | 
|------------------------+--------------------------------------------------------------------|
| hot spot utilization % | 56.84                                                              | 
|------------------------+--------------------------------------------------------------------|
| hot spot center        | (56000, 392000)                                                    | 
|------------------------+--------------------------------------------------------------------|
| hot spot cells         | r/my_reg2_reg[16] r/my_reg2_reg[23] r/my_reg2_reg[0] r/            | 
|                        | my_reg2_reg[17] r/my_reg2_reg[15] r/my_reg2_reg[20] r/my_reg       | 
|                        | 2_reg[18] i_reg[1] r/my_reg2_reg[22] r/my_reg2_reg[14] r/          | 
|                        | my_reg_reg[20] r/my_reg2_reg[19] r/my_reg2_reg[1] r/my_reg_reg[16] | 
|                        | i_reg[2] r/my_reg2_reg[21] i_reg[0] r/my_reg2_reg[2] r/            | 
|                        | my_reg2_reg[24] r/my_reg_reg[30] r/my_reg2_reg[25]                 | 
-----------------------------------------------------------------------------------------------

  
-------------------------------------------------------------
|        GR congestion report for cts_compiled nets         |
|----------------+-------------+-----------+----------------|
| partition name | wirelength  | overflows | overflows as % | 
|----------------+-------------+-----------+----------------|
| Radix4         | 1.12134e+07 | 0         | 0              | 
-------------------------------------------------------------

route channels on clock nets:  { CTS_LAYER_L7_L8 }
info CTS297: Report: CPU time(0 seconds)  Heap(1723M)

info UI33: performed clock tree synthesis for 4 sec (CPU time: 4 sec; MEM: RSS - 385M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # remove_timing -type context
info UI33: performed source of scr/Radix4_auto_cts_spec.tcl for 5 sec (CPU time: 5 sec; MEM: RSS - 329M, CVMEM - 1753M, PVMEM - 2638M)
Nitro-SoC> # config_default_value -command compile_cts -argument legalize -value true
Nitro-SoC> # fk_msg cts_compile complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_compile complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_compile
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_legalize
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_legalize
Nitro-SoC> # collect_clock_nets
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 329M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # get_pins -leaf -of n_0_175 CTS_n_tid1_74 n_tid1_110 CTS_n_tid1_55 CTS_n_tid1_75 clk r2/CTS_n_tid1_7 r2/n_tid1_34 r/CTS_n_tid0_5 r/CTS_n_tid0_6 -filter @direction==out
Nitro-SoC> # get_cells -leaf -of clk_gate_i_reg/GCK CTS_L2_c_tid1_77/Z CTS_L1_tid1__c1_tid1__c85/Z CTS_L2_c_tid1_58/Z CTS_L2_c_tid1_78/Z r2/CTS_L3_c_tid1_4/Z r2/CTS_L2_tid1__c2_tid1__c11/ZN r/CTS_L3_c_tid0_3/Z r/clk_gate_my_reg2_reg/GCK -filter !@is_macro && @type!=pad && logic_type!='flip-flop'
Nitro-SoC> # config_shell -echo_script false
RCT info: Found 0 objects of type cell meeting the criteria @is_physical==true&&@is_fixed==true
Nitro-SoC> # get_cells -filter is_physical && is_fixed
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name placed -value unplaced 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # fk_msg -type info Converting CTS libcell-based halo constraints to instance-based ones
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Converting CTS libcell-based halo constraints to instance-based ones
Nitro-SoC> # place_detail -cells_only clk_gate_i_reg CTS_L2_c_tid1_77 CTS_L1_tid1__c1_tid1__c85 CTS_L2_c_tid1_58 CTS_L2_c_tid1_78 r2/CTS_L3_c_tid1_4 r2/CTS_L2_tid1__c2_tid1__c11 r/CTS_L3_c_tid0_3 r/clk_gate_my_reg2_reg
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Radix4 (started at Sat Dec 24 10:21:11 2022)

All Parameters are Set to Default Values for 'config_place_detail'

-------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'place_detail'                                    |
|------------+-----------------------------------------------------------+---------------------+---------+--------------|
| Name       | Description                                               | Value               | Default | User Defined | 
|------------+-----------------------------------------------------------+---------------------+---------+--------------|
| cells_only | Instructs the placer that only the specified cells are to | [list of 9 objects] |         | true         | 
|            | be legalized.                                             |                     |         |              | 
-------------------------------------------------------------------------------------------------------------------------

cells_only 
info Found 9 movable and 0 fixed cells in partition Radix4
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 46 cut rows, with average utilization 0.488809%, utilization with cell bloats 0.488809%.
info DP116: Legalizer has initial 4 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 4 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 9, cells moved: 2, total movement: 0.95, max movement: 0.678571, average movement: 0.475.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 2. First few cells with largest displacements:
info DP110: 0.68 rows, from {414700 262000, N} to {405200 262000, N}, cell r2/CTS_L2_tid1__c2_tid1__c11.
info DP110: 0.27 rows, from {431800 500000, FS} to {435600 500000, FS}, cell CTS_L2_c_tid1_58.
info DP111: Legalization summary: total movable cells: 9, cells moved: 2, total movement: 0.95, max movement: 0.678571, average movement: 0.475.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 9                   | 2           | 0.95                   | 0.678571     | 0.475            | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # place_detail -cells_only clk_gate_i_reg CTS_L2_c_tid1_77 CTS_L1_tid1__c1_tid1__c85 CTS_L2_c_tid1_58 CTS_L2_c_tid1_78 r2/CTS_L3_c_tid1_4 r2/CTS_L2_tid1__c2_tid1__c11 r/CTS_L3_c_tid0_3 r/clk_gate_my_reg2_reg
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Radix4 (started at Sat Dec 24 10:21:11 2022)

All Parameters are Set to Default Values for 'config_place_detail'

-------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'place_detail'                                    |
|------------+-----------------------------------------------------------+---------------------+---------+--------------|
| Name       | Description                                               | Value               | Default | User Defined | 
|------------+-----------------------------------------------------------+---------------------+---------+--------------|
| cells_only | Instructs the placer that only the specified cells are to | [list of 9 objects] |         | true         | 
|            | be legalized.                                             |                     |         |              | 
-------------------------------------------------------------------------------------------------------------------------

cells_only 
info Found 9 movable and 0 fixed cells in partition Radix4
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 46 cut rows, with average utilization 0.488809%, utilization with cell bloats 0.488809%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 9, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                  Final Legalization Summary After Honoring Soft Constraints                  |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 9                   | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # get_cells clk_gate_i_reg CTS_L2_c_tid1_77 CTS_L1_tid1__c1_tid1__c85 CTS_L2_c_tid1_58 CTS_L2_c_tid1_78 r2/CTS_L3_c_tid1_4 r2/CTS_L2_tid1__c2_tid1__c11 r/CTS_L3_c_tid0_3 r/clk_gate_my_reg2_reg
Nitro-SoC> # set_property -name placed -value fixed clk_gate_i_reg CTS_L2_c_tid1_77 CTS_L1_tid1__c1_tid1__c85 CTS_L2_c_tid1_58 CTS_L2_c_tid1_78 r2/CTS_L3_c_tid1_4 r2/CTS_L2_tid1__c2_tid1__c11 r/CTS_L3_c_tid0_3 r/clk_gate_my_reg2_reg
Nitro-SoC> # fk_msg -type info Removing CTS instance-based halo constraints
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Removing CTS instance-based halo constraints
Nitro-SoC> # place_detail
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Radix4 (started at Sat Dec 24 10:21:11 2022)

All Parameters are Set to Default Values for 'config_place_detail'

info Found 1525 movable and 9 fixed cells in partition Radix4
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 52 cut rows, with average utilization 63.1657%, utilization with cell bloats 63.1657%.
info DP116: Legalizer has initial 11 illegal movable cells and 6 illegal fixed cells.
info DP128: Legalizer has 11 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 3 illegal movable cells.
info DP117: Iteration 2 (without drc) has 3 illegal movable cells.
info DP117: Iteration 3 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 1534, cells moved: 18, total movement: 15.2786, max movement: 1.81429, average movement: 0.84881.
info DP115: Iteration 4 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 4 iterations, all movable and fixed cells are legal.
info Number of moved cells: 18. First few cells with largest displacements:
info DP110: 1.81 rows, from {399500 262000, N} to {388100 248000, FS}, cell i_0_0_432.
info DP110: 1.41 rows, from {209500 486000, N} to {203800 500000, FS}, cell i_0_2/i_30.
info DP110: 1.27 rows, from {220900 528000, S} to {217100 542000, N}, cell i_0_3/i_38.
info DP110: 1.27 rows, from {247500 528000, FS} to {243700 514000, N}, cell i_0_3/i_37.
info DP110: 1.27 rows, from {238000 528000, FS} to {234200 514000, N}, cell i_0_3/i_36.
info DP111: Legalization summary: total movable cells: 1525, cells moved: 18, total movement: 15.2786, max movement: 1.81429, average movement: 0.84881.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1525                | 18          | 15.2786                | 1.81429      | 0.84881          | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # fk_msg cts_legalize complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_legalize complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_legalize
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_route
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_route
Nitro-SoC> # run_route_timing -mode clock -dump_qor_stages 
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 0 messages default timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode clock trial false dump_qor_stages {} user_params {}
-------------------------------
| Start run_route_timing flow |
|-----------------+-----------|
| Argument        | Value     | 
|-----------------+-----------|
| cpus            | 0         | 
|-----------------+-----------|
| messages        | default   | 
|-----------------+-----------|
| timing_mode     | si        | 
|-----------------+-----------|
| preserve_clocks | auto      | 
|-----------------+-----------|
| save_db_stages  |           | 
|-----------------+-----------|
| stop_after      | false     | 
|-----------------+-----------|
| start_from      | false     | 
|-----------------+-----------|
| resume          | false     | 
|-----------------+-----------|
| skip_stages     |           | 
|-----------------+-----------|
| run_stages      |           | 
|-----------------+-----------|
| mode            | clock     | 
|-----------------+-----------|
| trial           | false     | 
|-----------------+-----------|
| dump_qor_stages |           | 
|-----------------+-----------|
| user_params     |           | 
-------------------------------

Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 330M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:21:12 2022)

Congestion ratio stats: min = 0.03, max = 0.42, mean = 0.17 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 331M, CVMEM - 1845M, PVMEM - 2638M, PRSS - 330M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Running run_route_timing in 'clock' mode ...

RRT info: Start stage 'check'
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------

RRT info: Stage 'check' completed successfully
RRT info: Start stage 'clock'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
RRT info: Set routing priority of '10' clock nets to '0'

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 10
Clocks to global route : 0
Clocks to track route  : 10
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing track routing on '10' clock nets ...

info UI30: performing track routing on partition Radix4 (started at Sat Dec 24 10:21:12 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 10   | 286  | 
|-------------------+------+------|
| To be routed :    | 10   | 286  | 
|-------------------+------+------|
|   - signal        | 10   | 286  | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Initialization ...
Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

WARNING: Layers range (M7,M8) of NDR rule MGC_CLK_NDR_1.0w2.0s is too small
Initial Track Assignment: 1 2 3 4 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
Result=end(begin): viols=0(107), notes=18(20)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(2) ...
Result=end(begin): viols=0(0), notes=13(16)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(3) ...
Result=end(begin): viols=0(0), notes=11(13)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Total: 1192 vias and 930 wires with length 1.705 (0.004 in non-prefer direction)
info UI33: performed track routing for 1 sec (CPU time: 1 sec; MEM: RSS - 340M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 339M)

RRT info: Performing final routing on all (10) clock nets ...

info UI30: performing final routing on partition Radix4 (started at Sat Dec 24 10:21:14 2022)
Start Final Routing in full DRC mode on 2 cpus

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 10   | 286  | 
|-------------------+------+------|
| To be routed :    | 10   | 286  | 
|-------------------+------+------|
|   - signal        | 10   | 286  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 339M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
RRT info: Set routing priority of '10' clock nets to '100'
RRT info: Stage 'clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # fk_msg cts_route complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_route complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_route
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_time_pco
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_time_pco
Nitro-SoC> # config_clock_timing -name align_virtual_clocks
Nitro-SoC> # fk_msg Propagating Real Clocks and Re-Aligning Virtual Clocks. "set_io_bias" constraints will be added in the design constraints modeling the virtual clock alignment.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Propagating Real Clocks and Re-Aligning Virtual Clocks. "set_io_bias" constraints will be added in the design constraints modeling the virtual clock alignment.
Nitro-SoC> # align_virtual_clocks -method fast
info CTS643: No Virtual Clocks Constraining IO Ports Found
warning UI705: 'align_virtual_clocks -method' specified value was ignored.
info UI33: performed Virtual Clock Alignment for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
Nitro-SoC> # get_clocks -filter @is_virtual==false
Nitro-SoC> # set_propagated_clock sysclk_new_mode
Nitro-SoC> # fk_msg cts_time_pco complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_time_pco complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_time_pco
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_gr
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_gr
Nitro-SoC> # route_global -flow turbo -repair
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------

info UI30: performing global routing on partition Radix4 (started at Sat Dec 24 10:21:14 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Ignoring 5 CTS route-channels 
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 663104 xStep 57000 colHi 12
 yOrig 0 yHi 672004 yStep 42000 rowHi 17

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Deleted global routing from 9 nets with detailed wiring. 
Removed stale global wiring from 2 nets.
Built 1009 nets   (0 seconds elapsed)

Will perform 'repair' routing on 35 nets: 
         19 without global routing
         14 with open pins  
          2 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (1 seconds elapsed)

Repair Routed 35 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
Report 'route_congestion': Route Congestion Report
Generated on Sat Dec 24 10:21:15 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 748         | 768        | 1428      | 2944        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.625       | 0.708333   | 0.360656  | 0.708333    | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.142173    | 0.0846121  | 0.0436588 | 0.0620876   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 4.48553e+07 | 4.0992e+07 | 3880      | 8.58473e+07 | 
-----------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Sat Dec 24 10:21:15 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 8.58    | 0.29   | 3.99   | 3.79   | 0.08   | 0.41   | 0.03   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 3.39   | 46.43  | 44.10  | 0.93   | 4.77   | 0.39   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1615.00 | 53.00  | 866.00 | 628.00 | 12.00  | 50.00  | 6.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------

  
----------------------------------------------------------------------------------------------------------------
|                                               Vias statistics                                                |
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  (thousand) | 3.88   | 2.36   | 1.35   | 0.08   | 0.08   | 0.01   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 60.80  | 34.77  | 2.06   | 2.06   | 0.31   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:21:15 2022)

Congestion ratio stats: min = 0.02, max = 0.42, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 1 sec (CPU time: 1 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:21:15 2022)

Congestion ratio stats: min = 0.02, max = 0.42, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # fk_msg cts_gr complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_gr complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_gr
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running cts_refine
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running cts_refine
Nitro-SoC> # config_clock_timing -name refine_cts
Nitro-SoC> # fk_msg cts_refine complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: cts_refine complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Sat Dec 24 10:21:15 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1814                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 366                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 1.68                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 7.78                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.09 0.78 0.56                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.0                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 11420                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          | domain_11420                                                 | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Sat Dec 24 10:21:15 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 748         | 768        | 1428      | 2944        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.625       | 0.708333   | 0.360656  | 0.708333    | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.142173    | 0.0846121  | 0.0436588 | 0.0620876   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 4.48553e+07 | 4.0992e+07 | 3880      | 8.58473e+07 | 
-----------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Sat Dec 24 10:21:15 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 1603    | 
|-----------------------+---------|
| Net count             | 2518    | 
|-----------------------+---------|
| Hier count            | 70      | 
|-----------------------+---------|
| Area (sq micron)      | 2619.83 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 63.34   | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 1               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | -0.0128975      | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | -0.0128975      | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | ADD/i_0_244/ZN  | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 10.4713         | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 10.4842         | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value cts_refine
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Radix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # set_analysis_corner slow -crpr setup_hold
Nitro-SoC> # set_analysis_corner fast -crpr setup_hold
Nitro-SoC> # set_analysis_corner corner_0_0 -crpr setup_hold
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # fk_msg Dominant Scenarios Per Context
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Dominant Scenarios Per Context
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # fk_msg setup : new_mode:corner_0_0:late
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup : new_mode:corner_0_0:late
Nitro-SoC> # fk_msg Met scenario prunning criteria : original/dominant scenarios 2/1
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Met scenario prunning criteria : original/dominant scenarios 2/1
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @setup&&@enable -of new_mode
Nitro-SoC> # get_modes -filter @enable
Nitro-SoC> # get_corners -filter @hold&&@enable -of new_mode
Nitro-SoC> # fk_msg hold : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold : new_mode:corner_0_0:late new_mode:corner_0_0:early
Nitro-SoC> # fk_msg Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Not met scenario prunning criteria : original/dominant scenarios 2/2
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # get_timing_endpoints -setup -type negative_slack
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed get_timing_endpoints for 0 sec (CPU time: 0 sec; MEM: RSS - 377M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # config_clock_timing -name optimize_effort_level -value low
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg run_clock_timing : effort level set to low
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: run_clock_timing : effort level set to low
Nitro-SoC> # config_clock_timing -name skip_dominant_scenario_pruning
Nitro-SoC> # set_ds -dominant_scenarios new_mode:corner_0_0:late
info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   |            | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

Nitro-SoC> # report_analysis_corner
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg  Stage setup MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage setup MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sat Dec 24 10:21:16 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | S        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # fk_msg setup_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_init
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_reg_lock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_reg_lock
Nitro-SoC> # set_clock_network -allow_reg size
Nitro-SoC> # config_shell -echo false

Setting all clock networks in partition(s) 'Radix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 267   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 9     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 9     | 
-----------------------------------------

Found 9 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 9 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 267 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 


All Clock networks set for partition Radix4.

Nitro-SoC> # get_cells -filter rct_fixed_cell==true
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name is_fixed -value true -object 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # fk_msg setup_reg_lock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_reg_lock complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_reg_lock
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_long_net
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_long_net
Nitro-SoC> # config_clock_timing -name enable_long_net_fixing_in_setup
Nitro-SoC> # ipo_sweep_drc -max_radius 1000u
info UI32: performing ipo drc fixing  (started at Sat Dec 24 10:21:16 2022)
Info IPO-advanced CDM: Utilization is adjusted in 44 bins (with avg = 0.00824 and max = 0.0125)
info IPO: Procesing high fanout nets
info IPO: Fixing drc
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # fk_msg setup_long_net complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_long_net complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_long_net
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_global
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_global
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects Radix4 -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 115
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes  wns tns drc hold 
Nitro-SoC> # optimize -mode global -obj wns tns drc
Nitro-SoC> # config_shell -echo false
info OPT260: Coarse-grain VT control is enabled in optimization for these objectives: WNS TNS DRC HOLD
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in global mode  (started at Sat Dec 24 10:21:16 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:16 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:21:16 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 115% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).

WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83


info OPT18: Initial optimization with objectives: WNS TNS MAX_SLEW MAX_CAP
WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83
info OPT225: Completed optimization in global mode with combined WNS and TNS objective and Sweep I step in 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1784M, PVMEM - 2638M)
WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83
Targets evaluated: 0, optimized: 0
info OPT225: Completed optimization in global mode with combined WNS and TNS objective and Sweep II step in 0 sec (CPU time: 0 sec; MEM: RSS - 375M, CVMEM - 1784M, PVMEM - 2638M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83
WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83

info OPT3: 1 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:699m:192k]
info OPT4: Total 1 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 115% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).

info OPT6: cpu [0h:0m:0s] memory [1g:699m:192k]
info OPT225: Completed optimization in global mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 373M, CVMEM - 1784M, PVMEM - 2638M)
WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83

info OPT24: optimize_max_util is set to 115% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:17 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in global mode for 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes 
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # optimize -mode local -obj wns tns -effort fast
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Sat Dec 24 10:21:17 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:17 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:21:17 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 115% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).

WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83

INFO :: Running optimization in FAST effort level

WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83

info OPT24: optimize_max_util is set to 115% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:17 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_global complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_global complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_global
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_area
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_area
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects Radix4 -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 100
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg Optimizing for Power
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Optimizing for Power
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # config_shell -echo false
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 1442398
info LP: The total power for corner_0_0 corner: 1442398
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Sat Dec 24 10:21:17 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   927226 |    458510 |  | 1385736 |   56661 |  | 1442398 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   927226 |    316239 |  | 1243465 |   56661 |  | 1300127 |   90.14 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    27496 |      7244 |  |   34740 |     489 |  |   35228 |    2.44 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   899730 |    308995 |  | 1208726 |   56173 |  | 1264898 |   87.69 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   201959 |    232180 |  |  434138 |   35218 |  |  469356 |   32.54 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   697772 |     76816 |  |  774587 |   20955 |  |  795542 |   55.15 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    142271 |  |  142271 |         |  |  142271 |    9.86 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     73958 |  |   73958 |         |  |   73958 |    5.13 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     68663 |  |   68663 |         |  |   68663 |    4.76 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     68313 |  |   68313 |         |  |   68313 |    4.74 | 
-------------------------------------------------------------------------------------------

info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 10:21:17 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:17 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:21:17 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).

WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83


info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83

info OPT10: optimized 4 targets
SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83

info OPT9: total 4 nets optimized
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).

info OPT6: cpu [0h:0m:0s] memory [1g:699m:204k]
SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83

info OPT10: optimized 5 targets
SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83

info OPT9: total 5 nets optimized
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).

info OPT6: cpu [0h:0m:0s] memory [1g:699m:204k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 1 sec (CPU time: 0 sec; MEM: RSS - 373M, CVMEM - 1784M, PVMEM - 2638M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:18 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Sat Dec 24 10:21:18 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   927226 |    458510 |  | 1385736 |   56661 |  | 1442398 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   927226 |    316239 |  | 1243465 |   56661 |  | 1300127 |   90.14 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    27496 |      7244 |  |   34740 |     489 |  |   35228 |    2.44 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   899730 |    308995 |  | 1208726 |   56173 |  | 1264898 |   87.69 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   201959 |    232180 |  |  434138 |   35218 |  |  469356 |   32.54 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   697772 |     76816 |  |  774587 |   20955 |  |  795542 |   55.15 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |    142271 |  |  142271 |         |  |  142271 |    9.86 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     73958 |  |   73958 |         |  |   73958 |    5.13 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     68663 |  |   68663 |         |  |   68663 |    4.76 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     68313 |  |   68313 |         |  |   68313 |    4.74 | 
-------------------------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -density_recovery_threshold 20
Nitro-SoC> # optimize -mode local -objective density
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Sat Dec 24 10:21:18 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:18 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:21:18 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).

WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83


info OPT5: Optimizing objective DENSITY.
info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 2 processes.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 80% within partition Radix4.
info OPT225: Completed optimization in local mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1814M, PVMEM - 2638M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:18 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_area complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_area complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_area
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_local
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_local
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects Radix4 -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 100
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # optimize -mode local -obj wns tns
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Sat Dec 24 10:21:18 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:18 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:21:18 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).

WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83


WNS:0 TNS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385736 AREA:2619.83

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:18 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg setup_local complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_local complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_local
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running setup_conv
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running setup_conv
Nitro-SoC> # fk_msg Skipping stage setup_conv due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage setup_conv due to low effort execution
Nitro-SoC> # fk_msg setup_conv complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: setup_conv complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Sat Dec 24 10:21:19 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1814                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 366                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 1.73                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 7.83                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.16 0.80 0.57                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.0                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 11420                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          | domain_11420                                                 | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
warning UI1254: Congest map on partition 'Radix4' is out dated.
Report 'tmp_name': Route Congestion Report
Generated on Sat Dec 24 10:21:19 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 748         | 768        | 1428      | 2944        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.625       | 0.708333   | 0.360656  | 0.708333    | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.142173    | 0.0846121  | 0.0436588 | 0.0620876   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 4.48553e+07 | 4.0992e+07 | 3880      | 8.58473e+07 | 
-----------------------------------------------------------------------

warning UI1254: Congest map on partition 'Radix4' is out dated.
info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Sat Dec 24 10:21:19 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 1603    | 
|-----------------------+---------|
| Net count             | 2518    | 
|-----------------------+---------|
| Hier count            | 70      | 
|-----------------------+---------|
| Area (sq micron)      | 2619.83 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 63.34   | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 1               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | -0.0128975      | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | -0.0128975      | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | ADD/i_0_244/ZN  | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 10.4713         | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 10.4842         | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value setup_conv
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Radix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # set_ds -remove
info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_clock_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_design_mode
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg  Stage hold MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage hold MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sat Dec 24 10:21:19 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 346M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # fk_msg hold_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_init
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_sweep
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_sweep
Nitro-SoC> # fk_msg Skipping stage hold_sweep due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_sweep due to low effort execution
Nitro-SoC> # fk_msg hold_sweep complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_sweep complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_sweep
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_setup
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_setup
Nitro-SoC> # fk_msg Skipping stage hold_setup due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_setup due to low effort execution
Nitro-SoC> # fk_msg hold_setup complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_setup complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_setup
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_local
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_local
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects Radix4 -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -enable_area_leakage_tradeoff_in_hold_opt true
Nitro-SoC> # config_clock_timing -name holdopt_repeater_list
Nitro-SoC> # config_flows -action get -hold_opt_cell_list 
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # fk_msg -type warning No explicit cells were specified for hold optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT warning: No explicit cells were specified for hold optimization
Nitro-SoC> # get_config -name config_auto_learning -param reserve_white_space_for_hold
Nitro-SoC> # config_power_optimize -dont_increase_area true
Nitro-SoC> # optimize -mode local -objective hold
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Sat Dec 24 10:21:19 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:19 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1682  | 100        | 
| Orphaned        | 72    | 4.28       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 800   | 47.56      | 
| 2 Fanouts       | 502   | 29.84      | 
| 3-30 Fanouts    | 295   | 17.53      | 
| 30-127 Fanouts  | 13    | 0.77       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:21:19 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385755 AREA:2619.83


WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385755 AREA:2619.83

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:20 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 1 sec (CPU time: 1 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_power_optimize -dont_increase_area false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg hold_local complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_local complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_local
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_incr
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_incr
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # get_slack -wns -min
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_timing_endpoints -hold -type negative_slack
info UI33: performed get_timing_endpoints for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects Radix4 -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -density_recovery_threshold 20
Nitro-SoC> # optimize -mode local -objective density
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Sat Dec 24 10:21:20 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:20 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:21:20 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385755 AREA:2619.83


info OPT5: Optimizing objective DENSITY.
info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 2 processes.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 80% within partition Radix4.
info OPT225: Completed optimization in local mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1814M, PVMEM - 2638M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385755 AREA:2619.83

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:20 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 100.0
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects Radix4 -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 100
Nitro-SoC> # config_optimize -enable_area_leakage_tradeoff_in_hold_opt true
Nitro-SoC> # config_clock_timing -name holdopt_repeater_list
Nitro-SoC> # config_flows -action get -hold_opt_cell_list 
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # fk_msg -type warning No explicit cells were specified for hold optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT warning: No explicit cells were specified for hold optimization
Nitro-SoC> # get_config -name config_auto_learning -param reserve_white_space_for_hold
Nitro-SoC> # config_power_optimize -dont_increase_area true
Nitro-SoC> # optimize -mode local -objective hold
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Sat Dec 24 10:21:20 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:20 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:21:20 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385755 AREA:2619.83


WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385755 AREA:2619.83

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:20 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_power_optimize -dont_increase_area false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg hold_incr complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_incr complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_incr
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running hold_legalize_clock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running hold_legalize_clock
Nitro-SoC> # fk_msg Skipping stage hold_legalize_clock due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage hold_legalize_clock due to low effort execution
Nitro-SoC> # fk_msg hold_legalize_clock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: hold_legalize_clock complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Sat Dec 24 10:21:20 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1814                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 366                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 1.77                                                         | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 7.87                                                         | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.16 0.80 0.57                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.0                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 11420                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          | domain_11420                                                 | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
warning UI1254: Congest map on partition 'Radix4' is out dated.
Report 'tmp_name': Route Congestion Report
Generated on Sat Dec 24 10:21:20 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 748         | 768        | 1428      | 2944        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.625       | 0.708333   | 0.360656  | 0.708333    | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.142173    | 0.0846121  | 0.0436588 | 0.0620876   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 4.48553e+07 | 4.0992e+07 | 3880      | 8.58473e+07 | 
-----------------------------------------------------------------------

warning UI1254: Congest map on partition 'Radix4' is out dated.
info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Sat Dec 24 10:21:20 2022
  
-----------------------------------
|        Design Statistics        |
|-----------------------+---------|
|                       | Value   | 
|-----------------------+---------|
| Cell count            | 1603    | 
|-----------------------+---------|
| Net count             | 2518    | 
|-----------------------+---------|
| Hier count            | 70      | 
|-----------------------+---------|
| Area (sq micron)      | 2619.83 | 
|-----------------------+---------|
| Ideal Nets Count      | 0       | 
|-----------------------+---------|
| User Ideal Nets Count | 0       | 
|-----------------------+---------|
| Utilization (%)       | 63.34   | 
-----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 1               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | -0.0128975      | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | -0.0128975      | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | ADD/i_0_244/ZN  | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 10.4713         | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 10.4842         | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value hold_legalize_clock
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_init
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_init
Nitro-SoC> # fk_msg Configuring the timer for OPT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Configuring the timer for OPT
Nitro-SoC> # set_rcd_models -stage post_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Radix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

Nitro-SoC> # config_timing -use_pin_specific_clock_latency_and_propagation false
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_skew_estimation false
Nitro-SoC> # get_clocks -filter @is_propagate==false && @is_virtual==false
info UI34: no objects were found for '*'
Nitro-SoC> # get_modes
Nitro-SoC> # get_modes default
Nitro-SoC> # get_property -name enable default
Nitro-SoC> # get_modes new_mode
Nitro-SoC> # get_property -name enable new_mode
Nitro-SoC> # get_corners
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name enable slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name setup slow
Nitro-SoC> # get_corners slow
Nitro-SoC> # get_property -name hold slow
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name enable fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name setup fast
Nitro-SoC> # get_corners fast
Nitro-SoC> # get_property -name hold fast
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name enable corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name setup corner_0_0
Nitro-SoC> # get_corners corner_0_0
Nitro-SoC> # get_property -name hold corner_0_0
Nitro-SoC> # fk_msg Restored Initially Activated Modes and Corners
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Restored Initially Activated Modes and Corners
Nitro-SoC> # fk_msg  Stage converge MCMM : 
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Stage converge MCMM :
Nitro-SoC> # report_mcmm_scenarios
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sat Dec 24 10:21:20 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # get_corners
Nitro-SoC> # fk_msg converge_init complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_init complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_init
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_vclk_bal
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_vclk_bal
Nitro-SoC> # config_clock_timing -name balance_virtual_clocks
Nitro-SoC> # fk_msg Balancing virtual clocks
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Balancing virtual clocks
Nitro-SoC> # get_clocks -filter is_virtual
info UI34: no objects were found for '*'
Nitro-SoC> # fk_msg Skipping virtual clock balancing due to absence of virtual clocks
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping virtual clock balancing due to absence of virtual clocks
Nitro-SoC> # fk_msg converge_vclk_bal complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_vclk_bal complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_vclk_bal
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_clock_opt
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_clock_opt
Nitro-SoC> # fk_msg Skipping stage converge_clock_opt due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage converge_clock_opt due to low effort execution
Nitro-SoC> # fk_msg converge_clock_opt complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_clock_opt complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_clock_opt
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_hold
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_hold
Nitro-SoC> # fk_msg Skipping stage converge_hold due to low effort execution
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Skipping stage converge_hold due to low effort execution
Nitro-SoC> # fk_msg converge_hold complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_hold complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_hold
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_legalize_clock
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_legalize_clock
Nitro-SoC> # get_objects -type root
Nitro-SoC> # get_property -objects root -name rct_clock_opt_ran
Nitro-SoC> # set_clock_network -allow_tree fix -allow_reg move -nets clear_dont_modify clear_dont_route
Nitro-SoC> # config_shell -echo false
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'Radix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 267   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 9     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 9     | 
-----------------------------------------

Found 9 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 9 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 267 Sequential leaf cells of clock networks :
 Move during legalization

Clearing dont_modify property from 12 clock nets
Clearing dont_route property from 12 clock nets

All Clock networks set for partition Radix4.

Nitro-SoC> # get_cells -filter rct_fixed_cell==true
info UI34: no objects were found for '*'
Nitro-SoC> # set_property -name is_fixed -value true -object 
warning UI705: 'set_property -value' specified value was ignored.
Nitro-SoC> # place_detail
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Radix4 (started at Sat Dec 24 10:21:21 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1525 movable and 9 fixed cells in partition Radix4
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 52 cut rows, with average utilization 63.1657%, utilization with cell bloats 63.1657%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 267 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 1525, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1525                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_detail: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 367M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # run_route_timing -mode clock -dump_qor_stages  -user_params -clock_effort low
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 0 messages default timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode clock trial false dump_qor_stages {} user_params {-clock_effort low}
warning UI1291: The size of '-column_names' does not equal to the number of columns in '-values' arg.
-----------------------------------
|   Start run_route_timing flow   |
|-----------------+---------------|
| Argument        | Value         | 
|-----------------+---------------|
| cpus            | 0             | 
|-----------------+---------------|
| messages        | default       | 
|-----------------+---------------|
| timing_mode     | si            | 
|-----------------+---------------|
| preserve_clocks | auto          | 
|-----------------+---------------|
| save_db_stages  |               | 
|-----------------+---------------|
| stop_after      | false         | 
|-----------------+---------------|
| start_from      | false         | 
|-----------------+---------------|
| resume          | false         | 
|-----------------+---------------|
| skip_stages     |               | 
|-----------------+---------------|
| run_stages      |               | 
|-----------------+---------------|
| mode            | clock         | 
|-----------------+---------------|
| trial           | false         | 
|-----------------+---------------|
| dump_qor_stages |               | 
|-----------------+---------------|
| user_params     | -clock_effort | 
-----------------------------------

Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo false
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 367M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:21:21 2022)

Congestion ratio stats: min = 0.02, max = 0.42, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 367M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Running run_route_timing in 'clock' mode ...

RRT info: Start stage 'check'
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------

RRT info: Stage 'check' completed successfully
RRT info: Start stage 'clock'
RRT warning: User-specified value 'low' for option 'clock_effort' overrides previous 'medium'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
RRT info: Set routing priority of '10' clock nets to '0'
info UI30: performing final routing on partition Radix4 (started at Sat Dec 24 10:21:21 2022)
Start Final Routing in full DRC mode on 2 cpus

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 10   | 286  | 
|-------------------+------+------|
| To be routed :    | 10   | 286  | 
|-------------------+------+------|
|   - signal        | 10   | 286  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
RRT info: Set routing priority of '10' clock nets to '100'
RRT info: Stage 'clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # config_clock_timing -name perform_checks
Nitro-SoC> # route_global -flow turbo -repair
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------

info UI30: performing global routing on partition Radix4 (started at Sat Dec 24 10:21:22 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 663104 xStep 57000 colHi 12
 yOrig 0 yHi 672004 yStep 42000 rowHi 17

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Built 1009 nets   (0 seconds elapsed)

Will perform 'repair' routing on 17 nets: 
         17 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 17 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
Report 'route_congestion': Route Congestion Report
Generated on Sat Dec 24 10:21:22 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 748         | 768        | 1428      | 2944        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.625       | 0.708333   | 0.360656  | 0.708333    | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.142173    | 0.0846121  | 0.0436588 | 0.0620876   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 4.48553e+07 | 4.0992e+07 | 3880      | 8.58473e+07 | 
-----------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Sat Dec 24 10:21:22 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 8.58    | 0.29   | 3.99   | 3.79   | 0.08   | 0.41   | 0.03   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 3.39   | 46.43  | 44.10  | 0.93   | 4.77   | 0.39   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1615.00 | 53.00  | 866.00 | 628.00 | 12.00  | 50.00  | 6.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------

  
----------------------------------------------------------------------------------------------------------------
|                                               Vias statistics                                                |
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  (thousand) | 3.88   | 2.36   | 1.35   | 0.08   | 0.08   | 0.01   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 60.80  | 34.77  | 2.06   | 2.06   | 0.31   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:21:22 2022)

Congestion ratio stats: min = 0.02, max = 0.42, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:21:22 2022)

Congestion ratio stats: min = 0.02, max = 0.42, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # set_clock_network -allow_reg fix -allow_tree_elements fix -nets dont_route dont_modify
Nitro-SoC> # config_shell -echo false
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'Radix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 267   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 9     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 9     | 
-----------------------------------------

Found 9 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 9 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RCT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 267 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization

12 Clock nets are marked 'dont_modify'
12 Clock nets are marked 'dont_route'

All Clock networks set for partition Radix4.

Nitro-SoC> # fk_msg converge_legalize_clock complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_legalize_clock complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_legalize_clock
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_pro_opt
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_pro_opt
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -objects Radix4 -name optimize_max_util
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 100
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective TNS -margin 1
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_SLEW -limit_objective MAX_CAP -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective TNS -margin 1
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective MAX_CAP -limit_objective MAX_SLEW -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective HOLD -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective WNS -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective HOLD -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective MAX_SLEW -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective TNS -limit_objective MAX_CAP -margin 0
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective TNS -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective HOLD -margin 5
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective MAX_SLEW -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_cost -objective WNS -limit_objective MAX_CAP -margin 15
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # optimize -mode post_route -obj wns tns hold drc -post_route_driven_by white_space
Nitro-SoC> # config_shell -echo false
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 10:21:22 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:22 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:21:22 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).

WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385755 AREA:2619.83

--------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                         |
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|         | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_WNS | NA        | 15.0%     | 15.0%          | 15.0%         | --        | 5.0%       | --         | --            | 
--------------------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                         |
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|         | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|---------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_TNS | 0         | NA        | 0              | 0             | --        | 0          | --         | --            | 
--------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------
|                                                           LIMITS                                                            |
|--------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|              | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|--------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_MAX_SLEW | 0         | 1.0%      | NA             | 0             | --        | 0          | --         | --            | 
-------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------------------
|                                                           LIMITS                                                           |
|-------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|             | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|-------------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_MAX_CAP | 0         | 1.0%      | 0              | NA            | --        | 0          | --         | --            | 
------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------------------------------
|                                                         LIMITS                                                          |
|----------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
|          | limit_WNS | limit_TNS | limit_MAX_SLEW | limit_MAX_CAP | limit_WHS | limit_HOLD | limit_AREA | limit_LEAKAGE | 
|----------+-----------+-----------+----------------+---------------+-----------+------------+------------+---------------|
| opt_HOLD | 0         | --        | --             | --            | 0         | NA         | --         | --            | 
---------------------------------------------------------------------------------------------------------------------------


info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385755 AREA:2619.83
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:-0.0 LEAKAGE:0.056661 DYNAMIC:1.385755 AREA:2619.83
info OPT226: Running optimization with 2 processes.
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.056688 DYNAMIC:1.386164 AREA:2620.9

info OPT3: 1 nets evaluated, 1 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:729m:836k]
info OPT4: Total 1 nets evaluated, 1 optimized.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).

info OPT6: cpu [0h:0m:0s] memory [1g:729m:836k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1814M, PVMEM - 2638M)
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.056688 DYNAMIC:1.386164 AREA:2620.9
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 WHS:0 THS:0 SLEW:0 CAP:0.0 LEAKAGE:0.056688 DYNAMIC:1.386164 AREA:2620.9

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=66.7698%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:21:22 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2620.9                 | 63.37           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  |==================================== 2
60  |========================================================================= 4
65  |====================================================== 3
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_cost -reset
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # route_global -flow turbo -repair -enforce_max_length false
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
-------------------------------------------------------------------------------------------------------
|                                          Technology Errors                                          |
|---------------------+-------+--------+--------------------------------------------------------------|
| Name                | Count | Status | Description                                                  | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_min_layer | 0     | Passed | Nondefault rule min layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_ndr_max_layer | 0     | Passed | Nondefault rule max layer is higher than partition max layer | 
|---------------------+-------+--------+--------------------------------------------------------------|
| ndr_duplicated      | 0     | Passed | Nondefault rule has duplication in different libraries       | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_dir     | 0     | Passed | Direction of the layer is not reversed to below layer        | 
|---------------------+-------+--------+--------------------------------------------------------------|
| wrong_layer_order   | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal | 
|---------------------+-------+--------+--------------------------------------------------------------|
| max_metal           | 0     | Passed | Top metal is too wide for routing                            | 
-------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
|                                       Library Errors                                       |
|----------------+-------+--------+----------------------------------------------------------|
| Name           | Count | Status | Description                                              | 
|----------------+-------+--------+----------------------------------------------------------|
| many_blockages | 0     | Passed | too many (>10k) blockages in block/pad/sub-partition     | 
|----------------+-------+--------+----------------------------------------------------------|
| many_pg_pins   | 0     | Passed | too many (>10k) PG pin shapes in block/pad/sub-partition | 
----------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
|                                   Routing Errors                                    |
|--------------------+-------+--------+-----------------------------------------------|
| Name               | Count | Status | Description                                   | 
|--------------------+-------+--------+-----------------------------------------------|
| global_param_error | 0     | Passed | The grid is too large for this partiton       | 
|--------------------+-------+--------+-----------------------------------------------|
| no_geom_lib_pin    | 0     | Passed | Library cell pin does not have valid geometry | 
---------------------------------------------------------------------------------------

info UI30: performing global routing on partition Radix4 (started at Sat Dec 24 10:21:22 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
---------------------------------------------------------------------------------------------------------------------------------

gr_full_timing_update_thresh
Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 663104 xStep 57000 colHi 12
 yOrig 0 yHi 672004 yStep 42000 rowHi 17

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  2  CPUs 

Built 1009 nets   (0 seconds elapsed)

Will perform 'repair' routing on 17 nets: 
         17 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 17 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
Report 'route_congestion': Route Congestion Report
Generated on Sat Dec 24 10:21:22 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 748         | 768        | 1428      | 2944        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.625       | 0.708333   | 0.360656  | 0.708333    | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.142173    | 0.0846121  | 0.0436612 | 0.06209     | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 4.48553e+07 | 4.0992e+07 | 3880      | 8.58473e+07 | 
-----------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Sat Dec 24 10:21:22 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 8.58    | 0.29   | 3.99   | 3.79   | 0.08   | 0.41   | 0.03   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 3.39   | 46.43  | 44.10  | 0.93   | 4.77   | 0.39   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1615.00 | 53.00  | 866.00 | 628.00 | 12.00  | 50.00  | 6.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------

  
----------------------------------------------------------------------------------------------------------------
|                                               Vias statistics                                                |
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  (thousand) | 3.88   | 2.36   | 1.35   | 0.08   | 0.08   | 0.01   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 60.80  | 34.77  | 2.06   | 2.06   | 0.31   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:21:22 2022)

Congestion ratio stats: min = 0.02, max = 0.42, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # get_objects -type root
Nitro-SoC> # report_property -cat all root -output names
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -objects Radix4 -name optimize_max_util -value 100.0
Nitro-SoC> # fk_msg converge_pro_opt complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_pro_opt complete
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_pro_opt
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_clock_timing -name optimize_effort_level
Nitro-SoC> # fk_msg Running converge_tie_ins
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Running converge_tie_ins
Nitro-SoC> # config_clock_timing -name add_tie_cells
Nitro-SoC> # fk_msg Tie Insertion Skipped
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: Tie Insertion Skipped
Nitro-SoC> # fk_msg converge_tie_ins complete
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
RCT info: converge_tie_ins complete
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Sat Dec 24 10:21:22 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1814                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 372                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 1.8                                                          | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 7.9                                                          | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.16 0.80 0.57                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.0                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 11420                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          | domain_11420                                                 | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Sat Dec 24 10:21:22 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 748         | 768        | 1428      | 2944        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.625       | 0.708333   | 0.360656  | 0.708333    | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.142173    | 0.0846121  | 0.0436612 | 0.06209     | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 4.48553e+07 | 4.0992e+07 | 3880      | 8.58473e+07 | 
-----------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Sat Dec 24 10:21:22 2022
  
----------------------------------
|       Design Statistics        |
|-----------------------+--------|
|                       | Value  | 
|-----------------------+--------|
| Cell count            | 1603   | 
|-----------------------+--------|
| Net count             | 2518   | 
|-----------------------+--------|
| Hier count            | 70     | 
|-----------------------+--------|
| Area (sq micron)      | 2620.9 | 
|-----------------------+--------|
| Ideal Nets Count      | 0      | 
|-----------------------+--------|
| User Ideal Nets Count | 0      | 
|-----------------------+--------|
| Utilization (%)       | 63.37  | 
----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1814M, PVMEM - 2638M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # get_objects -type root
Nitro-SoC> # set_property -objects root -name rct_last_stage -value converge_tie_ins
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # config_units -for input -value_type time -units pico
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # group_path -name **feedthroughs** -reset_tns_range true
Nitro-SoC> # group_path -name **outputs** -reset_tns_range true
Nitro-SoC> # group_path -name **clock_gating** -reset_tns_range true
Nitro-SoC> # group_path -name **default** -reset_tns_range true
Nitro-SoC> # group_path -name sysclk_new_mode -reset_tns_range true
Nitro-SoC> # group_path -name **async** -reset_tns_range true
Nitro-SoC> # group_path -name **inputs** -reset_tns_range true
Nitro-SoC> # config_units -for input -value_type time -units nano
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
2
Nitro-SoC> # config_application -cpu 2
2
Nitro-SoC> # config_timing -cpu 2
Nitro-SoC> # set_config -name config_optimize -param preserve_congestion -reset
Nitro-SoC> # config_units -for output -value_type time -units pico
Nitro-SoC> # config_shell -echo_script false
Report 'tmp_name': Application Report
Generated on Sat Dec 24 10:21:22 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|--------------------------+--------------------------------------------------------------|
| Total memory (MBytes)    | 1814                                                         | 
|--------------------------+--------------------------------------------------------------|
| Heap memory (MBytes)     | 1245                                                         | 
|--------------------------+--------------------------------------------------------------|
| Resident memory (MBytes) | 372                                                          | 
|--------------------------+--------------------------------------------------------------|
| CPU time (minutes)       | 1.8                                                          | 
|--------------------------+--------------------------------------------------------------|
| Elapsed time (minutes)   | 7.9                                                          | 
|--------------------------+--------------------------------------------------------------|
| Load Averages            | 1.16 0.80 0.57                                               | 
|--------------------------+--------------------------------------------------------------|
| Build                    | 1.68700.2.290                                                | 
|--------------------------+--------------------------------------------------------------|
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
|--------------------------+--------------------------------------------------------------|
| Calibre Version          | Calibre library v2019.2_14.13                                | 
|--------------------------+--------------------------------------------------------------|
| Computer Name            | localhost.localdomain                                        | 
|--------------------------+--------------------------------------------------------------|
| Cores                    | 4                                                            | 
|--------------------------+--------------------------------------------------------------|
| Frequency (GHz)          | 2.0                                                          | 
|--------------------------+--------------------------------------------------------------|
| Execution mode           | 64                                                           | 
|--------------------------+--------------------------------------------------------------|
| Process id               | 11420                                                        | 
|--------------------------+--------------------------------------------------------------|
| Interaction mode         | window                                                       | 
|--------------------------+--------------------------------------------------------------|
| Log file                 | LOGs/nitro.log                                               | 
|--------------------------+--------------------------------------------------------------|
| Journal file             | LOGs/nitro.jou                                               | 
|--------------------------+--------------------------------------------------------------|
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          | domain_11420                                                 | 
-------------------------------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': Route Congestion Report
Generated on Sat Dec 24 10:21:22 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 748         | 768        | 1428      | 2944        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.625       | 0.708333   | 0.360656  | 0.708333    | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.142173    | 0.0846121  | 0.0436612 | 0.06209     | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 4.48553e+07 | 4.0992e+07 | 3880      | 8.58473e+07 | 
-----------------------------------------------------------------------

info UI78: report 'tmp_name' was removed
Report 'tmp_name': QoR Report
Generated on Sat Dec 24 10:21:22 2022
  
----------------------------------
|       Design Statistics        |
|-----------------------+--------|
|                       | Value  | 
|-----------------------+--------|
| Cell count            | 1603   | 
|-----------------------+--------|
| Net count             | 2518   | 
|-----------------------+--------|
| Hier count            | 70     | 
|-----------------------+--------|
| Area (sq micron)      | 2620.9 | 
|-----------------------+--------|
| Ideal Nets Count      | 0      | 
|-----------------------+--------|
| User Ideal Nets Count | 0      | 
|-----------------------+--------|
| Utilization (%)       | 63.37  | 
----------------------------------

  
---------------------------------------
|          Timing Statistics          |
|----------------------+-------+------|
|                      | Setup | Hold | 
|----------------------+-------+------|
| Violations Count     | 0     | 0    | 
|----------------------+-------+------|
| Total Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Negative Slack | 0     | 0    | 
|----------------------+-------+------|
| Worst Violator       | N/A   | N/A  | 
|----------------------+-------+------|
| Required Time        | 0     | 0    | 
|----------------------+-------+------|
| Arrival Time         | 0     | 0    | 
---------------------------------------

  
----------------------------------------------------------------
|                    Design Rule Statistics                    |
|---------------------------+----------------+-----------------|
|                           | Max Transition | Max Capacitance | 
|---------------------------+----------------+-----------------|
| Violations Count          | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Total Cost                | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violation           | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator            | N/A            | N/A             | 
|---------------------------+----------------+-----------------|
| Worst Violator Constraint | 0              | 0               | 
|---------------------------+----------------+-----------------|
| Worst Violator Actual     | 0              | 0               | 
----------------------------------------------------------------

info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1814M, PVMEM - 2638M)
info UI78: report 'tmp_name' was removed
Nitro-SoC> # config_units -for output -value_type time -units nano
Nitro-SoC> # config_clock_timing -name low_effort_io_optimization
Nitro-SoC> # print_table -title run_clock_timing QoR Progress Summary -column_names Stage WNS TNS WHS THS Utilization Congestion {Total Runtime (min)} Memory -values Initial 0.00 0.00 0.00 0.00 63.08 0.000 7.57 1215 CTS 0.00 0.00 0.00 0.00 63.34 0.000 7.78 1245 Setup 0.00 0.00 0.00 0.00 63.34 0.000 7.83 1245 Hold 0.00 0.00 0.00 0.00 63.34 0.000 7.87 1245 Converge 0.00 0.00 0.00 0.00 63.37 0.000 7.90 1245 Final 0.00 0.00 0.00 0.00 63.37 0.000 7.90 1245
--------------------------------------------------------------------------------------------------
|                             run_clock_timing QoR Progress Summary                              |
|----------+------+------+------+------+-------------+------------+---------------------+--------|
| Stage    | WNS  | TNS  | WHS  | THS  | Utilization | Congestion | Total Runtime (min) | Memory | 
|----------+------+------+------+------+-------------+------------+---------------------+--------|
| Initial  | 0.00 | 0.00 | 0.00 | 0.00 | 63.08       | 0.000      | 7.57                | 1215   | 
|----------+------+------+------+------+-------------+------------+---------------------+--------|
| CTS      | 0.00 | 0.00 | 0.00 | 0.00 | 63.34       | 0.000      | 7.78                | 1245   | 
|----------+------+------+------+------+-------------+------------+---------------------+--------|
| Setup    | 0.00 | 0.00 | 0.00 | 0.00 | 63.34       | 0.000      | 7.83                | 1245   | 
|----------+------+------+------+------+-------------+------------+---------------------+--------|
| Hold     | 0.00 | 0.00 | 0.00 | 0.00 | 63.34       | 0.000      | 7.87                | 1245   | 
|----------+------+------+------+------+-------------+------------+---------------------+--------|
| Converge | 0.00 | 0.00 | 0.00 | 0.00 | 63.37       | 0.000      | 7.90                | 1245   | 
|----------+------+------+------+------+-------------+------------+---------------------+--------|
| Final    | 0.00 | 0.00 | 0.00 | 0.00 | 63.37       | 0.000      | 7.90                | 1245   | 
--------------------------------------------------------------------------------------------------

Nitro-SoC> # config_clock_timing -name optimize_effort_level
=================================
Optimization Effort Used :    low
=================================
For better QoR at the expense of runtime a higher effort
level can be enforced with "config_clock_timing -name optimize_effort_level"
Nitro-SoC> # config_name_rules -cell c
Nitro-SoC> # config_name_rules -net n
Nitro-SoC> # write_db -data design -file dbs/clock.db
Nitro-SoC> # save_db -directory dbs/clock.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/clock.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Sat Dec 24 10:21:23 EET 2022
Report 'application': Application Report
Generated on Sat Dec 24 10:21:23 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1814                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 372                                                          | 
| CPU time (minutes)       | 1.8                                                          | 
| Elapsed time (minutes)   | 7.9                                                          | 
| Load Averages            | 1.15 0.80 0.57                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.0                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 11420                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          domain_11420                                                 | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Sat Dec 24 10:21:23 EET 2022
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/clock_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Sat Dec 24 10:21:23 2022
  
------------------------------------------------------
| MCMM variability report for design 'Radix4' (nano) |
|----------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts        | 
------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1814M, PVMEM - 2638M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:21:23 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1814M, PVMEM - 2638M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 4.9990 204       204             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1814M, PVMEM - 2638M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:21:23 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1814M, PVMEM - 2638M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 204       204             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1814M, PVMEM - 2638M)
NRF info: Writing Detailed Setup Timing Path Reports Sat Dec 24 10:21:23 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/clock_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Sat Dec 24 10:21:23 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/clock_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Sat Dec 24 10:21:23 EET 2022
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/clock_timing_drc.rpt
NRF info: Writing Physical Reports Sat Dec 24 10:21:23 EET 2022
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/clock_physical.rpt
NRF info: Writing Power Reports Sat Dec 24 10:21:24 EET 2022
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/clock_power.rpt
Report 'report_power_summary': Power
Generated on Sat Dec 24 10:21:24 2022
  
---------------------------------------------------------------------------
|                        Power Summary (nanowatt)                         |
|-------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total   Percent | 
|-------------------------------------------------------------------------|
| Entire design        927366    458798  1386164   56688  1442852  100.00 | 
|                                                                         | 
| Power of all cells   927366    316527  1243893   56688  1300581   90.14 | 
|   Clock cells         27496      7244    34740     489    35228    2.44 | 
|   Data cells         899870    309283  1209153   56199  1265353   87.70 | 
|     Combinational    202079    232467   434546   35245   469791   32.56 | 
|     Registers        697772     76816   774587   20955   795542   55.14 | 
|     Macros                0         0        0       0        0    0.00 | 
|     Physical              0         0        0       0        0    0.00 | 
|                                                                         | 
| Power of all nets              142271   142271           142271    9.86 | 
|   Clock nets                    73958    73958            73958    5.13 | 
|     Clock leaves                68663    68663            68663    4.76 | 
|   Data nets                     68313    68313            68313    4.73 | 
---------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 376M, CVMEM - 1814M, PVMEM - 2638M)
-----------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI   Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold none leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Sat Dec 24 10:21:24 EET 2022
Nitro-SoC> # get_config -name config_auto_learning -param store_hold_violations
info UI33: performed source of flow_scripts/2_clock.tcl for 22 sec (CPU time: 23 sec; MEM: RSS - 376M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> zoom_to -target area -xl_area 583438a -yb_area 631453a -xr_area 623535a -yt_area 672039a
Nitro-SoC> zoom_to -target area -xl_area 583438a -yb_area 619892a -xr_area 623535a -yt_area 660478a
Nitro-SoC> zoom_to -target area -xl_area 583438a -yb_area 617022a -xr_area 623535a -yt_area 657608a
Nitro-SoC> zoom_to -target area -xl_area 583438a -yb_area 614070a -xr_area 623535a -yt_area 654656a
Nitro-SoC> zoom_to -target area -xl_area 583438a -yb_area 617021a -xr_area 623535a -yt_area 657607a
Nitro-SoC> zoom_to -target area -xl_area 583438a -yb_area 619891a -xr_area 623535a -yt_area 660477a
Nitro-SoC> zoom_to -target area -xl_area 583438a -yb_area 625712a -xr_area 623535a -yt_area 666298a
Nitro-SoC> zoom_to -target area -xl_area 583438a -yb_area 628582a -xr_area 623535a -yt_area 669168a
Nitro-SoC> zoom_to -target area -xl_area 583438a -yb_area 631452a -xr_area 623535a -yt_area 672038a
Nitro-SoC> zoom_to -target area -xl_area 583438a -yb_area 637273a -xr_area 623535a -yt_area 677859a
Nitro-SoC> zoom_to -target area -xl_area 583438a -yb_area 640143a -xr_area 623535a -yt_area 680729a
Nitro-SoC> write_db -file db/clock.db
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/db/clock.db'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 378M, CVMEM - 1814M, PVMEM - 2638M)

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
*cts_vr_cdm_overlap_free                    | true       | false      | Boolean | Enable the Overlap-Free feature of VR::CDM to avoid overlaps between CTS cells
---------------------------------------------------------------------------------------------
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS303: A 133um clock net has a latency lower bound of 14ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:CLKBUF_X3 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS303: A 133um clock net has a latency lower bound of 4ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:INV_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS297: Initialization: CPU time(0 seconds)  Heap(1784M)
info CTS567: Creating Clock Tree Analyzer Cockpit Table.
info CTS574: Processing root pins.
info CTS575: Found 1 root pins.
info CTS568: 1 clock source(s) found.
info CTS576: Found 1 clock source pins.
info CTS564: Loading data for clocks.
Nitro-SoC> source flow_scripts/3_route.tcl

#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 401M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 401M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1258 movable and 276 fixed cells in partition Radix4
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 73    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 267   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 2     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 92    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 399M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1784M, PVMEM - 2638M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------

Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1784M, PVMEM - 2638M, PRSS - 367M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:22:29 2022)

Congestion ratio stats: min = 0.02, max = 0.42, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------

RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '1600' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition Radix4 with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Radix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sat Dec 24 10:22:29 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
info Found 1258 movable and 276 fixed cells in partition Radix4
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 362M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
RRT info: Set routing priority of '10' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sat Dec 24 10:22:29 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 10         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 362M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 10
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (10) clock nets ...

info UI30: performing final routing on partition Radix4 (started at Sat Dec 24 10:22:29 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   34 with    136 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 10   | 286  | 
|-------------------+------+------|
| To be routed :    | 10   | 286  | 
|-------------------+------+------|
|   - signal        | 10   | 286  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 10   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 6    | 
|-----------------------+------|
|   - clock + NDR       | 4    | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 363M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
RRT info: Set routing priority of '10' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Sat Dec 24 10:22:30 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | Radix4                     | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------

  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------

RRT info: Set 'placed' property of '277' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Radix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition Radix4 (started at Sat Dec 24 10:22:30 2022)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------

gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 1632 of 1632 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 663104 xStep 57000 colHi 12
 yOrig 0 yHi 672004 yStep 42000 rowHi 17

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'r/read_data[23]' status: 'gr_small'
info GR11: Skipping net 'r/read_data[26]' status: 'gr_small'
info GR11: Skipping net 'r/read_data[21]' status: 'gr_small'
info GR11: Skipping net 'r/read_data[17]' status: 'gr_small'
info GR11: Skipping net 'r/read_data[5]' status: 'gr_small'
info GR11: Skipping net 'r/read_data[0]' status: 'gr_small'
info GR11: Skipping net 'r/read_data[1]' status: 'gr_small'
info GR11: Skipping net 'ADD/genblk1_19_full_adder_inst/o_sum' status: 'gr_small'
info GR11: Skipping net 'ADD/genblk1_6_full_adder_inst/o_sum' status: 'gr_small'
info GR11: Skipping net 'sum[0]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[2]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[4]' status: 'gr_small'
info GR11: Skipping net 'sum[7]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[12]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[14]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[16]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[18]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[1]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[20]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[22]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[24]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[26]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[11]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[5]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[17]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[7]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[21]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[11]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[25]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[13]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[27]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[15]' status: 'gr_small'
info GR11: Skipping net 'i_0_2/p_0[31]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[17]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[19]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[6]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[21]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[23]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[10]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[25]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[12]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[14]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[16]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[18]' status: 'gr_small'
info GR11: Skipping net 'n_0_2' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[20]' status: 'gr_small'
info GR11: Skipping net 'n_0_4' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[22]' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[24]' status: 'gr_small'
info GR11: Skipping net 'n_0_8' status: 'gr_small'
info GR11: Skipping net 'i_0_3/p_0[26]' status: 'gr_small'
info GR11: Skipping net 'n_0_72' status: 'gr_small'
info GR11: Skipping net 'n_0_80' status: 'gr_small'
info GR11: Skipping net 'n_0_84' status: 'gr_small'
info GR11: Skipping net 'n_0_88' status: 'gr_small'
info GR11: Skipping net 'n_0_92' status: 'gr_small'
info GR11: Skipping net 'n_0_96' status: 'gr_small'
info GR11: Skipping net 'n_0_98' status: 'gr_small'
info GR11: Skipping net 'n_0_1' status: 'gr_small'
info GR11: Skipping net 'n_0_110' status: 'gr_small'
info GR11: Skipping net 'n_0_3' status: 'gr_small'
info GR11: Skipping net 'n_0_112' status: 'gr_small'
info GR11: Skipping net 'n_0_5' status: 'gr_small'
info GR11: Skipping net 'n_0_114' status: 'gr_small'
info GR11: Skipping net 'n_0_116' status: 'gr_small'
info GR11: Skipping net 'n_0_118' status: 'gr_small'
info GR11: Skipping net 'n_0_79' status: 'gr_small'
info GR11: Skipping net 'n_0_81' status: 'gr_small'
info GR11: Skipping net 'n_0_124' status: 'gr_small'
info GR11: Skipping net 'n_0_0_1' status: 'gr_small'
info GR11: Skipping net 'n_0_85' status: 'gr_small'
info GR11: Skipping net 'n_0_93' status: 'gr_small'
info GR11: Skipping net 'n_0_128' status: 'gr_small'
info GR11: Skipping net 'n_0_0_8' status: 'gr_small'
info GR11: Skipping net 'n_0_0_11' status: 'gr_small'
info GR11: Skipping net 'n_0_0_13' status: 'gr_small'
info GR11: Skipping net 'n_0_111' status: 'gr_small'
info GR11: Skipping net 'n_0_113' status: 'gr_small'
info GR11: Skipping net 'n_0_115' status: 'gr_small'
info GR11: Skipping net 'n_0_119' status: 'gr_small'
info GR11: Skipping net 'n_0_123' status: 'gr_small'
info GR11: Skipping net 'n_0_126' status: 'gr_small'
info GR11: Skipping net 'n_0_0_21' status: 'gr_small'
info GR11: Skipping net 'n_0_0_4' status: 'gr_small'
info GR11: Skipping net 'n_0_0_6' status: 'gr_small'
info GR11: Skipping net 'n_0_0_27' status: 'gr_small'
info GR11: Skipping net 'n_0_0_29' status: 'gr_small'
info GR11: Skipping net 'n_0_0_12' status: 'gr_small'
info GR11: Skipping net 'n_0_0_33' status: 'gr_small'
info GR11: Skipping net 'n_0_0_35' status: 'gr_small'
info GR11: Skipping net 'n_0_0_43' status: 'gr_small'
info GR11: Skipping net 'n_0_0_45' status: 'gr_small'
info GR11: Skipping net 'n_0_0_22' status: 'gr_small'
info GR11: Skipping net 'n_0_0_47' status: 'gr_small'
info GR11: Skipping net 'n_0_0_24' status: 'gr_small'
info GR11: Skipping net 'n_0_0_53' status: 'gr_small'
info GR11: Skipping net 'n_0_0_57' status: 'gr_small'
info GR11: Skipping net 'n_0_0_28' status: 'gr_small'
info GR11: Skipping net 'n_0_0_59' status: 'gr_small'
info GR11: Skipping net 'n_0_0_61' status: 'gr_small'
Built 1009 nets   (0 seconds elapsed)

Will perform 'repair' routing on 17 nets: 
         17 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 17 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Heap: 1G 729M 596k Elapsed Time: 464408:22:30 CPU Time: 0:1:55
    rake server setup complete : Heap: 0G 30M 536k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Sat Dec 24 10:22:30 2022
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 748         | 768        | 1428      | 2944        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.625       | 0.708333   | 0.360656  | 0.708333    | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.142173    | 0.0846121  | 0.0436612 | 0.06209     | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 4.48553e+07 | 4.0992e+07 | 3880      | 8.58473e+07 | 
-----------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Sat Dec 24 10:22:30 2022
  
--------------------------------------------------------------------------------------------------------------------------------------
|                                                          Wires statistics                                                          |
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL   | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 8.58    | 0.29   | 3.99   | 3.79   | 0.08   | 0.41   | 0.03   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00  | 3.39   | 46.43  | 44.10  | 0.93   | 4.77   | 0.39   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 1615.00 | 53.00  | 866.00 | 628.00 | 12.00  | 50.00  | 6.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
--------------------------------------------------------------------------------------------------------------------------------------

  
----------------------------------------------------------------------------------------------------------------
|                                               Vias statistics                                                |
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6 | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Number of vias  (thousand) | 3.88   | 2.36   | 1.35   | 0.08   | 0.08   | 0.01   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Vias (%)                   | 100.00 | 60.80  | 34.77  | 2.06   | 2.06   | 0.31   | 0.00 | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 
----------------------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition Radix4 (started at Sat Dec 24 10:22:30 2022)

Congestion ratio stats: min = 0.02, max = 0.42, mean = 0.16 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 591) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 363M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 1  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 6644 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 363M, CVMEM - 1784M, PVMEM - 2638M, PRSS - 367M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1784M, PVMEM - 2638M, PRSS - 367M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:31 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:31 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.0990 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:31 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:31 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 367M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.0990 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | Radix4         | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------

RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 382M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 382M)
RRT info: Retrieving global routing info...
-----------------------------------------------------------------------------------
|                        | tr_opt_init                                            | 
|------------------------+--------------------------------------------------------|
| elapsed_time  (min)    | 00h 07m                                                | 
|------------------------+--------------------------------------------------------|
| cpu_time  (min)        | 0.0010277777777777778d 0-3.947459643111668e-18h 00.0m  | 
|------------------------+--------------------------------------------------------|
| heap_memory  (Mb)      | 1245                                                   | 
|------------------------+--------------------------------------------------------|
| logic_utilization  (%) | 63.37                                                  | 
|------------------------+--------------------------------------------------------|
| WNS  (ps)              | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| TNS  (ns)              | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| WHS  (ps)              | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| THS  (ns)              | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| setup_viols            | 0                                                      | 
|------------------------+--------------------------------------------------------|
| hold_viols             | 0                                                      | 
|------------------------+--------------------------------------------------------|
| slew_viols             | 0                                                      | 
|------------------------+--------------------------------------------------------|
| worst_slew  (ps)       | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| total_slew  (ps)       | 0.0                                                    | 
|------------------------+--------------------------------------------------------|
| overflow_edges         | 0                                                      | 
|------------------------+--------------------------------------------------------|
| overflow_nodes         | 0                                                      | 
|------------------------+--------------------------------------------------------|
| wire_len_total  (mm)   | 8.6                                                    | 
|------------------------+--------------------------------------------------------|
| via_count_total        | 3880                                                   | 
-----------------------------------------------------------------------------------


info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 663100 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.318139 min: 0.000000 avg: 0.152633
info metal2 layer density max: 0.016061 min: 0.000000 avg: 0.004220
info metal3 layer density max: 0.044743 min: 0.000000 avg: 0.008189
info metal4 layer density max: 0.038171 min: 0.000000 avg: 0.006592
info metal5 layer density max: 0.125800 min: 0.000000 avg: 0.072113
info metal6 layer density max: 0.020400 min: 0.000000 avg: 0.002038
info metal7 layer density max: 0.074590 min: 0.001120 avg: 0.023332
info metal8 layer density max: 0.041550 min: 0.006470 avg: 0.020260
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 10 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 382M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------

RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 6644 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 383M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 382M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'true'

Setting all clock networks in partition(s) 'Radix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 267   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 9     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 9     | 
-----------------------------------------

Found 9 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 9 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 267 pre-existing "fixed" Sequential leaf cells of clock networks
 267 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Radix4.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition Radix4 (started at Sat Dec 24 10:22:32 2022)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1682 | 5460 | 
|-----------------------+------+------|
| To be routed :        | 1600 | 5172 | 
|-----------------------+------+------|
|   - signal            | 1600 | 5172 | 
|-----------------------+------+------|
| To be skipped :       | 82   | 288  | 
|-----------------------+------+------|
|   - marked dont_route | 10   | 286  | 
|-----------------------+------+------|
|   - less 2 pins       | 71   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 2    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 992  | 
|-----------------------+------|
|   - no any wires      | 608  | 
--------------------------------

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Routing Cell Library initialization ...
 core  lib cells:   34 with    109 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 127 core library pins:
 Ideal   :   127 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.1 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Initialization ...
Global grid size 17 rows x 12 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1600 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 349X x 480Y
M2:   vertical grid 349X x 480Y
M3: horizontal grid 572X x 480Y
M4:   vertical grid 236X x 480Y
M5: horizontal grid 236X x 240Y
M6:   vertical grid 236X x 312Y
M7: horizontal grid 307X x 84Y
M8:   vertical grid 83X x 84Y
M9: horizontal grid 83X x 42Y
M10:   vertical grid 41X x 42Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1022
Fixed net vias 5424
Core cells 1534
Core cells with unique orientation 106: pin objects 1333, obstructions 517
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 140, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 992 nets with global routing
Detected 608 nets without any routing
Detected 1615 wires, 3880 vias
Detected 5172 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 6 7 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed     2163 of     7796 tested segments in    79 channels. Unresolved     1593 violations and       70 notes
1.001 Changed      675 of     4393 tested segments in    86 channels. Unresolved      478 violations and       45 notes
1.002 Changed      269 of     1697 tested segments in    74 channels. Unresolved      185 violations and       30 notes
1.003 Changed      116 of      748 tested segments in    62 channels. Unresolved       98 violations and       23 notes
1.004 Changed       83 of      377 tested segments in    52 channels. Unresolved       62 violations and       17 notes
1.005 Changed       51 of      215 tested segments in    45 channels. Unresolved       47 violations and       18 notes
1.006 Changed       45 of      164 tested segments in    43 channels. Unresolved       49 violations and       16 notes
1.007 Changed       44 of      139 tested segments in    41 channels. Unresolved       50 violations and       16 notes
1.008 Changed       40 of      125 tested segments in    40 channels. Unresolved       39 violations and       16 notes
1.009 Changed       31 of       91 tested segments in    35 channels. Unresolved       40 violations and       16 notes
1.010 Changed       27 of       89 tested segments in    30 channels. Unresolved       42 violations and       16 notes
1.011 Changed       29 of       92 tested segments in    31 channels. Unresolved       40 violations and       16 notes
1.012 Changed       26 of       93 tested segments in    29 channels. Unresolved       26 violations and       16 notes
1.013 Changed       20 of       68 tested segments in    32 channels. Unresolved       16 violations and       17 notes
1.014 Changed       20 of       66 tested segments in    30 channels. Unresolved       15 violations and       20 notes
1.015 Changed       13 of       49 tested segments in    25 channels. Unresolved       14 violations and       21 notes
1.016 Changed       10 of       46 tested segments in    24 channels. Unresolved       12 violations and       22 notes
1.017 Changed       14 of       36 tested segments in    18 channels. Unresolved       12 violations and       22 notes
1.018 Changed       12 of       38 tested segments in    17 channels. Unresolved       11 violations and       22 notes
1.019 Changed       10 of       31 tested segments in    18 channels. Unresolved       10 violations and       22 notes
1.020 Changed       10 of       26 tested segments in    18 channels. Unresolved       10 violations and       22 notes
1.021 Changed       10 of       32 tested segments in    18 channels. Unresolved        7 violations and       25 notes
1.022 Changed        8 of       31 tested segments in    15 channels. Unresolved        7 violations and       25 notes
1.023 Changed        7 of       23 tested segments in    14 channels. Unresolved        7 violations and       25 notes
1.024 Changed        5 of       20 tested segments in    12 channels. Unresolved        6 violations and       25 notes
1.025 Changed        7 of       24 tested segments in    12 channels. Unresolved        6 violations and       25 notes
1.026 Changed        6 of       27 tested segments in    12 channels. Unresolved        6 violations and       25 notes
1.027 Changed        6 of       20 tested segments in    12 channels. Unresolved        6 violations and       25 notes
1.028 Changed        5 of       18 tested segments in    12 channels. Unresolved        6 violations and       25 notes
1.029 Changed        6 of       18 tested segments in    12 channels. Unresolved        6 violations and       25 notes
1.030 Changed        5 of       18 tested segments in    12 channels. Unresolved        6 violations and       25 notes
1.031 Changed        5 of       15 tested segments in    11 channels. Unresolved        6 violations and       25 notes
1.032 Changed        5 of       16 tested segments in    11 channels. Unresolved        6 violations and       25 notes
1.033 Changed        2 of       15 tested segments in    11 channels. Unresolved        7 violations and       26 notes
1.034 Changed        0 of        7 tested segments in     5 channels. Unresolved        6 violations and       27 notes
1.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        6 violations and       27 notes
Result=end(begin): viols=6(1593), notes=27(70)
Cpu time: 00:00:11, Elapsed time: 00:00:07, Memory: 1.8G

Run(2) ...
2.000 Changed       11 of     3876 tested segments in    65 channels. Unresolved        6 violations and       20 notes
2.001 Changed       14 of       61 tested segments in    32 channels. Unresolved        9 violations and       17 notes
2.002 Changed       12 of       64 tested segments in    35 channels. Unresolved        6 violations and       15 notes
2.003 Changed       11 of       39 tested segments in    21 channels. Unresolved        7 violations and       15 notes
2.004 Changed        8 of       34 tested segments in    16 channels. Unresolved        3 violations and       17 notes
2.005 Changed        4 of       13 tested segments in    11 channels. Unresolved        2 violations and       17 notes
2.006 Changed        2 of        7 tested segments in     6 channels. Unresolved        2 violations and       18 notes
2.007 Changed        3 of        6 tested segments in     6 channels. Unresolved        2 violations and       17 notes
2.008 Changed        1 of        6 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.009 Changed        2 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.010 Changed        1 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.011 Changed        2 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.012 Changed        1 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.013 Changed        2 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.014 Changed        1 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.015 Changed        2 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.016 Changed        1 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.017 Changed        2 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.018 Changed        1 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.019 Changed        2 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.020 Changed        1 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.021 Changed        2 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.022 Changed        1 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.023 Changed        2 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.024 Changed        1 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.025 Changed        2 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.026 Changed        1 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.027 Changed        1 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.028 Changed        2 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.029 Changed        2 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.030 Changed        1 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.031 Changed        2 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.032 Changed        1 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.033 Changed        2 of        5 tested segments in     5 channels. Unresolved        2 violations and       17 notes
2.034 Changed        0 of        5 tested segments in     5 channels. Unresolved        2 violations and       18 notes
2.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        2 violations and       18 notes
Result=end(begin): viols=2(6), notes=18(20)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Write routing ...
M1: 5050 vias and 105 wires with length 0.068 (0.003 in non-prefer direction)
M2: 5566 vias and 4574 wires with length 4.246 (0.007 in non-prefer direction)
M3: 990 vias and 3942 wires with length 5.757 (0.011 in non-prefer direction)
M4: 45 vias and 563 wires with length 1.475 (0.002 in non-prefer direction)
M5: 26 vias and 15 wires with length 0.014 (0.000 in non-prefer direction)
M6: 6 vias and 16 wires with length 0.045 (0.000 in non-prefer direction)
M7: 0 vias and 3 wires with length 0.019 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 11683 vias and 9218 wires with length 11.625 (0.023 in non-prefer direction)

Total 2 violated segments:
Viol: Samenet spacing - 2

Total 18 notes:
Note: Offgrid - 13
Note: Fork - 1
Note: Split - 4

Info: Via overhang - 13
info UI33: performed track routing for 8 sec (CPU time: 12 sec; MEM: RSS - 387M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 386M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Radix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 3 sec; MEM: RSS - 410M, CVMEM - 1784M, PVMEM - 2638M, PRSS - 409M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:43 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 409M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:43 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 409M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 410M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 409M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'Radix4' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.1110 | 0.0000 | 0       | 0.0610 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   34 with    109 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1682 | 5460 | 
|-----------------------+------+------|
| To be routed :        | 1600 | 5172 | 
|-----------------------+------+------|
|   - signal            | 1600 | 5172 | 
|-----------------------+------+------|
| To be skipped :       | 82   | 288  | 
|-----------------------+------+------|
|   - marked dont_route | 10   | 286  | 
|-----------------------+------+------|
|   - less 2 pins       | 71   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 2    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1600 | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 663100 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.319624 min: 0.000000 avg: 0.153454
info metal2 layer density max: 0.177314 min: 0.000000 avg: 0.057391
info metal3 layer density max: 0.331490 min: 0.000000 avg: 0.077484
info metal4 layer density max: 0.207239 min: 0.000000 avg: 0.041085
info metal5 layer density max: 0.129400 min: 0.000000 avg: 0.072500
info metal6 layer density max: 0.030714 min: 0.000000 avg: 0.003100
info metal7 layer density max: 0.079470 min: 0.002640 avg: 0.024527
info metal8 layer density max: 0.041550 min: 0.006470 avg: 0.020260
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 10 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 409M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 409M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:44 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 409M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:44 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 409M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 409M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'Radix4' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.1110 | 0.0000 | 0       | 0.0610 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 409M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 409M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                           | tr_opt_tr_0                          | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| elapsed_time  (min)    | 00h 07m                                               | 00h 00m                              | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| cpu_time  (min)        | 0.0010277777777777778d 0-3.947459643111668e-18h00.0m  | 0.00015277777777777777d 00.0h 00.0m  | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| heap_memory  (Mb)      | 1245                                                  | 1245                                 | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| logic_utilization  (%) | 63.37                                                 | 63.37                                | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| WNS  (ps)              | 0.0                                                   | 0.0                                  | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| TNS  (ns)              | 0.0                                                   | 0.0                                  | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| WHS  (ps)              | 0.0                                                   | 0.0                                  | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| THS  (ns)              | 0.0                                                   | 0.0                                  | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| setup_viols            | 0                                                     | 0                                    | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| hold_viols             | 0                                                     | 0                                    | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| slew_viols             | 0                                                     | 0                                    | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| worst_slew  (ps)       | 0.0                                                   | 0.0                                  | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| total_slew  (ps)       | 0.0                                                   | 0.0                                  | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| overflow_edges         | 0                                                     |                                      | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| overflow_nodes         | 0                                                     |                                      | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| wire_len_total  (mm)   | 8.6                                                   | 13.3                                 | 
|------------------------+-------------------------------------------------------+--------------------------------------|
| via_count_total        | 3880                                                  | 12875                                | 
-------------------------------------------------------------------------------------------------------------------------

RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 13
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 49 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |========================================================== 13
3.75893 | 0
7.51786 | 0
11.2768 | 0
15.0357 | 0
18.7946 | 0
22.5536 | 0
26.3125 | 0
30.0714 | 0
33.8304 | 0
37.5893 | 0
41.3482 | 0
45.1071 | 0
48.8661 |==== 1
52.625  |========= 2
56.3839 |====================== 5
60.1429 |============================================= 10
63.9018 |==================================================================== 15
67.6607 |========= 2
71.4196 |==== 1
75.1786 |
        V     get_property -name utilization -object %object%
RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 10:22:44 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:22:44 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2620.9                 | 63.37           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:22:44 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).

WNS:0 TNS:0 TNDD:-1387.0 WHS:0 THS:0 THDD:-616.0 SLEW:0 CAP:0.0 LEAKAGE:0.056688 DYNAMIC:1.305114 AREA:2620.9

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-1387.0 WHS:0 THS:0 THDD:-616.0 SLEW:0 CAP:0.0 LEAKAGE:0.056688 DYNAMIC:1.305114 AREA:2620.9

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:22:44 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2620.9                 | 63.37           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                           | tr_opt_tr_0                         | tr_opt_drc_0                      | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 07m                                               | 00h 00m                             | 00h 00m                           | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.0010277777777777778d0-3.947459643111668e-18h 00.0m  | 0.00015277777777777777d 00.0h00.0m  | 6.944444444444444e-6d 00.0h00.0m  | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1245                                                  | 1245                                | 1245                              | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| logic_utilization  (%) | 63.37                                                 | 63.37                               | 63.37                             | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                                                   | 0.0                                 | 0.0                               | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                                                   | 0.0                                 | 0.0                               | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                                   | 0.0                                 | 0.0                               | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                                                   | 0.0                                 | 0.0                               | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| setup_viols            | 0                                                     | 0                                   | 0                                 | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| hold_viols             | 0                                                     | 0                                   | 0                                 | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| slew_viols             | 0                                                     | 0                                   | 0                                 | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                                   | 0.0                                 | 0.0                               | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                                   | 0.0                                 | 0.0                               | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| overflow_edges         | 0                                                     |                                     |                                   | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| overflow_nodes         | 0                                                     |                                     |                                   | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 8.6                                                   | 13.3                                | 13.3                              | 
|------------------------+-------------------------------------------------------+-------------------------------------+-----------------------------------|
| via_count_total        | 3880                                                  | 12875                               | 12875                             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 10:22:45 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:22:45 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2620.9                 | 63.37           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:22:45 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).

WNS:0 TNS:0 TNDD:-1387.0 WHS:0 THS:0 THDD:-616.0 SLEW:0 CAP:0.0 LEAKAGE:0.056688 DYNAMIC:1.305114 AREA:2620.9

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-1387.0 WHS:0 THS:0 THDD:-616.0 SLEW:0 CAP:0.0 LEAKAGE:0.056688 DYNAMIC:1.305114 AREA:2620.9

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:22:45 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2620.9                 | 63.37           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                         | tr_opt_drc_0                      | tr_opt_tns_0                       | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 07m                                              | 00h 00m                             | 00h 00m                           | 00h 00m                            | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0010277777777777778d0-3.947459643111668e-18h00.0m  | 0.00015277777777777777d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1245                                                 | 1245                                | 1245                              | 1245                               | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| logic_utilization  (%) | 63.37                                                | 63.37                               | 63.37                             | 63.37                              | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| setup_viols            | 0                                                    | 0                                   | 0                                 | 0                                  | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| hold_viols             | 0                                                    | 0                                   | 0                                 | 0                                  | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| slew_viols             | 0                                                    | 0                                   | 0                                 | 0                                  | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| overflow_edges         | 0                                                    |                                     |                                   |                                    | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| overflow_nodes         | 0                                                    |                                     |                                   |                                    | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| wire_len_total  (mm)   | 8.6                                                  | 13.3                                | 13.3                              | 13.3                               | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------|
| via_count_total        | 3880                                                 | 12875                               | 12875                             | 12875                              | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 1361802
info LP: The total power for corner_0_0 corner: 1361802
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Sat Dec 24 10:22:46 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   898493 |    406622 |  | 1305114 |   56688 |  | 1361802 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   898493 |    316527 |  | 1215020 |   56688 |  | 1271708 |   93.38 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    27154 |      7244 |  |   34398 |     489 |  |   34887 |    2.56 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   871334 |    309283 |  | 1180617 |   56199 |  | 1236817 |   90.82 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   201324 |    232467 |  |  433791 |   35245 |  |  469036 |   34.44 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   669990 |     76816 |  |  746805 |   20955 |  |  767760 |   56.38 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     90095 |  |   90095 |         |  |   90095 |    6.62 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     39373 |  |   39373 |         |  |   39373 |    2.89 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     36006 |  |   36006 |         |  |   36006 |    2.64 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     50721 |  |   50721 |         |  |   50721 |    3.72 | 
-------------------------------------------------------------------------------------------

info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 10:22:46 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:22:46 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2620.9                 | 63.37           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:22:46 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).

WNS:0 TNS:0 TNDD:-1387.0 WHS:0 THS:0 THDD:-616.0 SLEW:0 CAP:0.0 LEAKAGE:0.056688 DYNAMIC:1.305114 AREA:2620.9

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.056688 DYNAMIC:1.305114 AREA:2620.9

info OPT10: optimized 4 targets
SLEW:0 CAP:0.0 LEAKAGE:0.056688 DYNAMIC:1.305114 AREA:2620.9

info OPT9: total 4 nets optimized
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).

info OPT6: cpu [0h:0m:0s] memory [1g:699m:84k]
SLEW:0 CAP:0.0 LEAKAGE:0.056688 DYNAMIC:1.305114 AREA:2620.9

info OPT10: optimized 6 targets
SLEW:0 CAP:0.0 LEAKAGE:0.056661 DYNAMIC:1.304703 AREA:2619.83

info OPT9: total 6 nets optimized
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).

info OPT6: cpu [0h:0m:0s] memory [1g:699m:80k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 1 sec (CPU time: 0 sec; MEM: RSS - 421M, CVMEM - 1784M, PVMEM - 2638M)
WNS:0 TNS:0 TNDD:-1427.0 WHS:0 THS:0 THDD:-636.0 SLEW:0 CAP:0.0 LEAKAGE:0.056661 DYNAMIC:1.304703 AREA:2619.83

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:22:47 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Sat Dec 24 10:22:47 2022
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   898369 |    406334 |  | 1304703 |   56661 |  | 1361364 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   898369 |    316239 |  | 1214608 |   56661 |  | 1271270 |   93.38 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    27154 |      7244 |  |   34398 |     489 |  |   34887 |    2.56 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   871211 |    308995 |  | 1180206 |   56173 |  | 1236379 |   90.82 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   201200 |    232180 |  |  433380 |   35218 |  |  468598 |   34.42 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   669990 |     76816 |  |  746805 |   20955 |  |  767760 |   56.40 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     90095 |  |   90095 |         |  |   90095 |    6.62 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     39373 |  |   39373 |         |  |   39373 |    2.89 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     36006 |  |   36006 |         |  |   36006 |    2.64 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     50721 |  |   50721 |         |  |   50721 |    3.73 | 
-------------------------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:47 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 413M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                         | tr_opt_drc_0                      | tr_opt_tns_0                       | tr_opt_power_0                     | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 07m                                              | 00h 00m                             | 00h 00m                           | 00h 00m                            | 00h 00m                            | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0010277777777777778d0-3.947459643111668e-18h00.0m  | 0.00015277777777777777d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1245                                                 | 1245                                | 1245                              | 1245                               | 1245                               | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 63.37                                                | 63.37                               | 63.37                             | 63.37                              | 63.34                              | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| setup_viols            | 0                                                    | 0                                   | 0                                 | 0                                  | 0                                  | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                                    | 0                                   | 0                                 | 0                                  | 0                                  | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| slew_viols             | 0                                                    | 0                                   | 0                                 | 0                                  | 0                                  | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| overflow_edges         | 0                                                    |                                     |                                   |                                    |                                    | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| overflow_nodes         | 0                                                    |                                     |                                   |                                    |                                    | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 8.6                                                  | 13.3                                | 13.3                              | 13.3                               | 13.3                               | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| via_count_total        | 3880                                                 | 12875                               | 12875                             | 12875                              | 12875                              | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 10:22:48 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:22:48 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:22:48 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).

WNS:0 TNS:0 TNDD:-1427.0 WHS:0 THS:0 THDD:-636.0 SLEW:0 CAP:0.0 LEAKAGE:0.056661 DYNAMIC:1.304703 AREA:2619.83

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-1427.0 WHS:0 THS:0 THDD:-636.0 SLEW:0 CAP:0.0 LEAKAGE:0.056661 DYNAMIC:1.304703 AREA:2619.83

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:22:48 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                         | tr_opt_drc_0                      | tr_opt_tns_0                       | tr_opt_power_0                     | tr_opt_wns_0                      | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 07m                                              | 00h 00m                             | 00h 00m                           | 00h 00m                            | 00h 00m                            | 00h 00m                           | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.0010277777777777778d0-3.947459643111668e-18h00.0m  | 0.00015277777777777777d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1245                                                 | 1245                                | 1245                              | 1245                               | 1245                               | 1245                              | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| logic_utilization  (%) | 63.37                                                | 63.37                               | 63.37                             | 63.37                              | 63.34                              | 63.34                             | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| setup_viols            | 0                                                    | 0                                   | 0                                 | 0                                  | 0                                  | 0                                 | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| hold_viols             | 0                                                    | 0                                   | 0                                 | 0                                  | 0                                  | 0                                 | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| slew_viols             | 0                                                    | 0                                   | 0                                 | 0                                  | 0                                  | 0                                 | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| overflow_edges         | 0                                                    |                                     |                                   |                                    |                                    |                                   | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| overflow_nodes         | 0                                                    |                                     |                                   |                                    |                                    |                                   | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 8.6                                                  | 13.3                                | 13.3                              | 13.3                               | 13.3                               | 13.3                              | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| via_count_total        | 3880                                                 | 12875                               | 12875                             | 12875                              | 12875                              | 12875                             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 10:22:48 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:22:48 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:22:48 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).

WNS:0 TNS:0 TNDD:-1427.0 WHS:0 THS:0 THDD:-636.0 SLEW:0 CAP:0.0 LEAKAGE:0.056661 DYNAMIC:1.304703 AREA:2619.83

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-1427.0 WHS:0 THS:0 THDD:-636.0 SLEW:0 CAP:0.0 LEAKAGE:0.056661 DYNAMIC:1.304703 AREA:2619.83

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:22:48 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                         | tr_opt_drc_0                      | tr_opt_tns_0                       | tr_opt_power_0                     | tr_opt_wns_0                      | tr_opt_hold_0 | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| elapsed_time  (min)    | 00h 07m                                              | 00h 00m                             | 00h 00m                           | 00h 00m                            | 00h 00m                            | 00h 00m                           | 00h 00m       | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| cpu_time  (min)        | 0.0010277777777777778d0-3.947459643111668e-18h00.0m  | 0.00015277777777777777d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m   | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| heap_memory  (Mb)      | 1245                                                 | 1245                                | 1245                              | 1245                               | 1245                               | 1245                              | 1245          | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| logic_utilization  (%) | 63.37                                                | 63.37                               | 63.37                             | 63.37                              | 63.34                              | 63.34                             | 63.34         | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| WNS  (ps)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| TNS  (ns)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| WHS  (ps)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| THS  (ns)              | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| setup_viols            | 0                                                    | 0                                   | 0                                 | 0                                  | 0                                  | 0                                 | 0             | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| hold_viols             | 0                                                    | 0                                   | 0                                 | 0                                  | 0                                  | 0                                 | 0             | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| slew_viols             | 0                                                    | 0                                   | 0                                 | 0                                  | 0                                  | 0                                 | 0             | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                                 | 0.0                               | 0.0                                | 0.0                                | 0.0                               | 0.0           | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| overflow_edges         | 0                                                    |                                     |                                   |                                    |                                    |                                   |               | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| overflow_nodes         | 0                                                    |                                     |                                   |                                    |                                    |                                   |               | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| wire_len_total  (mm)   | 8.6                                                  | 13.3                                | 13.3                              | 13.3                               | 13.3                               | 13.3                              | 13.3          | 
|------------------------+------------------------------------------------------+-------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------+---------------|
| via_count_total        | 3880                                                 | 12875                               | 12875                             | 12875                              | 12875                              | 12875                             | 12875         | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
info UI54: redirecting output of report_route_nets to /dev/null
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:49 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 414M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'Radix4' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.0560 | 0.0000 | 0       | 0.0610 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

info CHK10: Checking placement...
info UI30: performing detailed placement on partition Radix4 (started at Sat Dec 24 10:22:49 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1258 movable and 276 fixed cells in partition Radix4
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 153 cut rows, with average utilization 47.8734%, utilization with cell bloats 47.8734%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 1258, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1258                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Radix4 with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '4' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Sat Dec 24 10:22:49 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1670       | 5         | 5    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 2    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 10         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

  
----------------------------------------------------------------
|           LVS open distance distribution (micron)            |
|--------+-------------+-------+-------+-------+-------+-------|
|        | Total: 3.16 | 0.00  | 0.46  | 0.81  | 0.93  | 1.16  | 
|--------+-------------+-------+-------+-------+-------+-------|
| % open | 100         | 20.00 | 20.00 | 20.00 | 20.00 | 20.00 | 
|--------+-------------+-------+-------+-------+-------+-------|
| # open | 5           | 1     | 1     | 1     | 1     | 1     | 
----------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 415M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 413M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 663100 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.313824 min: 0.000000 avg: 0.153393
info metal2 layer density max: 0.177314 min: 0.000000 avg: 0.057391
info metal3 layer density max: 0.331490 min: 0.000000 avg: 0.077484
info metal4 layer density max: 0.207239 min: 0.000000 avg: 0.041085
info metal5 layer density max: 0.129400 min: 0.000000 avg: 0.072500
info metal6 layer density max: 0.030714 min: 0.000000 avg: 0.003100
info metal7 layer density max: 0.079470 min: 0.002640 avg: 0.024528
info metal8 layer density max: 0.041550 min: 0.006470 avg: 0.020260
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 10 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 415M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 415M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
info UI54: redirecting output of check_lvs -nets $tdro::env::data_nets -name gr_lvs -global -quiet to /dev/null
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 415M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:50 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 415M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:50 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 415M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 415M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'Radix4' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 1.0560 | 0.0000 | 0       | 0.0610 | 0.0000 | 0       | 
---------------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 6644 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 415M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------

warning UI705: 'get_property -name' specified value was ignored.
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'Radix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 267   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 9     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 9     | 
-----------------------------------------

Found 9 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 9 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 267 pre-existing "fixed" Sequential leaf cells of clock networks
 267 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Radix4.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition Radix4 (started at Sat Dec 24 10:22:50 2022)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1682 | 5460 | 
|-----------------------+------+------|
| To be routed :        | 1600 | 5172 | 
|-----------------------+------+------|
|   - signal            | 1600 | 5172 | 
|-----------------------+------+------|
| To be skipped :       | 82   | 288  | 
|-----------------------+------+------|
|   - marked dont_route | 10   | 286  | 
|-----------------------+------+------|
|   - less 2 pins       | 71   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 2    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1600 | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 1600 | 
--------------------------------

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Routing Cell Library initialization ...
 core  lib cells:   33 with    132 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 122 core library pins:
 Ideal   :   122 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 17 rows x 12 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 1600 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 349X x 480Y
M2:   vertical grid 349X x 480Y
M3: horizontal grid 572X x 480Y
M4:   vertical grid 236X x 480Y
M5: horizontal grid 236X x 240Y
M6:   vertical grid 236X x 312Y
M7: horizontal grid 307X x 84Y
M8:   vertical grid 83X x 84Y
M9: horizontal grid 83X x 42Y
M10:   vertical grid 41X x 42Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1022
Fixed net vias 5424
Core cells 1534
Core cells with unique orientation 105: pin objects 1308, obstructions 517
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 140, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 608 nets with detail routing
Detected 992 nets with mixed global and detail routing
Detected 10833 wires, 15563 vias
Detected 5172 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed        7 of     8519 tested segments in   104 channels. Unresolved       17 violations and       22 notes
1.001 Changed        2 of       49 tested segments in    23 channels. Unresolved        6 violations and       23 notes
1.002 Changed        2 of       12 tested segments in     7 channels. Unresolved        4 violations and       22 notes
1.003 Changed        0 of        6 tested segments in     5 channels. Unresolved        2 violations and       22 notes
1.004 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.005 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.006 Changed        3 of        6 tested segments in     5 channels. Unresolved        2 violations and       22 notes
1.007 Changed        2 of        6 tested segments in     5 channels. Unresolved        2 violations and       22 notes
1.008 Changed        3 of        6 tested segments in     5 channels. Unresolved        2 violations and       22 notes
1.009 Changed        2 of        6 tested segments in     5 channels. Unresolved        2 violations and       22 notes
1.010 Changed        3 of        6 tested segments in     5 channels. Unresolved        2 violations and       22 notes
1.011 Changed        3 of        6 tested segments in     5 channels. Unresolved        2 violations and       22 notes
1.012 Changed        3 of        6 tested segments in     5 channels. Unresolved        2 violations and       22 notes
1.013 Changed        2 of        6 tested segments in     5 channels. Unresolved        2 violations and       22 notes
1.014 Changed        3 of        6 tested segments in     5 channels. Unresolved        2 violations and       22 notes
1.015 Changed        2 of        6 tested segments in     5 channels. Unresolved        2 violations and       22 notes
1.016 Changed        3 of        6 tested segments in     5 channels. Unresolved        2 violations and       22 notes
1.017 Changed        1 of        5 tested segments in     4 channels. Unresolved        2 violations and       23 notes
1.018 Changed        2 of        4 tested segments in     4 channels. Unresolved        2 violations and       22 notes
1.019 Changed        0 of        4 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.020 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.021 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.022 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.023 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.024 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.025 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.026 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.027 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.028 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.029 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.030 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.031 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.032 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.033 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.034 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
1.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        2 violations and       22 notes
Result=end(begin): viols=2(17), notes=22(22)
Cpu time: 00:00:02, Elapsed time: 00:00:01, Memory: 1.8G

Run(2) ...
2.000 Changed        0 of       92 tested segments in    25 channels. Unresolved        2 violations and       22 notes
2.001 Changed        1 of       25 tested segments in    16 channels. Unresolved        2 violations and       22 notes
2.002 Changed        0 of       25 tested segments in    16 channels. Unresolved        2 violations and       22 notes
2.003 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.004 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.005 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.006 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.007 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.008 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.009 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.010 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.011 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.012 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.013 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.014 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.015 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.016 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.017 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.018 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.019 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.020 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.021 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.022 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.023 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.024 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.025 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.026 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.027 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.028 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.029 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.030 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.031 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.032 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.033 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.034 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
2.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        2 violations and       22 notes
Result=end(begin): viols=2(2), notes=22(22)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Run(3) ...
3.000 Changed        0 of       24 tested segments in    15 channels. Unresolved        2 violations and       22 notes
3.001 Changed        1 of       25 tested segments in    16 channels. Unresolved        2 violations and       22 notes
3.002 Changed        0 of       25 tested segments in    16 channels. Unresolved        2 violations and       22 notes
3.003 Changed        1 of       25 tested segments in    16 channels. Unresolved        2 violations and       22 notes
3.004 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.005 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.006 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.007 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.008 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.009 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.010 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.011 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.012 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.013 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.014 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.015 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.016 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.017 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.018 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.019 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.020 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.021 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.022 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.023 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.024 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.025 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.026 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.027 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.028 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.029 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.030 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.031 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.032 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.033 Changed        1 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.034 Changed        0 of        3 tested segments in     3 channels. Unresolved        2 violations and       22 notes
3.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        2 violations and       22 notes
Result=end(begin): viols=2(2), notes=22(22)
Drc convergence rate is 0%
Not enough improvement on this run. Stop.
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G

Write routing ...
M1: 5050 vias and 106 wires with length 0.069 (0.003 in non-prefer direction)
M2: 5567 vias and 4575 wires with length 4.247 (0.007 in non-prefer direction)
M3: 990 vias and 3943 wires with length 5.760 (0.011 in non-prefer direction)
M4: 45 vias and 563 wires with length 1.476 (0.002 in non-prefer direction)
M5: 26 vias and 15 wires with length 0.014 (0.000 in non-prefer direction)
M6: 6 vias and 16 wires with length 0.045 (0.000 in non-prefer direction)
M7: 0 vias and 3 wires with length 0.019 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 11684 vias and 9221 wires with length 11.629 (0.023 in non-prefer direction)

Total 2 violated segments:
Viol: Samenet spacing - 2

Total 22 notes:
Note: Offgrid - 13
Note: Fork - 1
Note: Split - 8

Info: Via overhang - 13
info UI33: performed track routing for 2 sec (CPU time: 3 sec; MEM: RSS - 416M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 416M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Radix4'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------

#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 2 sec (CPU time: 3 sec; MEM: RSS - 416M, CVMEM - 1784M, PVMEM - 2638M, PRSS - 416M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 416M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 416M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 416M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 416M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.0610 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   33 with    132 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1682 | 5460 | 
|-----------------------+------+------|
| To be routed :        | 1600 | 5172 | 
|-----------------------+------+------|
|   - signal            | 1600 | 5172 | 
|-----------------------+------+------|
| To be skipped :       | 82   | 288  | 
|-----------------------+------+------|
|   - marked dont_route | 10   | 286  | 
|-----------------------+------+------|
|   - less 2 pins       | 71   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 2    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1600 | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 663100 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.313824 min: 0.000000 avg: 0.153395
info metal2 layer density max: 0.177314 min: 0.000000 avg: 0.057398
info metal3 layer density max: 0.331490 min: 0.000000 avg: 0.077510
info metal4 layer density max: 0.207239 min: 0.000000 avg: 0.041105
info metal5 layer density max: 0.129400 min: 0.000000 avg: 0.072500
info metal6 layer density max: 0.030714 min: 0.000000 avg: 0.003100
info metal7 layer density max: 0.079470 min: 0.002640 avg: 0.024528
info metal8 layer density max: 0.041550 min: 0.006470 avg: 0.020260
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 10 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 416M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 416M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 416M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:55 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 416M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 416M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.0610 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------

RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 416M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 416M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                        | tr_opt_drc_0                     | tr_opt_tns_0                      | tr_opt_power_0                    | tr_opt_wns_0                     | tr_opt_hold_0 | tr_opt_tr_1                      | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| elapsed_time  (min)    | 00h 07m                                              | 00h 00m                            | 00h 00m                          | 00h 00m                           | 00h 00m                           | 00h 00m                          | 00h 00m       | 00h 00m                          | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| cpu_time  (min)        | 0.0010277777777777778d0-3.947459643111668e-18h00.0m  | 0.00015277777777777777d00.0h 00.0m | 6.944444444444444e-6d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 6.944444444444444e-6d00.0h 00.0m | 00.0h00.0m    | 6.944444444444444e-5d00.0h 00.0m | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| heap_memory  (Mb)      | 1245                                                 | 1245                               | 1245                             | 1245                              | 1245                              | 1245                             | 1245          | 1245                             | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| logic_utilization  (%) | 63.37                                                | 63.37                              | 63.37                            | 63.37                             | 63.34                             | 63.34                            | 63.34         | 63.34                            | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| WNS  (ps)              | 0.0                                                  | 0.0                                | 0.0                              | 0.0                               | 0.0                               | 0.0                              | 0.0           | 0.0                              | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| TNS  (ns)              | 0.0                                                  | 0.0                                | 0.0                              | 0.0                               | 0.0                               | 0.0                              | 0.0           | 0.0                              | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| WHS  (ps)              | 0.0                                                  | 0.0                                | 0.0                              | 0.0                               | 0.0                               | 0.0                              | 0.0           | 0.0                              | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| THS  (ns)              | 0.0                                                  | 0.0                                | 0.0                              | 0.0                               | 0.0                               | 0.0                              | 0.0           | 0.0                              | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| setup_viols            | 0                                                    | 0                                  | 0                                | 0                                 | 0                                 | 0                                | 0             | 0                                | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| hold_viols             | 0                                                    | 0                                  | 0                                | 0                                 | 0                                 | 0                                | 0             | 0                                | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| slew_viols             | 0                                                    | 0                                  | 0                                | 0                                 | 0                                 | 0                                | 0             | 0                                | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                                | 0.0                              | 0.0                               | 0.0                               | 0.0                              | 0.0           | 0.0                              | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                                | 0.0                              | 0.0                               | 0.0                               | 0.0                              | 0.0           | 0.0                              | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| overflow_edges         | 0                                                    |                                    |                                  |                                   |                                   |                                  |               |                                  | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| overflow_nodes         | 0                                                    |                                    |                                  |                                   |                                   |                                  |               |                                  | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| wire_len_total  (mm)   | 8.6                                                  | 13.3                               | 13.3                             | 13.3                              | 13.3                              | 13.3                             | 13.3          | 13.3                             | 
|------------------------+------------------------------------------------------+------------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------+----------------------------------|
| via_count_total        | 3880                                                 | 12875                              | 12875                            | 12875                             | 12875                             | 12875                            | 12875         | 12876                            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition Radix4 (started at Sat Dec 24 10:22:56 2022)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   33 with    107 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1682 | 5460 | 
|-------------------+------+------|
| To be routed :    | 1611 | 5460 | 
|-------------------+------+------|
|   - signal        | 1610 | 5458 | 
|-------------------+------+------|
|   - tieoff        | 1    | 2    | 
|-------------------+------+------|
| To be skipped :   | 71   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 71   | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1610 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------

Check opens ...
Longest open in net 'VSS' of length=3800
Total opens=2 (nets=1)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (2/2): opens (2->0), viols (0->0)
Result=end(begin): opens=0(2), viols=0(0)
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Routing windows accepted: 2 rejected: 0
Finish Final Routing ...

Changed nets: 1 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 1
Number of changed nets: 1

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 421M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 420M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 421M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 420M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:57 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 421M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 420M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:57 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 421M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 420M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 421M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 420M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.0610 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 421M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 420M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:57 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 421M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 420M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:57 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 421M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 420M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 421M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 420M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.0610 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   33 with    107 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 1682 | 5460 | 
|-----------------------+------+------|
| To be routed :        | 1600 | 5172 | 
|-----------------------+------+------|
|   - signal            | 1600 | 5172 | 
|-----------------------+------+------|
| To be skipped :       | 82   | 288  | 
|-----------------------+------+------|
|   - marked dont_route | 10   | 286  | 
|-----------------------+------+------|
|   - less 2 pins       | 71   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 2    | 
---------------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1600 | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 663100 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.313824 min: 0.000000 avg: 0.153396
info metal2 layer density max: 0.177314 min: 0.000000 avg: 0.057413
info metal3 layer density max: 0.331490 min: 0.000000 avg: 0.077510
info metal4 layer density max: 0.207239 min: 0.000000 avg: 0.041105
info metal5 layer density max: 0.129400 min: 0.000000 avg: 0.072500
info metal6 layer density max: 0.030714 min: 0.000000 avg: 0.003100
info metal7 layer density max: 0.079470 min: 0.002640 avg: 0.024528
info metal8 layer density max: 0.041550 min: 0.006470 avg: 0.020260
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 10 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 421M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 420M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 422M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 420M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:58 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 422M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 420M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:22:58 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 422M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 420M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 422M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 420M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'Radix4' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 1.0610 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition Radix4 (started at Sat Dec 24 10:22:58 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   33 with    107 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1682 | 5460 | 
|-------------------+------+------|
| To be routed :    | 1611 | 5460 | 
|-------------------+------+------|
|   - signal        | 1610 | 5458 | 
|-------------------+------+------|
|   - tieoff        | 1    | 2    | 
|-------------------+------+------|
| To be skipped :   | 71   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 71   | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1610 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=2
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (1/1): viols (2->0)
Result=end(begin): opens=0(0), viols=0(2)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...

Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 1 rejected: 0
Finish Final Routing ...

Changed nets: 2 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 2
Number of changed nets: 2

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 427M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 426M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Sat Dec 24 10:22:59 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 428M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 427M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 40% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 20% 40% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Sat Dec 24 10:23:03 2022
  
-------------------------------------------------------------------------------------------------------
|                                     DFM via replacement report                                      |
|-------------------+-------+-------+-------+-------+--------+--------+--------+--------+------+------|
|                   | Total | via1  | via2  | via3  | via4   | via5   | via6   | via7   | via8 | via9 | 
|-------------------+-------+-------+-------+-------+--------+--------+--------+--------+------+------|
| Checked vias      | 12829 | 5339  | 5849  | 1159  | 141    | 125    | 129    | 87     | 0    | 0    | 
|-------------------+-------+-------+-------+-------+--------+--------+--------+--------+------+------|
| Replaced vias     | 11220 | 4602  | 5053  | 1083  | 141    | 125    | 129    | 87     | 0    | 0    | 
|-------------------+-------+-------+-------+-------+--------+--------+--------+--------+------+------|
| Replaced vias (%) | 87.46 | 86.20 | 86.39 | 93.44 | 100.00 | 100.00 | 100.00 | 100.00 | 0.00 | 0.00 | 
-------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------
|                                        Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6   | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Number of vias  (thousand) | 12.88  | 5.34  | 5.86  | 1.16  | 0.15  | 0.14  | 0.13   | 0.10  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Vias (%)                   | 100.00 | 41.46 | 45.51 | 9.00  | 1.18  | 1.05  | 1.00   | 0.81  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Single vias (%)            | 12.88  | 13.80 | 13.79 | 6.56  | 7.24  | 7.41  | 0.00   | 16.35 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Double vias (%)            | 87.12  | 86.20 | 86.21 | 93.44 | 92.76 | 92.59 | 100.00 | 83.65 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0.00  | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------

info UI33: performed Via replacement for 4 sec (CPU time: 4 sec; MEM: RSS - 431M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1784M, PVMEM - 2638M, PRSS - 430M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Sat Dec 24 10:23:03 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------

info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 389M, CVMEM - 1784M, PVMEM - 2638M, PRSS - 430M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 3 sec (CPU time: 5 sec; MEM: RSS - 417M, CVMEM - 1784M, PVMEM - 2638M, PRSS - 430M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:23:07 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 417M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:23:07 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 417M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 417M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
-------------------------------------------------------------------------
|          MCMM variability report for design 'Radix4' (pico)           |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1054.0 | 0.0 | 0       | 62.0 | 0.0 | 0       | 
-------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'Radix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 267   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 9     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 9     | 
-----------------------------------------

Found 9 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 9 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 267 pre-existing "fixed" Sequential leaf cells of clock networks
 267 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 12 clock nets
Clearing dont_route property from 12 clock nets

All Clock networks set for partition Radix4.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 10:23:07 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:23:07 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:23:07 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).

WNS:0 TNS:0 TNDD:-1125.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 LEAKAGE:0.056661 DYNAMIC:1.319816 AREA:2619.83

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-1125.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 LEAKAGE:0.056661 DYNAMIC:1.319816 AREA:2619.83
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-1125.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 LEAKAGE:0.056661 DYNAMIC:1.319816 AREA:2619.83

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:23:08 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
info UI54: redirecting output of report_route_nets to /dev/null
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Sat Dec 24 10:23:08 2022)
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:23:08 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Sat Dec 24 10:23:09 2022
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| Radix4 | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------

Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design Radix4.
info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).

WNS:0 TNS:0 TNDD:-1125.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 LEAKAGE:0.056661 DYNAMIC:1.319816 AREA:2619.83

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-1125.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 LEAKAGE:0.056661 DYNAMIC:1.319816 AREA:2619.83
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-1125.0 WHS:0 THS:0 THDD:-467.0 SLEW:0 CAP:0.0 LEAKAGE:0.056661 DYNAMIC:1.319816 AREA:2619.83

info OPT24: optimize_max_util is set to 100% in partition Radix4 (0 density boxes are currently over utilized: max=75.1786%).


info DUM207: optimize: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Radix4 old max-util 100 new max-util 100.
Report 'Radix4': Design Report
Generated on Sat Dec 24 10:23:09 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 69    | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 7     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 1534  | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 14    | 0.91       | 
| Inverters      | 182   | 11.86      | 
| Registers      | 269   | 17.53      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 533   | 34.74      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 1534  | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 2619.83                | 63.34           | 
| Buffers, Inverters | 115.178                | 2.78            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 4135.77                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 1672  | 100        | 
| Orphaned        | 72    | 4.3        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 797   | 47.66      | 
| 2 Fanouts       | 502   | 30.02      | 
| 3-30 Fanouts    | 293   | 17.52      | 
| 30-127 Fanouts  | 8     | 0.47       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 36 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
info UI54: redirecting output of report_route_nets to /dev/null
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Radix4 (started at Sat Dec 24 10:23:09 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 1525 movable and 9 fixed cells in partition Radix4
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 52 cut rows, with average utilization 63.1657%, utilization with cell bloats 63.1657%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 267 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 1525, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 1525                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Radix4 with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'Radix4':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 267   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 9     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 9     | 
-----------------------------------------

Found 9 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 9 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 267 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Radix4.

info CHK10: Checking placement...
info Found 1258 movable and 276 fixed cells in partition Radix4
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: Radix4; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition Radix4:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------

info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sat Dec 24 10:23:10 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1680       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sat Dec 24 10:23:10 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1680       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Sat Dec 24 10:23:10 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 1680       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------

info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:23:10 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:23:10 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
-------------------------------------------------------------------------
|          MCMM variability report for design 'Radix4' (pico)           |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1054.0 | 0.0 | 0       | 62.0 | 0.0 | 0       | 
-------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   33 with    132 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1682 | 5460 | 
|-------------------+------+------|
| To be routed :    | 1610 | 5458 | 
|-------------------+------+------|
|   - signal        | 1610 | 5458 | 
|-------------------+------+------|
| To be skipped :   | 72   | 2    | 
|-------------------+------+------|
|   - less 2 pins   | 71   | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 2    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1610 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------


Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 663100 672000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.334059 min: 0.000000 avg: 0.159508
info metal2 layer density max: 0.208174 min: 0.000000 avg: 0.071119
info metal3 layer density max: 0.347435 min: 0.000000 avg: 0.084721
info metal4 layer density max: 0.223982 min: 0.000000 avg: 0.043704
info metal5 layer density max: 0.133078 min: 0.000000 avg: 0.073935
info metal6 layer density max: 0.030714 min: 0.000000 avg: 0.004224
info metal7 layer density max: 0.082290 min: 0.005160 avg: 0.028664
info metal8 layer density max: 0.044200 min: 0.006470 avg: 0.021073
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 10 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 417M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition Radix4 (started at Sat Dec 24 10:23:11 2022)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   33 with    107 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1682 | 5460 | 
|-------------------+------+------|
| To be routed :    | 1611 | 5460 | 
|-------------------+------+------|
|   - signal        | 1610 | 5458 | 
|-------------------+------+------|
|   - tieoff        | 1    | 2    | 
|-------------------+------+------|
| To be skipped :   | 71   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 71   | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1610 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 422M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Sat Dec 24 10:23:12 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:23:12 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:23:12 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 423M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
-------------------------------------------------------------------------
|          MCMM variability report for design 'Radix4' (pico)           |
|-----------------------+--------+-----+---------+------+-----+---------|
|                       | WNS    | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+--------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 1054.0 | 0.0 | 0       | 62.0 | 0.0 | 0       | 
-------------------------------------------------------------------------

"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------

--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 40% 60% 80% 100% 
Processing via2: 20% 50% 70% 100% 
Processing via3: 20% 40% 60% 80% 100% 
Processing via4: 30% 60% 100% 
Processing via5: 30% 60% 100% 
Processing via6: 30% 60% 100% 
Processing via7: 100% 

Incremental timing update of 16 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Sat Dec 24 10:23:14 2022
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 12829 | 5339 | 5849 | 1159 | 141  | 125  | 129  | 87   | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 16    | 3    | 13   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.12  | 0.06 | 0.22 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------
|                                        Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6   | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Number of vias  (thousand) | 12.88  | 5.34  | 5.86  | 1.16  | 0.15  | 0.14  | 0.13   | 0.10  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Vias (%)                   | 100.00 | 41.46 | 45.51 | 9.00  | 1.18  | 1.05  | 1.00   | 0.81  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Single vias (%)            | 12.76  | 13.75 | 13.56 | 6.56  | 7.24  | 7.41  | 0.00   | 16.35 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Double vias (%)            | 87.24  | 86.25 | 86.44 | 93.44 | 92.76 | 92.59 | 100.00 | 83.65 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0.00  | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------

info UI33: performed Via replacement for 1 sec (CPU time: 1 sec; MEM: RSS - 425M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition Radix4 (started at Sat Dec 24 10:23:14 2022)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   33 with    107 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 1682 | 5460 | 
|-------------------+------+------|
| To be routed :    | 1611 | 5460 | 
|-------------------+------+------|
|   - signal        | 1610 | 5458 | 
|-------------------+------+------|
|   - tieoff        | 1    | 2    | 
|-------------------+------+------|
| To be skipped :   | 71   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 71   | 0    | 
-----------------------------------

--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 1610 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 10   | 
--------------------------------

Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 428M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Sat Dec 24 10:23:15 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 429M, CVMEM - 1814M, PVMEM - 2638M, PRSS - 430M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '10' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/route.db'.
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 429M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Sat Dec 24 10:23:16 EET 2022
Report 'application': Application Report
Generated on Sat Dec 24 10:23:16 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1814                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 429                                                          | 
| CPU time (minutes)       | 2.8                                                          | 
| Elapsed time (minutes)   | 9.78                                                         | 
| Load Averages            | 1.19 0.89 0.63                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.0                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 11420                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          domain_11420                                                 | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Sat Dec 24 10:23:16 EET 2022
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/route_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Sat Dec 24 10:23:16 2022
  
------------------------------------------------------
| MCMM variability report for design 'Radix4' (nano) |
|----------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts        | 
------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 429M, CVMEM - 1814M, PVMEM - 2638M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:23:16 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 429M, CVMEM - 1814M, PVMEM - 2638M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 4.9990 204       204             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 429M, CVMEM - 1814M, PVMEM - 2638M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:23:16 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 429M, CVMEM - 1814M, PVMEM - 2638M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 204       204             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 429M, CVMEM - 1814M, PVMEM - 2638M)
NRF info: Writing Detailed Setup Timing Path Reports Sat Dec 24 10:23:16 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/route_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Sat Dec 24 10:23:16 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/route_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Sat Dec 24 10:23:16 EET 2022
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/route_timing_drc.rpt
NRF info: Writing Physical Reports Sat Dec 24 10:23:16 EET 2022
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/route_physical.rpt
NRF info: Writing Power Reports Sat Dec 24 10:23:17 EET 2022
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/route_power.rpt
Report 'report_power_summary': Power
Generated on Sat Dec 24 10:23:17 2022
  
---------------------------------------------------------------------------
|                        Power Summary (nanowatt)                         |
|-------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total   Percent | 
|-------------------------------------------------------------------------|
| Entire design        901323    418496  1319819   56661  1376480  100.00 | 
|                                                                         | 
| Power of all cells   901323    316239  1217562   56661  1274223   92.57 | 
|   Clock cells         27161      7244    34405     489    34894    2.53 | 
|   Data cells         874158    308995  1183153   56173  1239326   90.04 | 
|     Combinational    201533    232180   433712   35218   468930   34.07 | 
|     Registers        672603     76816   749419   20955   770374   55.97 | 
|     Macros                0         0        0       0        0    0.00 | 
|     Physical              0         0        0       0        0    0.00 | 
|                                                                         | 
| Power of all nets              102257   102257           102257    7.43 | 
|   Clock nets                    43680    43680            43680    3.17 | 
|     Clock leaves                40225    40225            40225    2.92 | 
|   Data nets                     58577    58577            58577    4.26 | 
---------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 428M, CVMEM - 1814M, PVMEM - 2638M)
------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI    Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold delay leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Sat Dec 24 10:23:17 EET 2022
info UI33: performed source of flow_scripts/3_route.tcl for 48 sec (CPU time: 55 sec; MEM: RSS - 428M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> check_design
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 1258 movable and 276 fixed cells in partition Radix4
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 73    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 267   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 2     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 92    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 428M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> write_db -file db/route.db
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/db/route.db'.
info Writing libraries...
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 431M, CVMEM - 1814M, PVMEM - 2638M)
Nitro-SoC> report_timing
 Timing Path to r2/my_reg_reg[50]/D 
  
 Path Start Point : sum_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : r2/my_reg_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       | Cell      | Edge | Arrival | Delay  | Slew   | DeltaDelay  | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                                    |           | Rise |  0.0000 | 0.0000 | 0.0000 |             | 0.713528 | 1.42116  | 2.13469   |         | 1       | 65.5109  | c    | K        | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c85/A            | CLKBUF_X3 | Rise |  0.0000 | 0.0000 | 0.0000 |             |          | 1.42116  |           |         |         |          | F    |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c85/Z            | CLKBUF_X3 | Rise |  0.0480 | 0.0480 | 0.0270 |             | 9.19503  | 20.2475  | 29.4426   |         | 6       | 65.5109  | F    | K        | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L2_c_tid1_77/A                     | CLKBUF_X2 | Rise |  0.0490 | 0.0010 | 0.0270 |             |          | 1.40591  |           |         |         |          | F    |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L2_c_tid1_77/Z                     | CLKBUF_X2 | Rise |  0.1440 | 0.0950 | 0.0680 |             | 21.0472  | 34.1875  | 55.2347   |         | 36      | 67.0759  | F    | K        | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| Data Path:                                |           |      |         |        |        |             |          |          |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    sum_reg[1]/CK                          | DFF_X1    | Rise |  0.1470 | 0.0030 | 0.0680 |             |          | 0.949653 |           |         |         |          | F    |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    sum_reg[1]/Q                           | DFF_X1    | Rise |  0.2580 | 0.1110 | 0.0170 |             | 0.894382 | 4.9573   | 5.85168   |         | 3       | 59.2746  | F    |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_add2[1]                          |           | Rise |  0.2580 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_418/A1                         | NAND2_X1  | Rise |  0.2580 | 0.0000 | 0.0170 |             |          | 1.59903  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_418/ZN                         | NAND2_X1  | Fall |  0.2740 | 0.0160 | 0.0090 |             | 0.280046 | 1.6642   | 1.94425   |         | 1       | 66.1049  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_417/A2                         | NAND2_X1  | Fall |  0.2740 | 0.0000 | 0.0090 |             |          | 1.50228  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_417/ZN                         | NAND2_X1  | Rise |  0.2940 | 0.0200 | 0.0120 |             | 0.454805 | 2.60566  | 3.06046   |         | 2       | 66.1049  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_415/A1                         | AOI22_X1  | Rise |  0.2940 | 0.0000 | 0.0120 |             |          | 1.68751  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_415/ZN                         | AOI22_X1  | Fall |  0.3140 | 0.0200 | 0.0170 |             | 0.561898 | 3.37992  | 3.94182   |         | 2       | 66.1049  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_413/B1                         | OAI22_X1  | Fall |  0.3140 | 0.0000 | 0.0170 |             |          | 1.40838  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_413/ZN                         | OAI22_X1  | Rise |  0.3620 | 0.0480 | 0.0370 |             | 0.530031 | 2.56515  | 3.09518   |         | 2       | 66.1049  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_267/B1                         | AOI21_X1  | Rise |  0.3620 | 0.0000 | 0.0370 |             |          | 1.647    |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_267/ZN                         | AOI21_X1  | Fall |  0.3890 | 0.0270 | 0.0170 |             | 0.881924 | 3.28636  | 4.16829   |         | 2       | 66.1049  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_265/B2                         | OAI21_X1  | Fall |  0.3890 | 0.0000 | 0.0170 |             |          | 1.55833  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_265/ZN                         | OAI21_X1  | Rise |  0.4480 | 0.0590 | 0.0410 |             | 0.643643 | 5.86735  | 6.511     |         | 4       | 64.3973  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_246/C1                         | AOI211_X1 | Rise |  0.4480 | 0.0000 | 0.0410 |             |          | 1.6552   |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_246/ZN                         | AOI211_X1 | Fall |  0.4740 | 0.0260 | 0.0170 |             | 1.37479  | 1.60595  | 2.98074   |         | 1       | 64.7991  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_244/A4                         | NOR4_X1   | Fall |  0.4740 | 0.0000 | 0.0170 |             |          | 1.55423  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_244/ZN                         | NOR4_X1   | Rise |  0.6420 | 0.1680 | 0.1190 |             | 2.91377  | 6.85635  | 9.77013   |         | 4       | 60.8147  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_196/A1                         | NOR2_X1   | Rise |  0.6490 | 0.0070 | 0.1190 |    0.0060   |          | 1.71447  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_196/ZN                         | NOR2_X1   | Fall |  0.6610 | 0.0120 | 0.0250 |             | 1.40291  | 1.55566  | 2.95856   |         | 1       | 68.4598  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_189/C2                         | OAI211_X1 | Fall |  0.6610 | 0.0000 | 0.0250 |             |          | 1.55566  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_189/ZN                         | OAI211_X1 | Rise |  0.7200 | 0.0590 | 0.0380 |             | 1.89791  | 3.43486  | 5.33276   |         | 3       | 59.7433  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_41/A1                          | AND3_X1   | Rise |  0.7230 | 0.0030 | 0.0380 |    0.0030   |          | 0.879747 |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_41/ZN                          | AND3_X1   | Rise |  0.7790 | 0.0560 | 0.0140 |             | 0.788745 | 2.56515  | 3.35389   |         | 2       | 55.8147  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_72/B1                          | AOI21_X1  | Rise |  0.7790 | 0.0000 | 0.0140 |             |          | 1.647    |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_72/ZN                          | AOI21_X1  | Fall |  0.7990 | 0.0200 | 0.0170 |             | 0.572488 | 3.34723  | 3.91972   |         | 2       | 55.8147  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_73/B1                          | AOI21_X1  | Fall |  0.7990 | 0.0000 | 0.0170 |             |          | 1.44682  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_73/ZN                          | AOI21_X1  | Rise |  0.8450 | 0.0460 | 0.0370 |             | 0.857347 | 4.0735   | 4.93085   |         | 2       | 55.8147  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_76/B1                          | OAI21_X1  | Rise |  0.8450 | 0.0000 | 0.0370 |             |          | 1.66205  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_76/ZN                          | OAI21_X1  | Fall |  0.8720 | 0.0270 | 0.0170 |             | 0.699209 | 3.34723  | 4.04644   |         | 2       | 62.3631  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_79/B1                          | AOI21_X1  | Fall |  0.8720 | 0.0000 | 0.0170 |             |          | 1.44682  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_79/ZN                          | AOI21_X1  | Rise |  0.9170 | 0.0450 | 0.0360 |             | 0.689442 | 4.0735   | 4.76295   |         | 2       | 62.3631  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_81/B1                          | OAI21_X1  | Rise |  0.9170 | 0.0000 | 0.0360 |             |          | 1.66205  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_81/ZN                          | OAI21_X1  | Fall |  0.9440 | 0.0270 | 0.0170 |             | 0.76253  | 3.34723  | 4.10976   |         | 2       | 62.3631  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_82/B1                          | AOI21_X1  | Fall |  0.9440 | 0.0000 | 0.0170 |             |          | 1.44682  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_82/ZN                          | AOI21_X1  | Rise |  0.9920 | 0.0480 | 0.0390 |             | 1.39469  | 4.0735   | 5.4682    |         | 2       | 62.3631  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_84/B1                          | OAI21_X1  | Rise |  0.9920 | 0.0000 | 0.0390 |             |          | 1.66205  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_84/ZN                          | OAI21_X1  | Fall |  1.0120 | 0.0200 | 0.0140 |             | 0.229055 | 1.70023  | 1.92929   |         | 1       | 62.3631  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_3/A                            | INV_X1    | Fall |  1.0120 | 0.0000 | 0.0140 |             |          | 1.54936  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/i_0_3/ZN                           | INV_X1    | Rise |  1.0300 | 0.0180 | 0.0100 |             | 0.232214 | 2.41145  | 2.64367   |         | 1       | 62.3631  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/genblk1_50_full_adder_inst/i_carry |           | Rise |  1.0300 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/genblk1_50_full_adder_inst/i_0_1/B | XOR2_X1   | Rise |  1.0300 | 0.0000 | 0.0100 |             |          | 2.36355  |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/genblk1_50_full_adder_inst/i_0_1/Z | XOR2_X1   | Rise |  1.0810 | 0.0510 | 0.0280 |             | 0.944735 | 2.11492  | 3.05965   |         | 2       | 52.5298  |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/genblk1_50_full_adder_inst/o_sum   |           | Rise |  1.0810 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    ADD/o_result[50]                       |           | Rise |  1.0810 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    r2/write_data[50]                      |           | Rise |  1.0810 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|-------------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
|    r2/my_reg_reg[50]/D                    | DFF_X1    | Rise |  1.0810 | 0.0000 | 0.0280 |             |          | 1.14029  |           |         |         |          | F    |          | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

 Required Time Trace to r2/my_reg_reg[50]/CK 

------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                | Cell      | Edge | Arrival | Delay  | Slew   | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                             |           | Fall |  2.0000 | 2.0000 | 0.0000 | 0.713528 | 1.24879  | 1.96232   |         | 1       | 65.5109  | c    | K        | 
|------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c85/A     | CLKBUF_X3 | Fall |  2.0000 | 0.0000 | 0.0000 |          | 1.24879  |           |         |         |          | F    |          | 
|------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c85/Z     | CLKBUF_X3 | Fall |  2.0490 | 0.0490 | 0.0250 | 9.19503  | 18.2863  | 27.4813   |         | 6       | 65.5109  | F    | K        | 
|------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    r2/clk__CTS_1_PP_1              |           | Fall |  2.0490 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    r2/CTS_L2_tid1__c2_tid1__c11/A  | INV_X4    | Fall |  2.0500 | 0.0010 | 0.0250 |          | 5.70005  |           |         |         |          | F    |          | 
|------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    r2/CTS_L2_tid1__c2_tid1__c11/ZN | INV_X4    | Rise |  2.0640 | 0.0140 | 0.0080 | 0.160724 | 1.24879  | 1.40951   |         | 1       | 66.5513  | F    | K        | 
|------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    r2/CTS_L3_c_tid1_4/A            | CLKBUF_X3 | Rise |  2.0640 | 0.0000 | 0.0080 |          | 1.42116  |           |         |         |          | F    |          | 
|------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    r2/CTS_L3_c_tid1_4/Z            | CLKBUF_X3 | Rise |  2.1640 | 0.1000 | 0.0770 | 38.3443  | 54.8122  | 93.1565   |         | 64      | 66.5513  | F    | K        | 
|------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    r2/my_reg_reg[50]/CK            | DFF_X1    | Rise |  2.1690 | 0.0050 | 0.0770 |          | 0.949653 |           |         |         |          | F    |          | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------
|                                          | Time    | Total  | 
|------------------------------------------+---------+--------|
| target clock sysclk_new_mode (fall edge) |  2.0000 | 2.0000 | 
|------------------------------------------+---------+--------|
| target clock cycle shift                 |  0.0000 | 2.0000 | 
|------------------------------------------+---------+--------|
| target clock propagated network latency  |  0.1690 | 2.1690 | 
|------------------------------------------+---------+--------|
| library setup check                      | -0.0340 | 2.1350 | 
|------------------------------------------+---------+--------|
| data required time                       |  2.1350 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| data required time                       |  2.1350 |        | 
|------------------------------------------+---------+--------|
| data arrival time                        | -1.0810 |        | 
|------------------------------------------+---------+--------|
| pessimism                                |  0.0000 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| slack                                    |  1.0540 |        | 
---------------------------------------------------------------

info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 431M, CVMEM - 1814M, PVMEM - 2638M)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "**global**"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
Nitro-SoC> group_path -name I2R -from [all_inputs]
group_path -name I2O -from [all_inputs] -to [all_outputs]
group_path -name R2O -to [all_outputs]

Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "**global**"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
Nitro-SoC> report_timing -max_delay
report_timing -min_delay
report_placement
report_power
write_db -file db/route.db
 Timing Path to r2/my_reg_reg[50]/D 
  
 Path Start Point : sum_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : r2/my_reg_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    | Cell      | Edge | Arrival | Delay  | Slew   | DeltaDelay  | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| sum_reg[1]/CK                          | DFF_X1    | Rise |  0.1470 | 0.1470 | 0.0680 |             |          | 0.949653 |           |         |         |          | F    |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| sum_reg[1]/Q                           | DFF_X1    | Rise |  0.2580 | 0.1110 | 0.0170 |             | 0.894382 | 4.9573   | 5.85168   |         | 3       | 59.2746  | F    |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_add2[1]                          |           | Rise |  0.2580 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_418/A1                         | NAND2_X1  | Rise |  0.2580 | 0.0000 | 0.0170 |             |          | 1.59903  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_418/ZN                         | NAND2_X1  | Fall |  0.2740 | 0.0160 | 0.0090 |             | 0.280046 | 1.6642   | 1.94425   |         | 1       | 66.1049  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_417/A2                         | NAND2_X1  | Fall |  0.2740 | 0.0000 | 0.0090 |             |          | 1.50228  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_417/ZN                         | NAND2_X1  | Rise |  0.2940 | 0.0200 | 0.0120 |             | 0.454805 | 2.60566  | 3.06046   |         | 2       | 66.1049  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_415/A1                         | AOI22_X1  | Rise |  0.2940 | 0.0000 | 0.0120 |             |          | 1.68751  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_415/ZN                         | AOI22_X1  | Fall |  0.3140 | 0.0200 | 0.0170 |             | 0.561898 | 3.37992  | 3.94182   |         | 2       | 66.1049  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_413/B1                         | OAI22_X1  | Fall |  0.3140 | 0.0000 | 0.0170 |             |          | 1.40838  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_413/ZN                         | OAI22_X1  | Rise |  0.3620 | 0.0480 | 0.0370 |             | 0.530031 | 2.56515  | 3.09518   |         | 2       | 66.1049  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_267/B1                         | AOI21_X1  | Rise |  0.3620 | 0.0000 | 0.0370 |             |          | 1.647    |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_267/ZN                         | AOI21_X1  | Fall |  0.3890 | 0.0270 | 0.0170 |             | 0.881924 | 3.28636  | 4.16829   |         | 2       | 66.1049  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_265/B2                         | OAI21_X1  | Fall |  0.3890 | 0.0000 | 0.0170 |             |          | 1.55833  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_265/ZN                         | OAI21_X1  | Rise |  0.4480 | 0.0590 | 0.0410 |             | 0.643643 | 5.86735  | 6.511     |         | 4       | 64.3973  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_246/C1                         | AOI211_X1 | Rise |  0.4480 | 0.0000 | 0.0410 |             |          | 1.6552   |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_246/ZN                         | AOI211_X1 | Fall |  0.4740 | 0.0260 | 0.0170 |             | 1.37479  | 1.60595  | 2.98074   |         | 1       | 64.7991  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_244/A4                         | NOR4_X1   | Fall |  0.4740 | 0.0000 | 0.0170 |             |          | 1.55423  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_244/ZN                         | NOR4_X1   | Rise |  0.6420 | 0.1680 | 0.1190 |             | 2.91377  | 6.85635  | 9.77013   |         | 4       | 60.8147  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_196/A1                         | NOR2_X1   | Rise |  0.6490 | 0.0070 | 0.1190 |    0.0060   |          | 1.71447  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_196/ZN                         | NOR2_X1   | Fall |  0.6610 | 0.0120 | 0.0250 |             | 1.40291  | 1.55566  | 2.95856   |         | 1       | 68.4598  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_189/C2                         | OAI211_X1 | Fall |  0.6610 | 0.0000 | 0.0250 |             |          | 1.55566  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_189/ZN                         | OAI211_X1 | Rise |  0.7200 | 0.0590 | 0.0380 |             | 1.89791  | 3.43486  | 5.33276   |         | 3       | 59.7433  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_41/A1                          | AND3_X1   | Rise |  0.7230 | 0.0030 | 0.0380 |    0.0030   |          | 0.879747 |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_41/ZN                          | AND3_X1   | Rise |  0.7790 | 0.0560 | 0.0140 |             | 0.788745 | 2.56515  | 3.35389   |         | 2       | 55.8147  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_72/B1                          | AOI21_X1  | Rise |  0.7790 | 0.0000 | 0.0140 |             |          | 1.647    |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_72/ZN                          | AOI21_X1  | Fall |  0.7990 | 0.0200 | 0.0170 |             | 0.572488 | 3.34723  | 3.91972   |         | 2       | 55.8147  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_73/B1                          | AOI21_X1  | Fall |  0.7990 | 0.0000 | 0.0170 |             |          | 1.44682  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_73/ZN                          | AOI21_X1  | Rise |  0.8450 | 0.0460 | 0.0370 |             | 0.857347 | 4.0735   | 4.93085   |         | 2       | 55.8147  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_76/B1                          | OAI21_X1  | Rise |  0.8450 | 0.0000 | 0.0370 |             |          | 1.66205  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_76/ZN                          | OAI21_X1  | Fall |  0.8720 | 0.0270 | 0.0170 |             | 0.699209 | 3.34723  | 4.04644   |         | 2       | 62.3631  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_79/B1                          | AOI21_X1  | Fall |  0.8720 | 0.0000 | 0.0170 |             |          | 1.44682  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_79/ZN                          | AOI21_X1  | Rise |  0.9170 | 0.0450 | 0.0360 |             | 0.689442 | 4.0735   | 4.76295   |         | 2       | 62.3631  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_81/B1                          | OAI21_X1  | Rise |  0.9170 | 0.0000 | 0.0360 |             |          | 1.66205  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_81/ZN                          | OAI21_X1  | Fall |  0.9440 | 0.0270 | 0.0170 |             | 0.76253  | 3.34723  | 4.10976   |         | 2       | 62.3631  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_82/B1                          | AOI21_X1  | Fall |  0.9440 | 0.0000 | 0.0170 |             |          | 1.44682  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_82/ZN                          | AOI21_X1  | Rise |  0.9920 | 0.0480 | 0.0390 |             | 1.39469  | 4.0735   | 5.4682    |         | 2       | 62.3631  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_84/B1                          | OAI21_X1  | Rise |  0.9920 | 0.0000 | 0.0390 |             |          | 1.66205  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_84/ZN                          | OAI21_X1  | Fall |  1.0120 | 0.0200 | 0.0140 |             | 0.229055 | 1.70023  | 1.92929   |         | 1       | 62.3631  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_3/A                            | INV_X1    | Fall |  1.0120 | 0.0000 | 0.0140 |             |          | 1.54936  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/i_0_3/ZN                           | INV_X1    | Rise |  1.0300 | 0.0180 | 0.0100 |             | 0.232214 | 2.41145  | 2.64367   |         | 1       | 62.3631  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/genblk1_50_full_adder_inst/i_carry |           | Rise |  1.0300 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/genblk1_50_full_adder_inst/i_0_1/B | XOR2_X1   | Rise |  1.0300 | 0.0000 | 0.0100 |             |          | 2.36355  |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/genblk1_50_full_adder_inst/i_0_1/Z | XOR2_X1   | Rise |  1.0810 | 0.0510 | 0.0280 |             | 0.944735 | 2.11492  | 3.05965   |         | 2       | 52.5298  |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/genblk1_50_full_adder_inst/o_sum   |           | Rise |  1.0810 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| ADD/o_result[50]                       |           | Rise |  1.0810 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| r2/write_data[50]                      |           | Rise |  1.0810 | 0.0000 |        |             |          |          |           |         |         |          |      |          | 
|----------------------------------------+-----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| r2/my_reg_reg[50]/D                    | DFF_X1    | Rise |  1.0810 | 0.0000 | 0.0280 |             |          | 1.14029  |           |         |         |          | F    |          | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------
|                                          | Time    | Total  | 
|------------------------------------------+---------+--------|
| target clock sysclk_new_mode (fall edge) |  2.0000 | 2.0000 | 
|------------------------------------------+---------+--------|
| target clock cycle shift                 |  0.0000 | 2.0000 | 
|------------------------------------------+---------+--------|
| target clock propagated network latency  |  0.1690 | 2.1690 | 
|------------------------------------------+---------+--------|
| library setup check                      | -0.0340 | 2.1350 | 
|------------------------------------------+---------+--------|
| data required time                       |  2.1350 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| data required time                       |  2.1350 |        | 
|------------------------------------------+---------+--------|
| data arrival time                        | -1.0810 |        | 
|------------------------------------------+---------+--------|
| pessimism                                |  0.0000 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| slack                                    |  1.0540 |        | 
---------------------------------------------------------------

info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 460M, CVMEM - 1875M, PVMEM - 2638M)
 Timing Path to sum_reg[62]/D 
  
 Path Start Point : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 

------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin             | Cell     | Edge | Arrival | Delay  | Slew   | DeltaDelay  | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|-----------------+----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| shift_reg[0]/CK | DFF_X1   | Rise |  0.1120 | 0.1120 | 0.0380 |             |          | 0.949653 |           |         |         |          | F    |          | 
|-----------------+----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| shift_reg[0]/Q  | DFF_X1   | Fall |  0.2280 | 0.1160 | 0.0230 |             | 7.33839  | 12.0611  | 19.3995   |         | 8       | 61.4174  | F    |          | 
|-----------------+----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| i_0_0_576/A2    | AOI22_X1 | Fall |  0.2280 | 0.0000 | 0.0230 |    -0.0010  |          | 1.43339  |           |         |         |          |      |          | 
|-----------------+----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| i_0_0_576/ZN    | AOI22_X1 | Rise |  0.2610 | 0.0330 | 0.0150 |             | 1.10771  | 1.06234  | 2.17005   |         | 1       | 66.2835  |      |          | 
|-----------------+----------+------+---------+--------+--------+-------------+----------+----------+-----------+---------+---------+----------+------+----------|
| sum_reg[62]/D   | DFF_X1   | Rise |  0.2610 | 0.0000 | 0.0150 |             |          | 1.14029  |           |         |         |          | F    |          | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------------
|                                          | Time    | Total  | 
|------------------------------------------+---------+--------|
| target clock sysclk_new_mode (rise edge) |  0.0000 | 0.0000 | 
|------------------------------------------+---------+--------|
| target clock cycle shift                 |  0.0000 | 0.0000 | 
|------------------------------------------+---------+--------|
| target clock propagated network latency  |  0.1740 | 0.1740 | 
|------------------------------------------+---------+--------|
| library hold check                       |  0.0270 | 0.2010 | 
|------------------------------------------+---------+--------|
| data required time                       |  0.2010 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| data arrival time                        |  0.2610 |        | 
|------------------------------------------+---------+--------|
| data required time                       | -0.2010 |        | 
|------------------------------------------+---------+--------|
| pessimism                                |  0.0020 |        | 
|------------------------------------------+---------+--------|
|                                          |         |        | 
|------------------------------------------+---------+--------|
| slack                                    |  0.0620 |        | 
---------------------------------------------------------------

info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 460M, CVMEM - 1875M, PVMEM - 2638M)
Report 'placement': Placement Report
Generated on Sat Dec 24 10:26:24 2022
  
--------------------------------------------------------------------------
|   Placement Bounding Box Statistics [Radix4] length units: angstrom    |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 59728.4161  | 1610           | 96162750.0000 | 80157.6875  | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 32076.4688  | 800            | 25661175.0000 | 29024.3403  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 55842.6793  | 502            | 28033025.0000 | 31981.7326  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 85922.5575  | 174            | 14950525.0000 | 44195.0578  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 106491.0000 | 50             | 5324550.0000  | 65312.5527  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 264208.0357 | 84             | 22193475.0000 | 226167.0004 | 
--------------------------------------------------------------------------

Pin Count Statistics, Min:  2
Pin Count Statistics, Max:  65
Pin Count Statistics, Avg:  3.38944
Pin Count Statistics, Sum:  5457
  
--------------------------------------------------
|           Placement Area Statistics            |
|--------------------------------------+---------|
|                                      | Value   | 
|--------------------------------------+---------|
| Total Instance count                 | 1603    | 
|--------------------------------------+---------|
| Total Leaf-cells in the netlist      | 1534    | 
|--------------------------------------+---------|
| Total Number of Buf+Inv              | 196     | 
|--------------------------------------+---------|
| Total Number of Macros               | 0       | 
|--------------------------------------+---------|
| Total Number of Pads                 | 0       | 
|--------------------------------------+---------|
| Total Utilized Area (sq micron)      | 2619.83 | 
|--------------------------------------+---------|
| Total Macro+Pad Area (sq micron)     | 0       | 
|--------------------------------------+---------|
| Total Logic Area (sq micron)         | 2619.83 | 
|--------------------------------------+---------|
| Total Physical-Only Area (sq micron) | 0       | 
|--------------------------------------+---------|
| Total Buf+Inv Area (sq micron)       | 115.178 | 
|--------------------------------------+---------|
| Total Placeable Row Area (sq micron) | 4135.77 | 
|--------------------------------------+---------|
| Logic Cell Utilization (%)           | 63.34   | 
|--------------------------------------+---------|
| Silicon Area Utilization (%)         | 58.79   | 
--------------------------------------------------

  
-----------------------------------------------------------------------------------------------------------
|                                      Cell and Row Site Statistics                                       |
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| Site Name                        | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 46        | 15548      | 1258         | 276         | 0              | 
-----------------------------------------------------------------------------------------------------------

  
Cell Density Map Utilization - 36 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |========== 2
55  |============================== 6
60  |======================================================================== 14
65  |================================================================== 13
70  | 0
75  |===== 1
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
Report 'report_power': Power
Generated on Sat Dec 24 10:26:24 2022
  
------------------------------------------------------------------------------------------------------------
|                                             Power (nanowatt)                                             |
|------------+----------+---------+----------+---------------+---------------+---------+---------+---------|
| corner     | mode     | logic   | internal | pin switching | net switching | dynamic | leakage | total   | 
|------------+----------+---------+----------+---------------+---------------+---------+---------+---------|
| corner_0_0 | new_mode | clock   |    27165 |          7244 |         43680 |   78089 |     489 |   78578 | 
|------------+----------+---------+----------+---------------+---------------+---------+---------+---------|
| corner_0_0 | new_mode | data    |   874158 |        308995 |         58577 | 1241730 |   56173 | 1297902 | 
|------------+----------+---------+----------+---------------+---------------+---------+---------+---------|
| corner_0_0 | new_mode | total   |   901323 |        316239 |        102257 | 1319819 |   56661 | 1376480 | 
|------------+----------+---------+----------+---------------+---------------+---------+---------+---------|
|            |          | Maximum |   901323 |        316239 |        102257 | 1319819 |   56661 | 1376480 | 
------------------------------------------------------------------------------------------------------------

info UI33: performed report_power for 0 sec (CPU time: 0 sec; MEM: RSS - 460M, CVMEM - 1875M, PVMEM - 2638M)
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/db/route.db'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 460M, CVMEM - 1875M, PVMEM - 2638M)
Nitro-SoC> source flow_scripts/4_export.tcl

######################################################
#  Export Flow                                       #
# Version : 2019.1.R2                                #
#  Fix process antennas, add fillers & metal fill    #
#  Output design data.                               #
#  Control vars defined in flow_variables.tcl        #
#                                                    #
######################################################

Nitro-SoC> # config_shell -echo_script false
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 455M, CVMEM - 1873M, PVMEM - 2638M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 455M, CVMEM - 1873M, PVMEM - 2638M)
Loading utility util::nrf_utils
  util::save_vars already loaded.  Use -force true to overwrite
Loading utility util::db_utils
NRF info: Checking flow variables for export
NRF info: Verifying user input for export
Storing TCL variables as db root property
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 455M, CVMEM - 1873M, PVMEM - 2638M)
Checking Antenna rules:
  OXIDE1:
metal1:
  No rules are defined
metal2:
  No rules are defined
metal3:
  No rules are defined
metal4:
  No rules are defined
metal5:
  No rules are defined
metal6:
  No rules are defined
metal7:
  No rules are defined
metal8:
  No rules are defined
metal9:
  No rules are defined
metal10:
  No rules are defined

Checking Antenna library:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  All pins have Antenna area information

Antenna verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Skip 140 nets with insufficient antenna information.

Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
Report 'report_ant': Report Antenna
Generated on Sat Dec 24 10:29:01 2022
  
----------------------------------------------------------------------------------------------------
|                                   Antenna verification report                                    |
|-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
----------------------------------------------------------------------------------------------------

info UI33: performed Antenna verification for 0 sec (CPU time: 0 sec; MEM: RSS - 455M, CVMEM - 1873M, PVMEM - 2638M)
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
Antenna fixing progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Skip 140 nets with insufficient antenna information.

Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.

Incremental timing update of 0 nets
Report 'report_ant': Report Antenna
Generated on Sat Dec 24 10:29:02 2022
  
----------------------------------------------------------------------------------------------------
|                                   Antenna verification report                                    |
|-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
----------------------------------------------------------------------------------------------------

info UI33: performed Antenna fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 455M, CVMEM - 1873M, PVMEM - 2638M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.

Report 'report_drc': Report Drc
Generated on Sat Dec 24 10:29:03 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 455M, CVMEM - 1873M, PVMEM - 2638M)
NRF info: Placing filler cells using lib cells: FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1

info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 1529 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition Radix4 with max-util 100 and bin-size 8x8 rows.
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 456M, CVMEM - 1873M, PVMEM - 2638M)
NRF info: Checking for unfilled gaps after filler cell insertion
info UI49: Found 0 unfilled gaps (0 minimum sites).
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
info UI33: performed check_unfilled_gaps for 0 sec (CPU time: 0 sec; MEM: RSS - 456M, CVMEM - 1873M, PVMEM - 2638M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 30% 60% 100% 
Processing metal2: 50% 100% 
Processing metal3: 30% 60% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.

Report 'report_drc': Report Drc
Generated on Sat Dec 24 10:29:04 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 457M, CVMEM - 1873M, PVMEM - 2638M)
info UI34: no objects were found for '*'
info UI36: Writing Verilog file 'output/Radix4.v.gz'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 457M, CVMEM - 1873M, PVMEM - 2638M)
info UI36: Writing DEF file 'output/Radix4.def.gz'.
info UI33: performed DEF write for 0 sec (CPU time: 0 sec; MEM: RSS - 458M, CVMEM - 1873M, PVMEM - 2638M)
Annotate antenna information on 140 pins from 140 nets
Antenna verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
NRF warning: No GDS layer-map file specified in flow variable MGC_gds_layer_map_file.  GDS will not be written
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/export.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 458M, CVMEM - 1873M, PVMEM - 2638M)
NRF info: Reports started Sat Dec 24 10:29:04 EET 2022
Report 'application': Application Report
Generated on Sat Dec 24 10:29:04 2022
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1873                                                         | 
| Heap memory (MBytes)     | 1306                                                         | 
| Resident memory (MBytes) | 458                                                          | 
| CPU time (minutes)       | 3.1                                                          | 
| Elapsed time (minutes)   | 15.6                                                         | 
| Load Averages            | 0.46 0.51 0.54                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.0                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 11420                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          domain_11420                                                 | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Sat Dec 24 10:29:04 EET 2022
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/export_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Sat Dec 24 10:29:04 2022
  
------------------------------------------------------
| MCMM variability report for design 'Radix4' (nano) |
|----------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts        | 
------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 458M, CVMEM - 1873M, PVMEM - 2638M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:29:04 2022
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 458M, CVMEM - 1873M, PVMEM - 2638M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 4.9990 204       204             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 458M, CVMEM - 1873M, PVMEM - 2638M)
Report 'report_path_group': Path Group
Generated on Sat Dec 24 10:29:04 2022
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 458M, CVMEM - 1873M, PVMEM - 2638M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 204       204             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 458M, CVMEM - 1873M, PVMEM - 2638M)
NRF info: Writing Detailed Setup Timing Path Reports Sat Dec 24 10:29:04 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/export_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Sat Dec 24 10:29:05 EET 2022
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/export_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Sat Dec 24 10:29:05 EET 2022
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/export_timing_drc.rpt
NRF info: Writing Physical Reports Sat Dec 24 10:29:05 EET 2022
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/export_physical.rpt
NRF info: Writing Power Reports Sat Dec 24 10:29:07 EET 2022
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/export_power.rpt
Report 'report_power_summary': Power
Generated on Sat Dec 24 10:29:07 2022
  
---------------------------------------------------------------------------
|                        Power Summary (nanowatt)                         |
|-------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total   Percent | 
|-------------------------------------------------------------------------|
| Entire design        901323    418496  1319819   56661  1376480  100.00 | 
|                                                                         | 
| Power of all cells   901323    316239  1217562   56661  1274223   92.57 | 
|   Clock cells         27161      7244    34405     489    34894    2.53 | 
|   Data cells         874158    308995  1183153   56173  1239326   90.04 | 
|     Combinational    201533    232180   433712   35218   468930   34.07 | 
|     Registers        672603     76816   749419   20955   770374   55.97 | 
|     Macros                0         0        0       0        0    0.00 | 
|     Physical              0         0        0       0        0    0.00 | 
|                                                                         | 
| Power of all nets              102257   102257           102257    7.43 | 
|   Clock nets                    43680    43680            43680    3.17 | 
|     Clock leaves                40225    40225            40225    2.92 | 
|   Data nets                     58577    58577            58577    4.26 | 
---------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 458M, CVMEM - 1873M, PVMEM - 2638M)
------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI    Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold delay leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Sat Dec 24 10:29:07 EET 2022
NRF info: Because Nitro is not being exited, supply nets are not propagated and power netlist is not output by default.

info UI33: performed source of flow_scripts/4_export.tcl for 5 sec (CPU time: 4 sec; MEM: RSS - 458M, CVMEM - 1873M, PVMEM - 2638M)
Nitro-SoC> source ../save_design.sh
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/db/final.db'.
info Writing libraries...
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 459M, CVMEM - 1873M, PVMEM - 2638M)
info UI33: performed sdf write for 0 sec (CPU time: 0 sec; MEM: RSS - 459M, CVMEM - 1873M, PVMEM - 2638M)
info UI36: Writing Verilog file 'multiplier.route.v'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 459M, CVMEM - 1873M, PVMEM - 2638M)
info Removing existing filler cells.
info UI49: removed 1529 core filler cells
info UI49: inserted 1529 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition Radix4 old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition Radix4 with max-util 100 and bin-size 8x8 rows.
Nitro-SoC> config_report_timing -path_type full_data
Nitro-SoC> x_get_timing_path -modes { new_mode } -corners { corner_0_0 } -rise true -fall true -max_delay true -min_delay false -max_paths 50 -group "sysclk_new_mode"
error TA_CMDS7437: At most one of -rise and -fall options can be specified at the same time.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 459M, CVMEM - 1873M, PVMEM - 2638M)
info Top port for supply net 'VDD' on partition 'Radix4' already exists.
warning Creating top port for supply net 'VSS' on partition 'Radix4' as it is a supply net within its power domain.
warning UI1253: Write verilog and exit Nitro session immediately. write_db is disabled.
info UI36: Writing Verilog file 'output/Radix4.power.v.gz'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1873M, PVMEM - 2638M)
info UI36: Writing GDSII file 'Radix4.gds'.
info STREAM4: Writing stream output with resolution 10.
warning STREAM5: No layer mapping defined for table -'default' layer - metal2 type - text 
warning STREAM5: No layer mapping defined for table -'default' layer - metal3 type - text 
info UI33: performed gds stream write for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1873M, PVMEM - 2638M)
info UI33: performed source of ../save_design.sh for 0 sec (CPU time: 0 sec; MEM: RSS - 461M, CVMEM - 1873M, PVMEM - 2638M)
