// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.

  

  // STOP_COND
    
  


// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.

  

  // ASSERT_VERBOSE_COND
    
  


// Include register initializers in init blocks unless synthesis is set

  









// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.

  


// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.

  


// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.

  


// Define INIT_RANDOM_PROLOG_ for use in our modules below.

  





  // RANDOMIZE
    
  

module CSRFile(	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  input         io_ungated_clock,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_debug,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_mtip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_msip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_meip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_hartid,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [11:0] io_rw_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [2:0]  io_rw_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_rw_rdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_rw_wdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_eret,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_evec,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_exception,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_retire,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_cause,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_pc,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_tval,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_time,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_interrupt,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [31:0] io_interrupt_cause	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
);

  wire [31:0] io_rw_rdata_0;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  reg         io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1162:31]
  wire        io_singleStep;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1001:34]
  reg         reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_mpv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg  [1:0]  reg_mstatus_mpp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_mpie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_dcsr_ebreakm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg  [2:0]  reg_dcsr_cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg         reg_dcsr_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg         reg_dcsr_step;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg         reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26]
  reg  [31:0] reg_dpc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:483:20]
  reg  [31:0] reg_dscratch0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:26]
  reg         reg_singleStepped;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:486:30]
  reg  [31:0] reg_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20]
  reg  [31:0] reg_mepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21]
  reg  [31:0] reg_mcause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27]
  reg  [31:0] reg_mtval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22]
  reg  [31:0] reg_mscratch;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:509:25]
  reg  [31:0] reg_mtvec;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31]
  reg         reg_wfi;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:575:54]
  reg  [2:0]  reg_mcountinhibit;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34]
  reg  [5:0]  small_0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
  reg  [57:0] large_0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
  reg  [5:0]  small_1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
  reg  [57:0] large_1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
  wire [15:0] read_mip = {4'h0, io_interrupts_meip, 3'h0, io_interrupts_mtip, 3'h0, io_interrupts_msip, 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:610:22]
  wire [15:0] _GEN = reg_mie[15:0] & read_mip;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20, :610:22, :614:56]
  wire [15:0] m_interrupts = reg_mstatus_mie ? _GEN : 16'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :614:56, :620:25]
  wire [6:0]  _GEN_0 = ~(reg_mtvec[0] ? 7'h7E : 7'h2);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31, :1666:{39,41}, generators/rocket-chip/src/main/scala/util/package.scala:174:37]
  wire [11:0] decoded_addr_decoded_decoded_invInputs = ~io_rw_addr;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_2 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_3 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_4 = {decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_34 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_35 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_36 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_37 = {io_rw_addr[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_43 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_44 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_45 = {io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_46 = {decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_47 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_77 = {decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_78 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [31:0] _wdata_T_2 = (io_rw_cmd[1] ? io_rw_rdata_0 : 32'h0) | io_rw_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:{9,13,30}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [31:0] _wdata_T_6 = ~((&(io_rw_cmd[1:0])) ? io_rw_wdata : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:{41,45,49,55}]
  wire [31:0] wdata = _wdata_T_2 & _wdata_T_6;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:{30,39,41}]
  wire        system_insn = io_rw_cmd == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31]
  wire [11:0] _GEN_1 = ~io_rw_addr;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire        insn_call = system_insn & (&{_GEN_1[0], _GEN_1[1], _GEN_1[2], _GEN_1[3], _GEN_1[4], _GEN_1[5], _GEN_1[6], _GEN_1[7], _GEN_1[8], _GEN_1[9], _GEN_1[10], _GEN_1[11]});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:{53,70}]
  wire        insn_break = system_insn & (&{io_rw_addr[0], _GEN_1[1], _GEN_1[2], _GEN_1[3], _GEN_1[4], _GEN_1[5], _GEN_1[6], _GEN_1[7], _GEN_1[8], _GEN_1[9], _GEN_1[10], _GEN_1[11]});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire        insn_ret = system_insn & (|{&{_GEN_1[2], _GEN_1[3], _GEN_1[4], _GEN_1[5], _GEN_1[6], _GEN_1[7], io_rw_addr[8], io_rw_addr[9], _GEN_1[10], _GEN_1[11]}, &{io_rw_addr[10], _GEN_1[11]}});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire [31:0] cause = insn_call ? {28'h0, {3'h1, ~reg_mstatus_v} - 4'h8} : insn_break ? 32'h3 : io_cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :893:83, :959:{8,40,45}, :960:14]
  wire        _causeIsDebugTrigger_T_2 = cause[7:0] == 8'hE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:959:8, :961:25, :963:53]
  wire        causeIsDebugInt = cause[31] & _causeIsDebugTrigger_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:959:8, :963:{30,39,53}]
  wire        causeIsDebugTrigger = ~(cause[31]) & _causeIsDebugTrigger_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:959:8, :963:{30,53}, :964:{29,44}]
  wire        trapToDebug = reg_singleStepped | causeIsDebugInt | causeIsDebugTrigger | ~(cause[31]) & insn_break & reg_dcsr_ebreakm | reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :482:26, :486:30, :893:83, :959:8, :963:{30,39}, :964:44, :965:{27,42,56}, :966:{56,75,98,119}]
  wire        _exception_T = insn_call | insn_break;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:893:83, :1000:24]
  assign io_singleStep = reg_dcsr_step & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :482:26, :927:45, :1001:34]
  wire        exception = _exception_T | io_exception;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1000:24, :1020:43]
  
















  wire        _GEN_3 = io_rw_addr[10] & io_rw_addr[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1134:{43,48,61}]
  wire [31:0] _GEN_4 = {large_1[25:0], small_1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1160:11, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31, :55:30]
  wire [31:0] _GEN_5 = {large_0[25:0], small_0};	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31, :55:30]
  wire [31:0] _io_rw_rdata_T_180 = {1'h0, (&{io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]}) ? 31'h40000100 : 31'h0} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T) ? {19'h0, reg_mstatus_mpp, 3'h0, reg_mstatus_mpie, 3'h0, reg_mstatus_mie, 3'h0} : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_3) ? reg_mtvec & {25'h1FFFFFF, _GEN_0} : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :512:31, generators/rocket-chip/src/main/scala/util/package.scala:163:13, :174:{35,37,41,46}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [31:0] _io_rw_rdata_T_186 = {_io_rw_rdata_T_180[31:16], _io_rw_rdata_T_180[15:0] | ((&{io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]}) ? read_mip : 16'h0)} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_2) ? reg_mie : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_34) ? reg_mscratch : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_35) ? {reg_mepc[31:2], 2'h0} : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_37) ? reg_mtval : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_36) ? reg_mcause : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20, :505:21, :506:27, :507:22, :509:25, :610:22, :1665:31, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [31:0] _io_rw_rdata_T_190 = {_io_rw_rdata_T_186[31:1], _io_rw_rdata_T_186[0] | (&{decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]}) & io_hartid} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_43) ? {16'h4000, reg_dcsr_ebreakm, 6'h0, reg_dcsr_cause, reg_dcsr_v, 2'h0, reg_dcsr_step, 2'h3} : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_44) ? {reg_dpc[31:2], 2'h0} : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_45) ? reg_dscratch0 : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25, :483:20, :484:26, :670:27, :1665:31, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  assign io_rw_rdata_0 =
    {_io_rw_rdata_T_190[31:3], _io_rw_rdata_T_190[2:0] | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_4) ? reg_mcountinhibit : 3'h0)} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_46) ? _GEN_4 : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_47) ? _GEN_5 : 32'h0) | ((&{decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? _GEN_4 : 32'h0) | ((&{decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? _GEN_5 : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_77) ? large_1[57:26] : 32'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_78) ? large_0[57:26] : 32'h0) | ((&{decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? large_1[57:26] : 32'h0)
    | ((&{decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? large_0[57:26] : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :734:50, :735:54, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :55:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire        csr_wen = io_rw_cmd == 3'h6 | (&io_rw_cmd) | io_rw_cmd == 3'h5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire [6:0]  nextSmall = {1'h0, small_0} + {6'h0, io_retire};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33]
  wire        _large_T_2 = nextSmall[6] & ~(reg_mcountinhibit[2]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :592:75, generators/rocket-chip/src/main/scala/util/Counters.scala:46:33, :47:9, :51:{20,33}]
  wire [57:0] _large_r_T = large_0 + 58'h1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
  wire        _GEN_6 = ~insn_ret | _GEN_3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:893:83, :1035:20, :1115:19, :1117:48, :1134:48]
  wire        _GEN_7 = csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1115:19, :1224:18, :1228:39, :1230:23, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [31:0] epc = {io_pc[31:2], 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, :1664:31]
  wire        _GEN_8 = exception & trapToDebug & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :927:45, :966:{56,75,98,119}, :1020:43, :1035:20, :1036:24, :1037:25, :1039:19]
  wire        _GEN_9 = ~exception | trapToDebug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :966:{56,75,98,119}, :1020:43, :1035:20, :1036:24]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      reg_mstatus_v <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mpv <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_gva <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mpp <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mpie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_dcsr_ebreakm <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
      reg_dcsr_cause <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
      reg_dcsr_v <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
      reg_dcsr_step <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
      reg_debug <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26]
      reg_mcause <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27]
      reg_mtvec <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31]
      reg_mcountinhibit <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34]
      small_0 <= 6'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
      large_0 <= 58'h0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
      io_status_cease_r <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1162:31]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      reg_mstatus_v <= ~insn_ret & (~exception | trapToDebug & reg_debug) & reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :482:26, :893:83, :966:{56,75,98,119}, :1020:43, :1035:20, :1036:24, :1037:25, :1038:23, :1046:31, :1115:19, :1117:48]
      reg_mstatus_mpv <= _GEN_6 & (_GEN_9 ? reg_mstatus_mpv : reg_mstatus_v);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24, :1115:19, :1117:48]
      reg_mstatus_gva <= _GEN_9 & reg_mstatus_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24]
      if (_GEN_6 & _GEN_9) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24, :1115:19, :1117:48, :1134:66, :1139:65]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24, :1115:19, :1117:48, :1134:66, :1139:65]
        reg_mstatus_mpp <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      reg_mstatus_mpie <= _GEN_7 ? wdata[7] : insn_ret & ~_GEN_3 | (_GEN_9 ? reg_mstatus_mpie : reg_mstatus_mie);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :893:83, :1035:20, :1036:24, :1115:19, :1117:48, :1134:{48,66}, :1139:65, :1224:18, :1228:39, :1229:39, :1230:23, :1231:24, :1643:39]
      reg_mstatus_mie <= _GEN_7 ? wdata[3] : _GEN_6 ? _GEN_9 & reg_mstatus_mie : reg_mstatus_mpie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24, :1115:19, :1117:48, :1224:18, :1228:39, :1229:39, :1230:23, :1643:39]
      if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_43)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1224:18, :1321:38, :1323:23, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_dcsr_ebreakm <= wdata[15];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1322:38, :1643:39]
        reg_dcsr_step <= wdata[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1322:38, :1643:39]
      end
      if (_GEN_8) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :1035:20, :1036:24, :1037:25, :1039:19]
        reg_dcsr_cause <= reg_singleStepped ? 3'h4 : {1'h0, causeIsDebugInt ? 2'h3 : causeIsDebugTrigger ? 2'h2 : 2'h1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :486:30, :963:39, :964:44, :1041:{30,58,90}]
        reg_dcsr_v <= reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :403:25]
      end
      reg_debug <= ~(insn_ret & _GEN_3) & (_GEN_8 | reg_debug);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :893:83, :1035:20, :1036:24, :1037:25, :1039:19, :1115:19, :1117:48, :1134:{48,66}, :1137:17]
      if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_36))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1286:{40,53}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mcause <= wdata & 32'h8000000F;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :1286:62, :1643:39]
      else if (_GEN_9) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :506:27, :1035:20, :1036:24]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :1035:20, :1036:24]
        reg_mcause <= cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :959:8]
      if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_3))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31, :1224:18, :1285:{40,52}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mtvec <= wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31, :1643:39]
      if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_4))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :1224:18, :1306:{47,67}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mcountinhibit <= _wdata_T_2[2:0] & _wdata_T_6[2:0] & 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :1306:{67,76}, :1643:{30,39,41}]
      if (csr_wen) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_78)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          large_0 <= {wdata, large_0[25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:39, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :55:30, :68:28]
        else if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_47) begin	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          small_0 <= wdata[5:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:39, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :67:11]
          large_0 <= {large_0[57:26], wdata[31:6]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:735:54, :1643:39, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
        end
        else begin	// @[src/main/scala/chisel3/util/pla.scala:98:70]
          if (reg_mcountinhibit[2]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :592:75]
          end
          else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:592:75]
            small_0 <= nextSmall[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
          if (_large_T_2)	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:51:33]
            large_0 <= _large_r_T;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
        end
      end
      else begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (reg_mcountinhibit[2]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :592:75]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:592:75]
          small_0 <= nextSmall[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
        if (_large_T_2)	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:51:33]
          large_0 <= _large_r_T;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
      end
      io_status_cease_r <= system_insn & (&{io_rw_addr[2], _GEN_1[3], _GEN_1[4], _GEN_1[5], _GEN_1[6], _GEN_1[7], io_rw_addr[8], io_rw_addr[9], _GEN_1[10], _GEN_1[11]}) | io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, :1162:31, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
    end
    if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_44))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1330:{42,52}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_dpc <= {wdata[31:2], 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:483:20, :1643:39, :1664:31]
    else if (_GEN_8)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :1035:20, :1036:24, :1037:25, :1039:19]
      reg_dpc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:483:20, :1664:31]
    if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_45))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:26, :1224:18, :1331:{43,59}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_dscratch0 <= wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:26, :1643:39]
    reg_singleStepped <= io_singleStep & (io_retire | exception | reg_singleStepped);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:486:30, :1001:34, :1020:43, :1027:{22,36,56}, :1028:{25,45}]
    if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_2))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20, :1224:18, :1281:{40,50}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mie <= {16'h0, _wdata_T_2[15:0] & _wdata_T_6[15:0] & 16'h888};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20, :1281:59, :1643:{30,39,41}]
    if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_35))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1282:{40,51}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mepc <= {wdata[31:2], 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21, :1643:39, :1664:31]
    else if (_GEN_9) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :505:21, :1035:20, :1036:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21, :1035:20, :1036:24]
      reg_mepc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21, :1664:31]
    if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_37))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1287:{40,52}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mtval <= wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22, :1643:39]
    else if (_GEN_9) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :507:22, :1035:20, :1036:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22, :1035:20, :1036:24]
      reg_mtval <= insn_break ? epc : io_tval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22, :893:83, :1033:17, :1664:31]
    if (csr_wen & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_34))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:509:25, :1224:18, :1283:{40,55}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mscratch <= wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:509:25, :1643:39]
  end // always @(posedge)
  wire [6:0]  nextSmall_1 = {1'h0, small_1} + {6'h0, ~(reg_wfi | io_status_cease_r)};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :575:54, :594:56, :1161:27, :1162:31, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33]
  wire        _large_T_5 = nextSmall_1[6] & ~(reg_mcountinhibit[0]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :591:40, generators/rocket-chip/src/main/scala/util/Counters.scala:46:33, :47:9, :51:{20,33}]
  wire [57:0] _large_r_T_2 = large_1 + 58'h1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
  always @(posedge io_ungated_clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
      reg_wfi <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:575:54]
      small_1 <= 6'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
      large_1 <= 58'h0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
      reg_wfi <= ~((|{_GEN[11], _GEN[7], _GEN[3]}) | io_interrupts_debug | exception) & (system_insn & (&{io_rw_addr[8], _GEN_1[9], _GEN_1[10], _GEN_1[11]}) & ~io_singleStep & ~reg_debug | reg_wfi);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :575:54, :614:56, :626:36, :876:31, :893:83, :927:45, :1001:34, :1020:43, :1023:{18,36,51,61}, :1024:{28,32,55,69,79}, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
      if (csr_wen) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_77)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          large_1 <= {wdata, large_1[25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1160:11, :1643:39, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
        else if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_46) begin	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          small_1 <= wdata[5:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:39, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :67:11]
          large_1 <= {large_1[57:26], wdata[31:6]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:734:50, :1643:39, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
        end
        else begin	// @[src/main/scala/chisel3/util/pla.scala:98:70]
          if (reg_mcountinhibit[0]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :591:40]
          end
          else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:591:40]
            small_1 <= nextSmall_1[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
          if (_large_T_5)	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:51:33]
            large_1 <= _large_r_T_2;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
        end
      end
      else begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (reg_mcountinhibit[0]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :591:40]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:591:40]
          small_1 <= nextSmall_1[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
        if (_large_T_5)	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:51:33]
          large_1 <= _large_r_T_2;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
      end
    end
  end // always @(posedge)
  













































  assign io_rw_rdata = io_rw_rdata_0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_eret = _exception_T | insn_ret;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :893:83, :1000:{24,38}]
  assign io_evec = insn_ret ? {_GEN_3 ? reg_dpc[31:2] : reg_mepc[31:2], 2'h0} : trapToDebug ? {20'h0, reg_debug ? {8'h80, ~insn_break, 3'h0} : 12'h800} : {reg_mtvec[0] & _GEN_0[0] & cause[31] & cause[7:5] == 3'h0 ? {reg_mtvec[31:7], cause[4:0]} : reg_mtvec[31:2] & {25'h1FFFFFF, _GEN_0[6:2]}, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :482:26, :483:20, :505:21, :512:31, :893:83, :959:8, :961:25, :962:31, :963:30, :966:{56,75,98,119}, :969:{22,37}, :980:{27,33}, :981:{24,28,55,70,94}, :982:{8,38}, :995:17, :996:11, :1115:19, :1117:48, :1134:{48,66}, :1138:15, :1139:65, generators/rocket-chip/src/main/scala/util/package.scala:174:{35,37}]
  assign io_time = {large_1[25:0], small_1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :1160:11, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31]
  assign io_interrupt = ((io_interrupts_debug | m_interrupts[15] | m_interrupts[14] | m_interrupts[13] | m_interrupts[12] | m_interrupts[11] | m_interrupts[3] | m_interrupts[7] | m_interrupts[9] | m_interrupts[1] | m_interrupts[5] | m_interrupts[10] | m_interrupts[2] | m_interrupts[6] | m_interrupts[8] | m_interrupts[0] | m_interrupts[4]) & ~io_singleStep | reg_singleStepped) & ~(reg_debug | io_status_cease_r);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :482:26, :486:30, :620:25, :626:{33,36,51,73,76,88}, :1001:34, :1162:31, :1637:{76,90}]
  assign io_interrupt_cause = {28'h0, io_interrupts_debug ? 4'hE : m_interrupts[15] ? 4'hF : m_interrupts[14] ? 4'hE : m_interrupts[13] ? 4'hD : m_interrupts[12] ? 4'hC : m_interrupts[11] ? 4'hB : m_interrupts[3] ? 4'h3 : m_interrupts[7] ? 4'h7 : m_interrupts[9] ? 4'h9 : m_interrupts[1] ? 4'h1 : m_interrupts[5] ? 4'h5 : m_interrupts[10] ? 4'hA : m_interrupts[2] ? 4'h2 : m_interrupts[6] ? 4'h6 : m_interrupts[8] ? 4'h8 : {1'h0, ~(m_interrupts[0]), 2'h0}} - 32'h80000000;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :620:25, :625:63, :1637:76, src/main/scala/chisel3/util/Mux.scala:50:70]
endmodule

