\hypertarget{stm32f0xx__hal__tsc_8h_source}{}\doxysection{stm32f0xx\+\_\+hal\+\_\+tsc.\+h}
\label{stm32f0xx__hal__tsc_8h_source}\index{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_hal\_tsc.h@{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_hal\_tsc.h}}
\mbox{\hyperlink{stm32f0xx__hal__tsc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ STM32F0xx\_HAL\_TSC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ STM32F0xx\_HAL\_TSC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f0xx__hal__def_8h}{stm32f0xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00030}00030\ \textcolor{preprocessor}{\#if\ defined(TSC)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00031}00031\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00040}00040\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00048}00048\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00049}00049\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00050}00050\ \ \ HAL\_TSC\_STATE\_RESET\ \ =\ 0x00UL,\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00051}00051\ \ \ HAL\_TSC\_STATE\_READY\ \ =\ 0x01UL,\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00052}00052\ \ \ HAL\_TSC\_STATE\_BUSY\ \ \ =\ 0x02UL,\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00053}00053\ \ \ HAL\_TSC\_STATE\_ERROR\ \ =\ 0x03UL\ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00054}00054\ \}\ HAL\_TSC\_StateTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00055}00055\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00059}00059\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00060}00060\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00061}00061\ \ \ TSC\_GROUP\_ONGOING\ \ \ =\ 0x00UL,\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00062}00062\ \ \ TSC\_GROUP\_COMPLETED\ =\ 0x01UL\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00063}00063\ \}\ TSC\_GroupStatusTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00064}00064\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00068}00068\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00069}00069\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00070}00070\ \ \ uint32\_t\ CTPulseHighLength;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00072}00072\ \ \ uint32\_t\ CTPulseLowLength;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00074}00074\ \ \ \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{FunctionalState}}\ SpreadSpectrum;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00076}00076\ \ \ uint32\_t\ SpreadSpectrumDeviation;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00078}00078\ \ \ uint32\_t\ SpreadSpectrumPrescaler;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00080}00080\ \ \ uint32\_t\ PulseGeneratorPrescaler;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00082}00082\ \ \ uint32\_t\ MaxCountValue;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00084}00084\ \ \ uint32\_t\ IODefaultMode;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00086}00086\ \ \ uint32\_t\ SynchroPinPolarity;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00088}00088\ \ \ uint32\_t\ AcquisitionMode;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00090}00090\ \ \ \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{FunctionalState}}\ MaxCountInterrupt;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00092}00092\ \ \ uint32\_t\ ChannelIOs;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00093}00093\ \ \ uint32\_t\ ShieldIOs;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00094}00094\ \ \ uint32\_t\ SamplingIOs;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00095}00095\ \}\ TSC\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00096}00096\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00100}00100\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00101}00101\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00102}00102\ \ \ uint32\_t\ ChannelIOs;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00103}00103\ \ \ uint32\_t\ ShieldIOs;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00104}00104\ \ \ uint32\_t\ SamplingIOs;\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00105}00105\ \}\ TSC\_IOConfigTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00106}00106\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00110}00110\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TSC\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00111}00111\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_TSC\_HandleTypeDef}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00112}00112\ \#else}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00113}00113\ typedef\ struct}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00114}00114\ \#endif\ \ \textcolor{comment}{/*\ USE\_HAL\_TSC\_REGISTER\_CALLBACKS\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00115}00115\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00116}00116\ \ \ \mbox{\hyperlink{struct_t_s_c___type_def}{TSC\_TypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *Instance;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00117}00117\ \ \ TSC\_InitTypeDef\ \ \ \ \ \ \ \ \ \ \ Init;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00118}00118\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ HAL\_TSC\_StateTypeDef\ State;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00119}00119\ \ \ \mbox{\hyperlink{stm32f0xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ Lock;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00120}00120\ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ ErrorCode;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00122}00122\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TSC\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00123}00123\ \ \ void\ (*\ ConvCpltCallback)(\textcolor{keyword}{struct\ }\_\_TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00124}00124\ \ \ void\ (*\ ErrorCallback)(\textcolor{keyword}{struct\ }\_\_TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00126}00126\ \ \ void\ (*\ MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00127}00127\ \ \ void\ (*\ MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});\ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00129}00129\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ USE\_HAL\_TSC\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00130}00130\ \}\ TSC\_HandleTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00131}00131\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00132}00132\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00133}00133\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00134}00134\ \ \ TSC\_GROUP1\_IDX\ =\ 0x00UL,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00135}00135\ \ \ TSC\_GROUP2\_IDX,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00136}00136\ \ \ TSC\_GROUP3\_IDX,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00137}00137\ \ \ TSC\_GROUP4\_IDX,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00138}00138\ \ \ TSC\_GROUP5\_IDX,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00139}00139\ \ \ TSC\_GROUP6\_IDX,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00140}00140\ \ \ TSC\_GROUP7\_IDX,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00141}00141\ \ \ TSC\_GROUP8\_IDX,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00142}00142\ \ \ TSC\_NB\_OF\_GROUPS}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00143}00143\ \};}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00144}00144\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00145}00145\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TSC\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00149}00149\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00150}00150\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00151}00151\ \ \ HAL\_TSC\_CONV\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ =\ 0x00UL,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00152}00152\ \ \ HAL\_TSC\_ERROR\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01UL,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00154}00154\ \ \ HAL\_TSC\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02UL,\ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00155}00155\ \ \ HAL\_TSC\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x03UL\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00157}00157\ \}\ HAL\_TSC\_CallbackIDTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00158}00158\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00162}00162\ \textcolor{keyword}{typedef}\ \ void\ (*pTSC\_CallbackTypeDef)(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00164}00164\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ USE\_HAL\_TSC\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00165}00165\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00170}00170\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00179}00179\ \textcolor{preprocessor}{\#define\ HAL\_TSC\_ERROR\_NONE\ \ \ \ \ \ 0x00000000UL\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00180}00180\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TSC\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00181}00181\ \textcolor{preprocessor}{\#define\ HAL\_TSC\_ERROR\_INVALID\_CALLBACK\ \ 0x00000001UL\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00182}00182\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TSC\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00190}00190\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_1CYCLE\ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00192}00192\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_2CYCLES\ \ \ \ \ \ \ \ TSC\_CR\_CTPH\_0}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00194}00194\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_3CYCLES\ \ \ \ \ \ \ \ TSC\_CR\_CTPH\_1}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00196}00196\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_4CYCLES\ \ \ \ \ \ \ \ (TSC\_CR\_CTPH\_1\ |\ TSC\_CR\_CTPH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00198}00198\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_5CYCLES\ \ \ \ \ \ \ \ TSC\_CR\_CTPH\_2}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00200}00200\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_6CYCLES\ \ \ \ \ \ \ \ (TSC\_CR\_CTPH\_2\ |\ TSC\_CR\_CTPH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00202}00202\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_7CYCLES\ \ \ \ \ \ \ \ (TSC\_CR\_CTPH\_2\ |\ TSC\_CR\_CTPH\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00204}00204\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_8CYCLES\ \ \ \ \ \ \ \ (TSC\_CR\_CTPH\_2\ |\ TSC\_CR\_CTPH\_1\ |\ TSC\_CR\_CTPH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00206}00206\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_9CYCLES\ \ \ \ \ \ \ \ TSC\_CR\_CTPH\_3}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00208}00208\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_10CYCLES\ \ \ \ \ \ \ (TSC\_CR\_CTPH\_3\ |\ TSC\_CR\_CTPH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00210}00210\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_11CYCLES\ \ \ \ \ \ \ (TSC\_CR\_CTPH\_3\ |\ TSC\_CR\_CTPH\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00212}00212\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_12CYCLES\ \ \ \ \ \ \ (TSC\_CR\_CTPH\_3\ |\ TSC\_CR\_CTPH\_1\ |\ TSC\_CR\_CTPH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00214}00214\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_13CYCLES\ \ \ \ \ \ \ (TSC\_CR\_CTPH\_3\ |\ TSC\_CR\_CTPH\_2)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00216}00216\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_14CYCLES\ \ \ \ \ \ \ (TSC\_CR\_CTPH\_3\ |\ TSC\_CR\_CTPH\_2\ |\ TSC\_CR\_CTPH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00218}00218\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_15CYCLES\ \ \ \ \ \ \ (TSC\_CR\_CTPH\_3\ |\ TSC\_CR\_CTPH\_2\ |\ TSC\_CR\_CTPH\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00220}00220\ \textcolor{preprocessor}{\#define\ TSC\_CTPH\_16CYCLES\ \ \ \ \ \ \ (TSC\_CR\_CTPH\_3\ |\ TSC\_CR\_CTPH\_2\ |\ TSC\_CR\_CTPH\_1\ |\ TSC\_CR\_CTPH\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00229}00229\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_1CYCLE\ \ \ \ \ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00231}00231\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_2CYCLES\ \ \ \ \ \ \ \ TSC\_CR\_CTPL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00233}00233\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_3CYCLES\ \ \ \ \ \ \ \ TSC\_CR\_CTPL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00235}00235\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_4CYCLES\ \ \ \ \ \ \ \ (TSC\_CR\_CTPL\_1\ |\ TSC\_CR\_CTPL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00237}00237\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_5CYCLES\ \ \ \ \ \ \ \ TSC\_CR\_CTPL\_2}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00239}00239\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_6CYCLES\ \ \ \ \ \ \ \ (TSC\_CR\_CTPL\_2\ |\ TSC\_CR\_CTPL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00241}00241\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_7CYCLES\ \ \ \ \ \ \ \ (TSC\_CR\_CTPL\_2\ |\ TSC\_CR\_CTPL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00243}00243\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_8CYCLES\ \ \ \ \ \ \ \ (TSC\_CR\_CTPL\_2\ |\ TSC\_CR\_CTPL\_1\ |\ TSC\_CR\_CTPL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00245}00245\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_9CYCLES\ \ \ \ \ \ \ \ TSC\_CR\_CTPL\_3}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00247}00247\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_10CYCLES\ \ \ \ \ \ \ (TSC\_CR\_CTPL\_3\ |\ TSC\_CR\_CTPL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00249}00249\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_11CYCLES\ \ \ \ \ \ \ (TSC\_CR\_CTPL\_3\ |\ TSC\_CR\_CTPL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00251}00251\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_12CYCLES\ \ \ \ \ \ \ (TSC\_CR\_CTPL\_3\ |\ TSC\_CR\_CTPL\_1\ |\ TSC\_CR\_CTPL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00253}00253\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_13CYCLES\ \ \ \ \ \ \ (TSC\_CR\_CTPL\_3\ |\ TSC\_CR\_CTPL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00255}00255\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_14CYCLES\ \ \ \ \ \ \ (TSC\_CR\_CTPL\_3\ |\ TSC\_CR\_CTPL\_2\ |\ TSC\_CR\_CTPL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00257}00257\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_15CYCLES\ \ \ \ \ \ \ (TSC\_CR\_CTPL\_3\ |\ TSC\_CR\_CTPL\_2\ |\ TSC\_CR\_CTPL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00259}00259\ \textcolor{preprocessor}{\#define\ TSC\_CTPL\_16CYCLES\ \ \ \ \ \ \ (TSC\_CR\_CTPL\_3\ |\ TSC\_CR\_CTPL\_2\ |\ TSC\_CR\_CTPL\_1\ |\ TSC\_CR\_CTPL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00268}00268\ \textcolor{preprocessor}{\#define\ TSC\_SS\_PRESC\_DIV1\ \ \ \ \ \ \ 0x00000000UL\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00269}00269\ \textcolor{preprocessor}{\#define\ TSC\_SS\_PRESC\_DIV2\ \ \ \ \ \ \ TSC\_CR\_SSPSC\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00277}00277\ \textcolor{preprocessor}{\#define\ TSC\_PG\_PRESC\_DIV1\ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00278}00278\ \textcolor{preprocessor}{\#define\ TSC\_PG\_PRESC\_DIV2\ \ \ \ \ \ \ TSC\_CR\_PGPSC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00279}00279\ \textcolor{preprocessor}{\#define\ TSC\_PG\_PRESC\_DIV4\ \ \ \ \ \ \ TSC\_CR\_PGPSC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00280}00280\ \textcolor{preprocessor}{\#define\ TSC\_PG\_PRESC\_DIV8\ \ \ \ \ \ \ (TSC\_CR\_PGPSC\_1\ |\ TSC\_CR\_PGPSC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00281}00281\ \textcolor{preprocessor}{\#define\ TSC\_PG\_PRESC\_DIV16\ \ \ \ \ \ TSC\_CR\_PGPSC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00282}00282\ \textcolor{preprocessor}{\#define\ TSC\_PG\_PRESC\_DIV32\ \ \ \ \ \ (TSC\_CR\_PGPSC\_2\ |\ TSC\_CR\_PGPSC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00283}00283\ \textcolor{preprocessor}{\#define\ TSC\_PG\_PRESC\_DIV64\ \ \ \ \ \ (TSC\_CR\_PGPSC\_2\ |\ TSC\_CR\_PGPSC\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00284}00284\ \textcolor{preprocessor}{\#define\ TSC\_PG\_PRESC\_DIV128\ \ \ \ \ (TSC\_CR\_PGPSC\_2\ |\ TSC\_CR\_PGPSC\_1\ |\ TSC\_CR\_PGPSC\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00292}00292\ \textcolor{preprocessor}{\#define\ TSC\_MCV\_255\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00293}00293\ \textcolor{preprocessor}{\#define\ TSC\_MCV\_511\ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_MCV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00294}00294\ \textcolor{preprocessor}{\#define\ TSC\_MCV\_1023\ \ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_MCV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00295}00295\ \textcolor{preprocessor}{\#define\ TSC\_MCV\_2047\ \ \ \ \ \ \ \ \ \ \ \ (TSC\_CR\_MCV\_1\ |\ TSC\_CR\_MCV\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00296}00296\ \textcolor{preprocessor}{\#define\ TSC\_MCV\_4095\ \ \ \ \ \ \ \ \ \ \ \ TSC\_CR\_MCV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00297}00297\ \textcolor{preprocessor}{\#define\ TSC\_MCV\_8191\ \ \ \ \ \ \ \ \ \ \ \ (TSC\_CR\_MCV\_2\ |\ TSC\_CR\_MCV\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00298}00298\ \textcolor{preprocessor}{\#define\ TSC\_MCV\_16383\ \ \ \ \ \ \ \ \ \ \ (TSC\_CR\_MCV\_2\ |\ TSC\_CR\_MCV\_1)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00306}00306\ \textcolor{preprocessor}{\#define\ TSC\_IODEF\_OUT\_PP\_LOW\ \ \ \ 0x00000000UL\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00307}00307\ \textcolor{preprocessor}{\#define\ TSC\_IODEF\_IN\_FLOAT\ \ \ \ \ \ TSC\_CR\_IODEF\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00315}00315\ \textcolor{preprocessor}{\#define\ TSC\_SYNC\_POLARITY\_FALLING\ \ 0x00000000UL\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00316}00316\ \textcolor{preprocessor}{\#define\ TSC\_SYNC\_POLARITY\_RISING\ \ \ TSC\_CR\_SYNCPOL\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00324}00324\ \textcolor{preprocessor}{\#define\ TSC\_ACQ\_MODE\_NORMAL\ \ \ \ \ 0x00000000UL}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00326}00326\ \textcolor{preprocessor}{\#define\ TSC\_ACQ\_MODE\_SYNCHRO\ \ \ \ TSC\_CR\_AM}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00336}00336\ \textcolor{preprocessor}{\#define\ TSC\_IT\_EOA\ \ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_IER\_EOAIE\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00337}00337\ \textcolor{preprocessor}{\#define\ TSC\_IT\_MCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TSC\_IER\_MCEIE\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00345}00345\ \textcolor{preprocessor}{\#define\ TSC\_FLAG\_EOA\ \ \ \ \ \ \ \ \ \ \ \ TSC\_ISR\_EOAF\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00346}00346\ \textcolor{preprocessor}{\#define\ TSC\_FLAG\_MCE\ \ \ \ \ \ \ \ \ \ \ \ TSC\_ISR\_MCEF\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00354}00354\ \textcolor{preprocessor}{\#define\ TSC\_GROUP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_GROUP1\_IDX)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00355}00355\ \textcolor{preprocessor}{\#define\ TSC\_GROUP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_GROUP2\_IDX)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00356}00356\ \textcolor{preprocessor}{\#define\ TSC\_GROUP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_GROUP3\_IDX)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00357}00357\ \textcolor{preprocessor}{\#define\ TSC\_GROUP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_GROUP4\_IDX)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00358}00358\ \textcolor{preprocessor}{\#define\ TSC\_GROUP5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_GROUP5\_IDX)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00359}00359\ \textcolor{preprocessor}{\#define\ TSC\_GROUP6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_GROUP6\_IDX)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00360}00360\ \textcolor{preprocessor}{\#define\ TSC\_GROUP7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_GROUP7\_IDX)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00361}00361\ \textcolor{preprocessor}{\#define\ TSC\_GROUP8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TSC\_GROUP8\_IDX)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00362}00362\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00363}00363\ \textcolor{preprocessor}{\#define\ TSC\_GROUP1\_IO1\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G1\_IO1\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00364}00364\ \textcolor{preprocessor}{\#define\ TSC\_GROUP1\_IO2\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G1\_IO2\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00365}00365\ \textcolor{preprocessor}{\#define\ TSC\_GROUP1\_IO3\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G1\_IO3\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00366}00366\ \textcolor{preprocessor}{\#define\ TSC\_GROUP1\_IO4\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G1\_IO4\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00368}00368\ \textcolor{preprocessor}{\#define\ TSC\_GROUP2\_IO1\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G2\_IO1\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00369}00369\ \textcolor{preprocessor}{\#define\ TSC\_GROUP2\_IO2\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G2\_IO2\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00370}00370\ \textcolor{preprocessor}{\#define\ TSC\_GROUP2\_IO3\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G2\_IO3\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00371}00371\ \textcolor{preprocessor}{\#define\ TSC\_GROUP2\_IO4\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G2\_IO4\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00373}00373\ \textcolor{preprocessor}{\#define\ TSC\_GROUP3\_IO1\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G3\_IO1\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00374}00374\ \textcolor{preprocessor}{\#define\ TSC\_GROUP3\_IO2\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G3\_IO2\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00375}00375\ \textcolor{preprocessor}{\#define\ TSC\_GROUP3\_IO3\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G3\_IO3\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00376}00376\ \textcolor{preprocessor}{\#define\ TSC\_GROUP3\_IO4\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G3\_IO4\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00378}00378\ \textcolor{preprocessor}{\#define\ TSC\_GROUP4\_IO1\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G4\_IO1\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00379}00379\ \textcolor{preprocessor}{\#define\ TSC\_GROUP4\_IO2\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G4\_IO2\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00380}00380\ \textcolor{preprocessor}{\#define\ TSC\_GROUP4\_IO3\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G4\_IO3\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00381}00381\ \textcolor{preprocessor}{\#define\ TSC\_GROUP4\_IO4\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G4\_IO4\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00383}00383\ \textcolor{preprocessor}{\#define\ TSC\_GROUP5\_IO1\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G5\_IO1\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00384}00384\ \textcolor{preprocessor}{\#define\ TSC\_GROUP5\_IO2\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G5\_IO2\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00385}00385\ \textcolor{preprocessor}{\#define\ TSC\_GROUP5\_IO3\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G5\_IO3\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00386}00386\ \textcolor{preprocessor}{\#define\ TSC\_GROUP5\_IO4\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G5\_IO4\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00388}00388\ \textcolor{preprocessor}{\#define\ TSC\_GROUP6\_IO1\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G6\_IO1\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00389}00389\ \textcolor{preprocessor}{\#define\ TSC\_GROUP6\_IO2\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G6\_IO2\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00390}00390\ \textcolor{preprocessor}{\#define\ TSC\_GROUP6\_IO3\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G6\_IO3\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00391}00391\ \textcolor{preprocessor}{\#define\ TSC\_GROUP6\_IO4\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G6\_IO4\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00393}00393\ \textcolor{preprocessor}{\#define\ TSC\_GROUP7\_IO1\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G7\_IO1\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00394}00394\ \textcolor{preprocessor}{\#define\ TSC\_GROUP7\_IO2\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G7\_IO2\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00395}00395\ \textcolor{preprocessor}{\#define\ TSC\_GROUP7\_IO3\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G7\_IO3\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00396}00396\ \textcolor{preprocessor}{\#define\ TSC\_GROUP7\_IO4\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G7\_IO4\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00398}00398\ \textcolor{preprocessor}{\#define\ TSC\_GROUP8\_IO1\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G8\_IO1\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00399}00399\ \textcolor{preprocessor}{\#define\ TSC\_GROUP8\_IO2\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G8\_IO2\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00400}00400\ \textcolor{preprocessor}{\#define\ TSC\_GROUP8\_IO3\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G8\_IO3\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00401}00401\ \textcolor{preprocessor}{\#define\ TSC\_GROUP8\_IO4\ \ \ \ \ \ \ \ \ \ TSC\_IOCCR\_G8\_IO4\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00410}00410\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00411}00411\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00420}00420\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TSC\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00421}00421\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00422}00422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ =\ HAL\_TSC\_STATE\_RESET;\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00423}00423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspInitCallback\ =\ NULL;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00424}00424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspDeInitCallback\ =\ NULL;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00425}00425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00426}00426\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00427}00427\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_TSC\_STATE\_RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00428}00428\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ (USE\_HAL\_TSC\_REGISTER\_CALLBACKS\ ==\ 1)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00429}00429\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00435}00435\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_ENABLE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ |=\ TSC\_CR\_TSCE)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00436}00436\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00442}00442\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_DISABLE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ \&=\ (\string~TSC\_CR\_TSCE))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00443}00443\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00449}00449\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_START\_ACQ(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ |=\ TSC\_CR\_START)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00450}00450\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00456}00456\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_STOP\_ACQ(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ \&=\ (\string~TSC\_CR\_START))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00457}00457\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00463}00463\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_SET\_IODEF\_OUTPPLOW(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ \&=\ (\string~TSC\_CR\_IODEF))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00464}00464\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00470}00470\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_SET\_IODEF\_INFLOAT(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ |=\ TSC\_CR\_IODEF)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00471}00471\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00477}00477\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_SET\_SYNC\_POL\_FALL(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ \&=\ (\string~TSC\_CR\_SYNCPOL))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00478}00478\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00484}00484\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_SET\_SYNC\_POL\_RISE\_HIGH(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ |=\ TSC\_CR\_SYNCPOL)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00485}00485\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00492}00492\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_ENABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>IER\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00493}00493\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00500}00500\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_DISABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>IER\ \&=\ (\string~(\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00501}00501\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00507}00507\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_GET\_IT\_SOURCE(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ \ \ \ \ \ ((((\_\_HANDLE\_\_)-\/>Instance-\/>IER\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00508}00508\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ (\_\_INTERRUPT\_\_))\ ==\ (\_\_INTERRUPT\_\_))\ ?\ SET\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00509}00509\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00510}00510\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00517}00517\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_HANDLE\_\_)-\/>Instance-\/>ISR\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00518}00518\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ (\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00519}00519\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00526}00526\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_CLEAR\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>ICR\ =\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00527}00527\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00534}00534\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_ENABLE\_HYSTERESIS(\_\_HANDLE\_\_,\ \_\_GX\_IOY\_MASK\_\_)\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>IOHCR\ |=\ (\_\_GX\_IOY\_MASK\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00535}00535\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00542}00542\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_DISABLE\_HYSTERESIS(\_\_HANDLE\_\_,\ \_\_GX\_IOY\_MASK\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>IOHCR\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00543}00543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&=\ (\string~(\_\_GX\_IOY\_MASK\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00544}00544\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00551}00551\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_OPEN\_ANALOG\_SWITCH(\_\_HANDLE\_\_,\ \_\_GX\_IOY\_MASK\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>IOASCR\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00552}00552\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&=\ (\string~(\_\_GX\_IOY\_MASK\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00553}00553\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00560}00560\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_CLOSE\_ANALOG\_SWITCH(\_\_HANDLE\_\_,\ \_\_GX\_IOY\_MASK\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>IOASCR\ |=\ (\_\_GX\_IOY\_MASK\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00561}00561\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00568}00568\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_ENABLE\_CHANNEL(\_\_HANDLE\_\_,\ \_\_GX\_IOY\_MASK\_\_)\ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>IOCCR\ |=\ (\_\_GX\_IOY\_MASK\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00569}00569\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00576}00576\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_DISABLE\_CHANNEL(\_\_HANDLE\_\_,\ \_\_GX\_IOY\_MASK\_\_)\ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>IOCCR\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00577}00577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&=\ (\string~(\_\_GX\_IOY\_MASK\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00578}00578\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00585}00585\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_ENABLE\_SAMPLING(\_\_HANDLE\_\_,\ \_\_GX\_IOY\_MASK\_\_)\ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>IOSCR\ |=\ (\_\_GX\_IOY\_MASK\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00586}00586\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00593}00593\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_DISABLE\_SAMPLING(\_\_HANDLE\_\_,\ \_\_GX\_IOY\_MASK\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>IOSCR\ \&=\ (\string~(\_\_GX\_IOY\_MASK\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00594}00594\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00601}00601\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_ENABLE\_GROUP(\_\_HANDLE\_\_,\ \_\_GX\_MASK\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>IOGCSR\ |=\ (\_\_GX\_MASK\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00602}00602\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00609}00609\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_DISABLE\_GROUP(\_\_HANDLE\_\_,\ \_\_GX\_MASK\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>IOGCSR\ \&=\ (\string~(\_\_GX\_MASK\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00610}00610\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00616}00616\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TSC\_GET\_GROUP\_STATUS(\_\_HANDLE\_\_,\ \_\_GX\_INDEX\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00617}00617\ \textcolor{preprocessor}{\ \ ((((\_\_HANDLE\_\_)-\/>Instance-\/>IOGCSR\ \&\ (uint32\_t)(1UL\ <<\ (((\_\_GX\_INDEX\_\_)\ \&\ 0xFUL)\ +\ 16UL)))\ ==\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00618}00618\ \textcolor{preprocessor}{\ \ \ \ (uint32\_t)(1UL\ <<\ (((\_\_GX\_INDEX\_\_)\ \&\ 0xFUL)\ +\ 16UL)))\ ?\ TSC\_GROUP\_COMPLETED\ :\ TSC\_GROUP\_ONGOING)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00619}00619\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00624}00624\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00625}00625\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00630}00630\ \textcolor{preprocessor}{\#define\ IS\_TSC\_CTPH(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_1CYCLE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00631}00631\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_2CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00632}00632\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_3CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00633}00633\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_4CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00634}00634\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_5CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00635}00635\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_6CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00636}00636\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_7CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00637}00637\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_8CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00638}00638\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_9CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00639}00639\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_10CYCLES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00640}00640\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_11CYCLES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00641}00641\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_12CYCLES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00642}00642\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_13CYCLES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00643}00643\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_14CYCLES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00644}00644\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_15CYCLES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00645}00645\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPH\_16CYCLES))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00646}00646\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00647}00647\ \textcolor{preprocessor}{\#define\ IS\_TSC\_CTPL(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_1CYCLE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00648}00648\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_2CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00649}00649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_3CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00650}00650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_4CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00651}00651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_5CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00652}00652\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_6CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00653}00653\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_7CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00654}00654\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_8CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00655}00655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_9CYCLES)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00656}00656\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_10CYCLES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00657}00657\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_11CYCLES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00658}00658\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_12CYCLES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00659}00659\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_13CYCLES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00660}00660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_14CYCLES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00661}00661\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_15CYCLES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00662}00662\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_CTPL\_16CYCLES))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00663}00663\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00664}00664\ \textcolor{preprocessor}{\#define\ IS\_TSC\_SS(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ (((FunctionalState)(\_\_VALUE\_\_)\ ==\ DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00665}00665\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((FunctionalState)(\_\_VALUE\_\_)\ ==\ ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00666}00666\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00667}00667\ \textcolor{preprocessor}{\#define\ IS\_TSC\_SSD(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ 0UL)\ ||\ (((\_\_VALUE\_\_)\ >\ 0UL)\ \&\&\ ((\_\_VALUE\_\_)\ <\ 128UL)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00668}00668\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00669}00669\ \textcolor{preprocessor}{\#define\ IS\_TSC\_SS\_PRESC(\_\_VALUE\_\_)\ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ TSC\_SS\_PRESC\_DIV1)\ ||\ ((\_\_VALUE\_\_)\ ==\ TSC\_SS\_PRESC\_DIV2))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00670}00670\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00671}00671\ \textcolor{preprocessor}{\#define\ IS\_TSC\_PG\_PRESC(\_\_VALUE\_\_)\ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ TSC\_PG\_PRESC\_DIV1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00672}00672\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_PG\_PRESC\_DIV2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00673}00673\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_PG\_PRESC\_DIV4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00674}00674\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_PG\_PRESC\_DIV8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00675}00675\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_PG\_PRESC\_DIV16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00676}00676\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_PG\_PRESC\_DIV32)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00677}00677\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_PG\_PRESC\_DIV64)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00678}00678\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_PG\_PRESC\_DIV128))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00679}00679\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00680}00680\ \textcolor{preprocessor}{\#define\ IS\_TSC\_PG\_PRESC\_VS\_CTPL(\_\_PGPSC\_\_,\ \_\_CTPL\_\_)\ \ \ \ ((((\_\_PGPSC\_\_)\ ==\ TSC\_PG\_PRESC\_DIV1)\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00681}00681\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CTPL\_\_)\ >\ TSC\_CTPL\_2CYCLES))\ ||\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00682}00682\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PGPSC\_\_)\ ==\ TSC\_PG\_PRESC\_DIV2)\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00683}00683\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CTPL\_\_)\ >\ TSC\_CTPL\_1CYCLE))\ \ ||\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00684}00684\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_PGPSC\_\_)\ >\ TSC\_PG\_PRESC\_DIV2)\ \ \&\&\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00685}00685\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CTPL\_\_)\ ==\ TSC\_CTPL\_1CYCLE)\ ||\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00686}00686\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CTPL\_\_)\ >\ TSC\_CTPL\_1CYCLE))))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00687}00687\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00688}00688\ \textcolor{preprocessor}{\#define\ IS\_TSC\_MCV(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ TSC\_MCV\_255)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00689}00689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_MCV\_511)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00690}00690\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_MCV\_1023)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00691}00691\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_MCV\_2047)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00692}00692\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_MCV\_4095)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00693}00693\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_MCV\_8191)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00694}00694\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ TSC\_MCV\_16383))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00695}00695\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00696}00696\ \textcolor{preprocessor}{\#define\ IS\_TSC\_IODEF(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ TSC\_IODEF\_OUT\_PP\_LOW)\ ||\ ((\_\_VALUE\_\_)\ ==\ TSC\_IODEF\_IN\_FLOAT))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00697}00697\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00698}00698\ \textcolor{preprocessor}{\#define\ IS\_TSC\_SYNC\_POL(\_\_VALUE\_\_)\ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ TSC\_SYNC\_POLARITY\_FALLING)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00699}00699\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ TSC\_SYNC\_POLARITY\_RISING))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00700}00700\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00701}00701\ \textcolor{preprocessor}{\#define\ IS\_TSC\_ACQ\_MODE(\_\_VALUE\_\_)\ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ TSC\_ACQ\_MODE\_NORMAL)\ ||\ ((\_\_VALUE\_\_)\ ==\ TSC\_ACQ\_MODE\_SYNCHRO))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00702}00702\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00703}00703\ \textcolor{preprocessor}{\#define\ IS\_TSC\_MCE\_IT(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ (((FunctionalState)(\_\_VALUE\_\_)\ ==\ DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00704}00704\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((FunctionalState)(\_\_VALUE\_\_)\ ==\ ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00705}00705\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00706}00706\ \textcolor{preprocessor}{\#define\ IS\_TSC\_GROUP\_INDEX(\_\_VALUE\_\_)\ \ \ (((\_\_VALUE\_\_)\ ==\ 0UL)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00707}00707\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ (((\_\_VALUE\_\_)\ >\ 0UL)\ \&\&\ ((\_\_VALUE\_\_)\ <\ (uint32\_t)TSC\_NB\_OF\_GROUPS)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00708}00708\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00709}00709\ \textcolor{preprocessor}{\#define\ IS\_TSC\_GROUP(\_\_VALUE\_\_)\ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ ==\ 0UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00710}00710\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP1\_IO1)\ ==\ TSC\_GROUP1\_IO1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00711}00711\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP1\_IO2)\ ==\ TSC\_GROUP1\_IO2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00712}00712\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP1\_IO3)\ ==\ TSC\_GROUP1\_IO3)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00713}00713\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP1\_IO4)\ ==\ TSC\_GROUP1\_IO4)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00714}00714\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP2\_IO1)\ ==\ TSC\_GROUP2\_IO1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00715}00715\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP2\_IO2)\ ==\ TSC\_GROUP2\_IO2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00716}00716\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP2\_IO3)\ ==\ TSC\_GROUP2\_IO3)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00717}00717\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP2\_IO4)\ ==\ TSC\_GROUP2\_IO4)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00718}00718\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP3\_IO1)\ ==\ TSC\_GROUP3\_IO1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00719}00719\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP3\_IO2)\ ==\ TSC\_GROUP3\_IO2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00720}00720\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP3\_IO3)\ ==\ TSC\_GROUP3\_IO3)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00721}00721\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP3\_IO4)\ ==\ TSC\_GROUP3\_IO4)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00722}00722\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP4\_IO1)\ ==\ TSC\_GROUP4\_IO1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00723}00723\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP4\_IO2)\ ==\ TSC\_GROUP4\_IO2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00724}00724\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP4\_IO3)\ ==\ TSC\_GROUP4\_IO3)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00725}00725\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP4\_IO4)\ ==\ TSC\_GROUP4\_IO4)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00726}00726\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP5\_IO1)\ ==\ TSC\_GROUP5\_IO1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00727}00727\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP5\_IO2)\ ==\ TSC\_GROUP5\_IO2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00728}00728\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP5\_IO3)\ ==\ TSC\_GROUP5\_IO3)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00729}00729\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP5\_IO4)\ ==\ TSC\_GROUP5\_IO4)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00730}00730\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP6\_IO1)\ ==\ TSC\_GROUP6\_IO1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00731}00731\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP6\_IO2)\ ==\ TSC\_GROUP6\_IO2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00732}00732\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP6\_IO3)\ ==\ TSC\_GROUP6\_IO3)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00733}00733\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP6\_IO4)\ ==\ TSC\_GROUP6\_IO4)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00734}00734\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP7\_IO1)\ ==\ TSC\_GROUP7\_IO1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00735}00735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP7\_IO2)\ ==\ TSC\_GROUP7\_IO2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00736}00736\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP7\_IO3)\ ==\ TSC\_GROUP7\_IO3)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00737}00737\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP7\_IO4)\ ==\ TSC\_GROUP7\_IO4)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00738}00738\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP8\_IO1)\ ==\ TSC\_GROUP8\_IO1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00739}00739\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP8\_IO2)\ ==\ TSC\_GROUP8\_IO2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00740}00740\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP8\_IO3)\ ==\ TSC\_GROUP8\_IO3)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00741}00741\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_VALUE\_\_)\ \&\ TSC\_GROUP8\_IO4)\ ==\ TSC\_GROUP8\_IO4))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00746}00746\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00754}00754\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ *****************************/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00755}00755\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TSC\_Init(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00756}00756\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TSC\_DeInit(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00757}00757\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{tsc_8c_a33a8ff29ddb6c279e55c261338f618be}{HAL\_TSC\_MspInit}}(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00758}00758\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{tsc_8c_ae968710c28a213c2571dbe8226823052}{HAL\_TSC\_MspDeInit}}(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00759}00759\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00760}00760\ \textcolor{comment}{/*\ Callbacks\ Register/UnRegister\ functions\ \ ***********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00761}00761\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TSC\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00762}00762\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TSC\_RegisterCallback(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}},\ HAL\_TSC\_CallbackIDTypeDef\ CallbackID,}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00763}00763\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pTSC\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00764}00764\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TSC\_UnRegisterCallback(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}},\ HAL\_TSC\_CallbackIDTypeDef\ CallbackID);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00765}00765\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TSC\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00773}00773\ \textcolor{comment}{/*\ IO\ operation\ functions\ *****************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00774}00774\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TSC\_Start(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00775}00775\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TSC\_Start\_IT(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00776}00776\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TSC\_Stop(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00777}00777\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TSC\_Stop\_IT(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00778}00778\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TSC\_PollForAcquisition(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00779}00779\ TSC\_GroupStatusTypeDef\ HAL\_TSC\_GroupGetStatus(\textcolor{keyword}{const}\ TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}},\ uint32\_t\ gx\_index);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00780}00780\ uint32\_t\ HAL\_TSC\_GroupGetValue(\textcolor{keyword}{const}\ TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}},\ uint32\_t\ gx\_index);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00788}00788\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ ***********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00789}00789\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TSC\_IOConfig(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}},\ \textcolor{keyword}{const}\ TSC\_IOConfigTypeDef\ *config);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00790}00790\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TSC\_IODischarge(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}},\ \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{FunctionalState}}\ choice);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00798}00798\ \textcolor{comment}{/*\ Peripheral\ State\ and\ Error\ functions\ ***************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00799}00799\ HAL\_TSC\_StateTypeDef\ HAL\_TSC\_GetState(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00807}00807\ \textcolor{comment}{/*******\ TSC\ IRQHandler\ and\ Callbacks\ used\ in\ Interrupt\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00808}00808\ \textcolor{keywordtype}{void}\ HAL\_TSC\_IRQHandler(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00809}00809\ \textcolor{keywordtype}{void}\ HAL\_TSC\_ConvCpltCallback(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00810}00810\ \textcolor{keywordtype}{void}\ HAL\_TSC\_ErrorCallback(TSC\_HandleTypeDef\ *\mbox{\hyperlink{tsc_8h_a899fab719d80961a63b5fb70ad4aa6ab}{htsc}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00826}00826\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TSC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00827}00827\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00828}00828\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00829}00829\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00830}00830\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00831}00831\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__tsc_8h_source_l00832}00832\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F0xx\_HAL\_TSC\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
