-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.3
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fminf is
port (
    x : IN STD_LOGIC_VECTOR (31 downto 0);
    y : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fminf is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_400000 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal t_V_20_fu_42_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_21_fu_68_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_fu_54_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_1_fu_64_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal loc_V_2_fu_80_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_3_fu_90_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_47_fu_100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_94_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp23_fu_124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp22_fu_118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_46_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_29_fu_72_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fp_sig_V_fu_166_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_33_fu_172_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_186_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_248_fu_198_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_34_fu_190_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_35_fu_202_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_52_fu_210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_fu_142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_fu_154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_demorgan_fu_160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_216_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_fu_182_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp8_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_230_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp4_fu_256_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp_fu_276_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp14_demorgan_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_284_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp11_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_310_p3 : STD_LOGIC_VECTOR (31 downto 0);


begin



    ap_return <= 
        x when (sel_tmp12_fu_324_p2(0) = '1') else 
        sel_tmp10_fu_310_p3;
    brmerge_demorgan_fu_160_p2 <= (p_Result_s_fu_46_p3 and p_Result_29_fu_72_p3);
    loc_V_1_fu_64_p1 <= t_V_20_fu_42_p1(23 - 1 downto 0);
    loc_V_2_fu_80_p4 <= t_V_21_fu_68_p1(30 downto 23);
    loc_V_3_fu_90_p1 <= t_V_21_fu_68_p1(23 - 1 downto 0);
    loc_V_fu_54_p4 <= t_V_20_fu_42_p1(30 downto 23);
    or_cond2_fu_130_p2 <= (tmp23_fu_124_p2 and tmp22_fu_118_p2);
    or_cond3_fu_142_p2 <= (tmp_50_fu_136_p2 or tmp_47_fu_100_p2);
    or_cond4_fu_154_p2 <= (tmp_51_fu_148_p2 or tmp_49_fu_112_p2);
    p_Result_29_fu_72_p3 <= t_V_21_fu_68_p1(31 downto 31);
    p_Result_33_fu_172_p4 <= ((p_Result_s_fu_46_p3 & ap_const_lv8_FF) & x_fp_sig_V_fu_166_p2);
    p_Result_34_fu_190_p3 <= (ap_const_lv1_1 & tmp_fu_186_p1);
    p_Result_35_fu_202_p3 <= (ap_const_lv1_1 & tmp_248_fu_198_p1);
    p_Result_s_fu_46_p3 <= t_V_20_fu_42_p1(31 downto 31);
    res_fu_182_p1 <= p_Result_33_fu_172_p4;
    sel_tmp10_fu_310_p3 <= 
        y when (sel_tmp7_fu_304_p2(0) = '1') else 
        sel_tmp5_fu_284_p3;
    sel_tmp11_fu_318_p2 <= (or_cond4_fu_154_p2 xor ap_const_lv1_1);
    sel_tmp12_fu_324_p2 <= (sel_tmp1_fu_238_p2 and sel_tmp11_fu_318_p2);
    sel_tmp14_demorgan_fu_292_p2 <= (or_cond2_fu_130_p2 or or_cond3_fu_142_p2);
    sel_tmp1_fu_238_p2 <= (or_cond2_fu_130_p2 xor or_cond3_fu_142_p2);
    sel_tmp2_fu_244_p2 <= (sel_tmp1_fu_238_p2 and or_cond4_fu_154_p2);
    sel_tmp3_fu_250_p2 <= (sel_tmp2_fu_244_p2 and brmerge_demorgan_fu_160_p2);
    sel_tmp4_fu_256_p3 <= 
        tmp_53_fu_216_p3 when (sel_tmp3_fu_250_p2(0) = '1') else 
        res_fu_182_p1;
    sel_tmp5_fu_284_p3 <= 
        y when (or_cond2_fu_130_p2(0) = '1') else 
        sel_tmp_fu_276_p3;
    sel_tmp6_fu_298_p2 <= (sel_tmp14_demorgan_fu_292_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_304_p2 <= (or_cond4_fu_154_p2 and sel_tmp6_fu_298_p2);
    sel_tmp8_fu_264_p2 <= (brmerge_demorgan_fu_160_p2 xor ap_const_lv1_1);
    sel_tmp9_fu_270_p2 <= (sel_tmp2_fu_244_p2 and sel_tmp8_fu_264_p2);
    sel_tmp_fu_276_p3 <= 
        tmp_55_fu_230_p3 when (sel_tmp9_fu_270_p2(0) = '1') else 
        sel_tmp4_fu_256_p3;
    t_V_20_fu_42_p1 <= x;
    t_V_21_fu_68_p1 <= y;
    tmp22_fu_118_p2 <= (tmp_47_fu_100_p2 and tmp_48_fu_106_p2);
    tmp23_fu_124_p2 <= (tmp_s_fu_94_p2 and tmp_49_fu_112_p2);
    tmp_248_fu_198_p1 <= t_V_21_fu_68_p1(31 - 1 downto 0);
    tmp_47_fu_100_p2 <= "1" when (loc_V_1_fu_64_p1 = ap_const_lv23_0) else "0";
    tmp_48_fu_106_p2 <= "1" when (loc_V_2_fu_80_p4 = ap_const_lv8_0) else "0";
    tmp_49_fu_112_p2 <= "1" when (loc_V_3_fu_90_p1 = ap_const_lv23_0) else "0";
    tmp_50_fu_136_p2 <= "0" when (loc_V_fu_54_p4 = ap_const_lv8_FF) else "1";
    tmp_51_fu_148_p2 <= "0" when (loc_V_2_fu_80_p4 = ap_const_lv8_FF) else "1";
    tmp_52_fu_210_p2 <= "1" when (signed(p_Result_34_fu_190_p3) < signed(p_Result_35_fu_202_p3)) else "0";
    tmp_53_fu_216_p3 <= 
        y when (tmp_52_fu_210_p2(0) = '1') else 
        x;
    tmp_54_fu_224_p2 <= "1" when (signed(t_V_20_fu_42_p1) < signed(t_V_21_fu_68_p1)) else "0";
    tmp_55_fu_230_p3 <= 
        x when (tmp_54_fu_224_p2(0) = '1') else 
        y;
    tmp_fu_186_p1 <= t_V_20_fu_42_p1(31 - 1 downto 0);
    tmp_s_fu_94_p2 <= "1" when (loc_V_fu_54_p4 = ap_const_lv8_0) else "0";
    x_fp_sig_V_fu_166_p2 <= (loc_V_1_fu_64_p1 or ap_const_lv23_400000);
end behav;
