ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_rtc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c"
  20              		.section	.text.rtc_init_mode_enter,"ax",%progbits
  21              		.align	1
  22              		.global	rtc_init_mode_enter
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	rtc_init_mode_enter:
  28              	.LFB118:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \file    gd32f4xx_rtc.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief   RTC driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** are permitted provided that the following conditions are met:
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****        list of conditions and the following disclaimer.
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****        and/or other materials provided with the distribution.
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****        may be used to endorse or promote products derived from this software without
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****        specific prior written permission.
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 2


  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** OF SUCH DAMAGE.
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** #include "gd32f4xx_rtc.h"
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /* RTC timeout value */
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** #define RTC_WTWF_TIMEOUT                   ((uint32_t)0x00004000U)                    /*!< wakeup t
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** #define RTC_INITM_TIMEOUT                  ((uint32_t)0x00004000U)                    /*!< initiali
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** #define RTC_RSYNF_TIMEOUT                  ((uint32_t)0x00008000U)                    /*!< register
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** #define RTC_HRFC_TIMEOUT                   ((uint32_t)0x20000000U)                    /*!< recalibr
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** #define RTC_SHIFTCTL_TIMEOUT               ((uint32_t)0x00001000U)                    /*!< shift fu
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** #define RTC_ALRMXWF_TIMEOUT                ((uint32_t)0x00008000U)                    /*!< alarm co
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    reset most of the RTC registers
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_deinit(void)
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_WTWF_TIMEOUT;
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* RTC_TAMP register is not under write protection */
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP = RTC_REGISTER_RESET;
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enter init mode */
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     error_status = rtc_init_mode_enter();
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(ERROR != error_status) {
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* reset RTC_CTL register, but RTC_CTL[2��0] */
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (RTC_REGISTER_RESET | RTC_CTL_WTCS);
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* before reset RTC_TIME and RTC_DATE, BPSHAD bit in RTC_CTL should be reset as the conditi
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****            in order to read calendar from shadow register, not the real registers being reset */
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TIME = RTC_REGISTER_RESET;
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_DATE = RTC_DATE_RESET;
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_PSC = RTC_PSC_RESET;
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* only when RTC_CTL_WTEN=0 and RTC_STAT_WTWF=1 can write RTC_CTL[2��0] */
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* wait until the WTWF flag to be set */
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         do {
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_WTWF;
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if((uint32_t)RESET == flag_status) {
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = ERROR;
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } else {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 3


  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_CTL &= RTC_REGISTER_RESET;
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_WUT = RTC_WUT_RESET;
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_COSC = RTC_REGISTER_RESET;
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* to write RTC_ALRMxSS register, ALRMxEN bit in RTC_CTL register should be reset as th
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM0TD = RTC_REGISTER_RESET;
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM1TD = RTC_REGISTER_RESET;
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM0SS = RTC_REGISTER_RESET;
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM1SS = RTC_REGISTER_RESET;
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* reset RTC_STAT register, also exit init mode.
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                at the same time, RTC_STAT_SOPF bit is reset, as the condition to reset RTC_SHIFTCTL
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_STAT = RTC_STAT_RESET;
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* reset RTC_SHIFTCTL and RTC_HRFC register, this can be done without the init mode */
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_SHIFTCTL   = RTC_REGISTER_RESET;
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_HRFC       = RTC_REGISTER_RESET;
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = rtc_register_sync_wait();
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    initialize RTC registers
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_initpara_struct: pointer to a rtc_parameter_struct structure which contains
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 parameters for initialization of the rtc peripheral
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 members of the structure and the member values are shown as below:
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   year: 0x0 - 0x99(BCD format)
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   month: RTC_JAN, RTC_FEB, RTC_MAR, RTC_APR, RTC_MAY, RTC_JUN,
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              RTC_JUL, RTC_AUG, RTC_SEP, RTC_OCT, RTC_NOV, RTC_DEC
 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   date: 0x1 - 0x31(BCD format)
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   day_of_week: RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                    RTC_FRIDAY, RTC_SATURDAY, RTC_SUNDAY
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the rtc_displ
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   minute: 0x0 - 0x59(BCD format)
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   second: 0x0 - 0x59(BCD format)
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   factor_asyn: 0x0 - 0x7F
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   factor_syn: 0x0 - 0x7FFF
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   am_pm: RTC_AM, RTC_PM
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   display_format: RTC_24HOUR, RTC_12HOUR
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_init(rtc_parameter_struct *rtc_initpara_struct)
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t reg_time = 0U, reg_date = 0U;
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     reg_date = (DATE_YR(rtc_initpara_struct->year) | \
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DOW(rtc_initpara_struct->day_of_week) | \
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_MON(rtc_initpara_struct->month) | \
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DAY(rtc_initpara_struct->date));
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     reg_time = (rtc_initpara_struct->am_pm | \
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_HR(rtc_initpara_struct->hour)  | \
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 4


 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_MN(rtc_initpara_struct->minute) | \
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_SC(rtc_initpara_struct->second));
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* 1st: disable the write protection */
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* 2nd: enter init mode */
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     error_status = rtc_init_mode_enter();
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(ERROR != error_status) {
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_PSC = (uint32_t)(PSC_FACTOR_A(rtc_initpara_struct->factor_asyn) | \
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->factor_syn));
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TIME = (uint32_t)reg_time;
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_DATE = (uint32_t)reg_date;
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)(~RTC_CTL_CS);
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |=  rtc_initpara_struct->display_format;
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* 3rd: exit init mode */
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         rtc_init_mode_exit();
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* 4th: wait the RSYNF flag to set */
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = rtc_register_sync_wait();
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* 5th:  enable the write protection */
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enter RTC init mode
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_init_mode_enter(void)
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
  29              		.loc 1 185 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_INITM_TIMEOUT;
  37              		.loc 1 186 5 view .LVU1
  38              		.loc 1 186 23 is_stmt 0 view .LVU2
  39 0002 4FF48043 		mov	r3, #16384
  40 0006 0193     		str	r3, [sp, #4]
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
  41              		.loc 1 187 5 is_stmt 1 view .LVU3
  42              	.LVL0:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 5


 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
  43              		.loc 1 188 5 view .LVU4
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* check whether it has been in init mode */
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET == (RTC_STAT & RTC_STAT_INITF)) {
  44              		.loc 1 191 5 view .LVU5
  45              		.loc 1 191 28 is_stmt 0 view .LVU6
  46 0008 0F4B     		ldr	r3, .L8
  47 000a D3F80C38 		ldr	r3, [r3, #2060]
  48              		.loc 1 191 7 view .LVU7
  49 000e 13F0400F 		tst	r3, #64
  50 0012 14D1     		bne	.L5
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_STAT |= RTC_STAT_INITM;
  51              		.loc 1 192 9 is_stmt 1 view .LVU8
  52 0014 0C4A     		ldr	r2, .L8
  53 0016 D2F80C38 		ldr	r3, [r2, #2060]
  54              		.loc 1 192 18 is_stmt 0 view .LVU9
  55 001a 43F08003 		orr	r3, r3, #128
  56 001e C2F80C38 		str	r3, [r2, #2060]
  57              	.LVL1:
  58              	.L4:
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* wait until the INITF flag to be set */
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         do {
  59              		.loc 1 195 9 is_stmt 1 discriminator 2 view .LVU10
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_INITF;
  60              		.loc 1 196 13 discriminator 2 view .LVU11
  61              		.loc 1 196 27 is_stmt 0 discriminator 2 view .LVU12
  62 0022 094B     		ldr	r3, .L8
  63 0024 D3F80C28 		ldr	r2, [r3, #2060]
  64              		.loc 1 196 25 discriminator 2 view .LVU13
  65 0028 02F04002 		and	r2, r2, #64
  66              	.LVL2:
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
  67              		.loc 1 197 37 is_stmt 1 discriminator 2 view .LVU14
  68              		.loc 1 197 18 is_stmt 0 discriminator 2 view .LVU15
  69 002c 019B     		ldr	r3, [sp, #4]
  70 002e 013B     		subs	r3, r3, #1
  71              		.loc 1 197 37 discriminator 2 view .LVU16
  72 0030 0193     		str	r3, [sp, #4]
  73 0032 0BB1     		cbz	r3, .L3
  74              		.loc 1 197 37 discriminator 1 view .LVU17
  75 0034 002A     		cmp	r2, #0
  76 0036 F4D0     		beq	.L4
  77              	.L3:
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if((uint32_t)RESET != flag_status) {
  78              		.loc 1 199 9 is_stmt 1 view .LVU18
  79              		.loc 1 199 11 is_stmt 0 view .LVU19
  80 0038 22B9     		cbnz	r2, .L6
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  81              		.loc 1 188 15 view .LVU20
  82 003a 0020     		movs	r0, #0
  83 003c 00E0     		b	.L2
  84              	.LVL3:
  85              	.L5:
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = SUCCESS;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 6


 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = SUCCESS;
  86              		.loc 1 203 22 view .LVU21
  87 003e 0120     		movs	r0, #1
  88              	.LVL4:
  89              	.L2:
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
  90              		.loc 1 205 5 is_stmt 1 view .LVU22
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
  91              		.loc 1 206 1 is_stmt 0 view .LVU23
  92 0040 02B0     		add	sp, sp, #8
  93              	.LCFI1:
  94              		.cfi_remember_state
  95              		.cfi_def_cfa_offset 0
  96              		@ sp needed
  97 0042 7047     		bx	lr
  98              	.LVL5:
  99              	.L6:
 100              	.LCFI2:
 101              		.cfi_restore_state
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = SUCCESS;
 102              		.loc 1 200 26 view .LVU24
 103 0044 0120     		movs	r0, #1
 104 0046 FBE7     		b	.L2
 105              	.L9:
 106              		.align	2
 107              	.L8:
 108 0048 00200040 		.word	1073750016
 109              		.cfi_endproc
 110              	.LFE118:
 112              		.section	.text.rtc_init_mode_exit,"ax",%progbits
 113              		.align	1
 114              		.global	rtc_init_mode_exit
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 119              	rtc_init_mode_exit:
 120              	.LFB119:
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    exit RTC init mode
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_init_mode_exit(void)
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 121              		.loc 1 215 1 is_stmt 1 view -0
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 0
 124              		@ frame_needed = 0, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_STAT &= (uint32_t)(~RTC_STAT_INITM);
 126              		.loc 1 216 5 view .LVU26
 127 0000 034A     		ldr	r2, .L11
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 7


 128 0002 D2F80C38 		ldr	r3, [r2, #2060]
 129              		.loc 1 216 14 is_stmt 0 view .LVU27
 130 0006 23F08003 		bic	r3, r3, #128
 131 000a C2F80C38 		str	r3, [r2, #2060]
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 132              		.loc 1 217 1 view .LVU28
 133 000e 7047     		bx	lr
 134              	.L12:
 135              		.align	2
 136              	.L11:
 137 0010 00200040 		.word	1073750016
 138              		.cfi_endproc
 139              	.LFE119:
 141              		.section	.text.rtc_register_sync_wait,"ax",%progbits
 142              		.align	1
 143              		.global	rtc_register_sync_wait
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 148              	rtc_register_sync_wait:
 149              	.LFB120:
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    wait until RTC_TIME and RTC_DATE registers are synchronized with APB clock, and the s
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 registers are updated
 222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_register_sync_wait(void)
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 150              		.loc 1 227 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 8
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		@ link register save eliminated.
 155 0000 82B0     		sub	sp, sp, #8
 156              	.LCFI3:
 157              		.cfi_def_cfa_offset 8
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_RSYNF_TIMEOUT;
 158              		.loc 1 228 5 view .LVU30
 159              		.loc 1 228 23 is_stmt 0 view .LVU31
 160 0002 4FF40043 		mov	r3, #32768
 161 0006 0193     		str	r3, [sp, #4]
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 162              		.loc 1 229 5 is_stmt 1 view .LVU32
 163              	.LVL6:
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 164              		.loc 1 230 5 view .LVU33
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET == (RTC_CTL & RTC_CTL_BPSHAD)) {
 165              		.loc 1 232 5 view .LVU34
 166              		.loc 1 232 28 is_stmt 0 view .LVU35
 167 0008 144B     		ldr	r3, .L21
 168 000a D3F80838 		ldr	r3, [r3, #2056]
 169              		.loc 1 232 7 view .LVU36
 170 000e 13F0200F 		tst	r3, #32
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 8


 171 0012 21D1     		bne	.L18
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* disable the write protection */
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_WPK = RTC_UNLOCK_KEY1;
 172              		.loc 1 234 9 is_stmt 1 view .LVU37
 173              		.loc 1 234 17 is_stmt 0 view .LVU38
 174 0014 114B     		ldr	r3, .L21
 175 0016 CA22     		movs	r2, #202
 176 0018 C3F82428 		str	r2, [r3, #2084]
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_WPK = RTC_UNLOCK_KEY2;
 177              		.loc 1 235 9 is_stmt 1 view .LVU39
 178              		.loc 1 235 17 is_stmt 0 view .LVU40
 179 001c 5322     		movs	r2, #83
 180 001e C3F82428 		str	r2, [r3, #2084]
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* firstly clear RSYNF flag */
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_STAT &= (uint32_t)(~RTC_STAT_RSYNF);
 181              		.loc 1 238 9 is_stmt 1 view .LVU41
 182 0022 D3F80C28 		ldr	r2, [r3, #2060]
 183              		.loc 1 238 18 is_stmt 0 view .LVU42
 184 0026 22F02002 		bic	r2, r2, #32
 185 002a C3F80C28 		str	r2, [r3, #2060]
 186              	.LVL7:
 187              	.L16:
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* wait until RSYNF flag to be set */
 241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         do {
 188              		.loc 1 241 9 is_stmt 1 discriminator 2 view .LVU43
 242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_RSYNF;
 189              		.loc 1 242 13 discriminator 2 view .LVU44
 190              		.loc 1 242 27 is_stmt 0 discriminator 2 view .LVU45
 191 002e 0B4B     		ldr	r3, .L21
 192 0030 D3F80C28 		ldr	r2, [r3, #2060]
 193              		.loc 1 242 25 discriminator 2 view .LVU46
 194 0034 02F02002 		and	r2, r2, #32
 195              	.LVL8:
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 196              		.loc 1 243 37 is_stmt 1 discriminator 2 view .LVU47
 197              		.loc 1 243 18 is_stmt 0 discriminator 2 view .LVU48
 198 0038 019B     		ldr	r3, [sp, #4]
 199 003a 013B     		subs	r3, r3, #1
 200              		.loc 1 243 37 discriminator 2 view .LVU49
 201 003c 0193     		str	r3, [sp, #4]
 202 003e 0BB1     		cbz	r3, .L15
 203              		.loc 1 243 37 discriminator 1 view .LVU50
 204 0040 002A     		cmp	r2, #0
 205 0042 F4D0     		beq	.L16
 206              	.L15:
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if((uint32_t)RESET != flag_status) {
 207              		.loc 1 245 9 is_stmt 1 view .LVU51
 208              		.loc 1 245 11 is_stmt 0 view .LVU52
 209 0044 32B9     		cbnz	r2, .L19
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 210              		.loc 1 230 15 view .LVU53
 211 0046 0020     		movs	r0, #0
 212              	.L17:
 213              	.LVL9:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 9


 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = SUCCESS;
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* enable the write protection */
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_WPK = RTC_LOCK_KEY;
 214              		.loc 1 250 9 is_stmt 1 view .LVU54
 215              		.loc 1 250 17 is_stmt 0 view .LVU55
 216 0048 044B     		ldr	r3, .L21
 217 004a FF22     		movs	r2, #255
 218              	.LVL10:
 219              		.loc 1 250 17 view .LVU56
 220 004c C3F82428 		str	r2, [r3, #2084]
 221              	.LVL11:
 222              	.L14:
 251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = SUCCESS;
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 223              		.loc 1 255 5 is_stmt 1 view .LVU57
 256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 224              		.loc 1 256 1 is_stmt 0 view .LVU58
 225 0050 02B0     		add	sp, sp, #8
 226              	.LCFI4:
 227              		.cfi_remember_state
 228              		.cfi_def_cfa_offset 0
 229              		@ sp needed
 230 0052 7047     		bx	lr
 231              	.LVL12:
 232              	.L19:
 233              	.LCFI5:
 234              		.cfi_restore_state
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = SUCCESS;
 235              		.loc 1 246 26 view .LVU59
 236 0054 0120     		movs	r0, #1
 237 0056 F7E7     		b	.L17
 238              	.LVL13:
 239              	.L18:
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 240              		.loc 1 252 22 view .LVU60
 241 0058 0120     		movs	r0, #1
 242 005a F9E7     		b	.L14
 243              	.L22:
 244              		.align	2
 245              	.L21:
 246 005c 00200040 		.word	1073750016
 247              		.cfi_endproc
 248              	.LFE120:
 250              		.section	.text.rtc_deinit,"ax",%progbits
 251              		.align	1
 252              		.global	rtc_deinit
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	rtc_deinit:
 258              	.LFB116:
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 10


 259              		.loc 1 56 1 is_stmt 1 view -0
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 8
 262              		@ frame_needed = 0, uses_anonymous_args = 0
 263 0000 00B5     		push	{lr}
 264              	.LCFI6:
 265              		.cfi_def_cfa_offset 4
 266              		.cfi_offset 14, -4
 267 0002 83B0     		sub	sp, sp, #12
 268              	.LCFI7:
 269              		.cfi_def_cfa_offset 16
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_WTWF_TIMEOUT;
 270              		.loc 1 57 5 view .LVU62
 271              	.LVL14:
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 272              		.loc 1 58 5 view .LVU63
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 273              		.loc 1 58 23 is_stmt 0 view .LVU64
 274 0004 4FF48043 		mov	r3, #16384
 275 0008 0193     		str	r3, [sp, #4]
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* RTC_TAMP register is not under write protection */
 276              		.loc 1 59 5 is_stmt 1 view .LVU65
 277              	.LVL15:
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 278              		.loc 1 61 5 view .LVU66
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 279              		.loc 1 61 14 is_stmt 0 view .LVU67
 280 000a 274B     		ldr	r3, .L30
 281 000c 0022     		movs	r2, #0
 282 000e C3F84028 		str	r2, [r3, #2112]
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 283              		.loc 1 64 5 is_stmt 1 view .LVU68
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 284              		.loc 1 64 13 is_stmt 0 view .LVU69
 285 0012 CA22     		movs	r2, #202
 286 0014 C3F82428 		str	r2, [r3, #2084]
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 287              		.loc 1 65 5 is_stmt 1 view .LVU70
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 288              		.loc 1 65 13 is_stmt 0 view .LVU71
 289 0018 5322     		movs	r2, #83
 290 001a C3F82428 		str	r2, [r3, #2084]
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 291              		.loc 1 68 5 is_stmt 1 view .LVU72
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 292              		.loc 1 68 20 is_stmt 0 view .LVU73
 293 001e FFF7FEFF 		bl	rtc_init_mode_enter
 294              	.LVL16:
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* reset RTC_CTL register, but RTC_CTL[2��0] */
 295              		.loc 1 70 5 is_stmt 1 view .LVU74
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* reset RTC_CTL register, but RTC_CTL[2��0] */
 296              		.loc 1 70 7 is_stmt 0 view .LVU75
 297 0022 E8B1     		cbz	r0, .L24
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* before reset RTC_TIME and RTC_DATE, BPSHAD bit in RTC_CTL should be reset as the conditi
 298              		.loc 1 72 9 is_stmt 1 view .LVU76
 299 0024 204B     		ldr	r3, .L30
 300              	.LVL17:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 11


  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* before reset RTC_TIME and RTC_DATE, BPSHAD bit in RTC_CTL should be reset as the conditi
 301              		.loc 1 72 9 is_stmt 0 view .LVU77
 302 0026 D3F80828 		ldr	r2, [r3, #2056]
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* before reset RTC_TIME and RTC_DATE, BPSHAD bit in RTC_CTL should be reset as the conditi
 303              		.loc 1 72 17 view .LVU78
 304 002a 02F00702 		and	r2, r2, #7
 305 002e C3F80828 		str	r2, [r3, #2056]
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_DATE = RTC_DATE_RESET;
 306              		.loc 1 75 9 is_stmt 1 view .LVU79
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_DATE = RTC_DATE_RESET;
 307              		.loc 1 75 18 is_stmt 0 view .LVU80
 308 0032 0022     		movs	r2, #0
 309 0034 C3F80028 		str	r2, [r3, #2048]
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 310              		.loc 1 76 9 is_stmt 1 view .LVU81
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 311              		.loc 1 76 18 is_stmt 0 view .LVU82
 312 0038 42F20112 		movw	r2, #8449
 313 003c C3F80428 		str	r2, [r3, #2052]
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* only when RTC_CTL_WTEN=0 and RTC_STAT_WTWF=1 can write RTC_CTL[2��0] */
 314              		.loc 1 78 9 is_stmt 1 view .LVU83
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* only when RTC_CTL_WTEN=0 and RTC_STAT_WTWF=1 can write RTC_CTL[2��0] */
 315              		.loc 1 78 17 is_stmt 0 view .LVU84
 316 0040 1A4A     		ldr	r2, .L30+4
 317 0042 C3F81028 		str	r2, [r3, #2064]
 318              	.LVL18:
 319              	.L26:
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_WTWF;
 320              		.loc 1 81 9 is_stmt 1 discriminator 2 view .LVU85
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 321              		.loc 1 82 13 discriminator 2 view .LVU86
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 322              		.loc 1 82 27 is_stmt 0 discriminator 2 view .LVU87
 323 0046 184B     		ldr	r3, .L30
 324              	.LVL19:
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 325              		.loc 1 82 27 discriminator 2 view .LVU88
 326 0048 D3F80C28 		ldr	r2, [r3, #2060]
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 327              		.loc 1 82 25 discriminator 2 view .LVU89
 328 004c 02F00402 		and	r2, r2, #4
 329              	.LVL20:
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 330              		.loc 1 83 37 is_stmt 1 discriminator 2 view .LVU90
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 331              		.loc 1 83 18 is_stmt 0 discriminator 2 view .LVU91
 332 0050 019B     		ldr	r3, [sp, #4]
 333              	.LVL21:
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 334              		.loc 1 83 18 discriminator 2 view .LVU92
 335 0052 013B     		subs	r3, r3, #1
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 336              		.loc 1 83 37 discriminator 2 view .LVU93
 337 0054 0193     		str	r3, [sp, #4]
 338 0056 0BB1     		cbz	r3, .L25
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 339              		.loc 1 83 37 discriminator 1 view .LVU94
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 12


 340 0058 002A     		cmp	r2, #0
 341 005a F4D0     		beq	.L26
 342              	.L25:
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = ERROR;
 343              		.loc 1 85 9 is_stmt 1 view .LVU95
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = ERROR;
 344              		.loc 1 85 11 is_stmt 0 view .LVU96
 345 005c 3AB9     		cbnz	r2, .L29
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } else {
 346              		.loc 1 86 26 view .LVU97
 347 005e 0020     		movs	r0, #0
 348              	.LVL22:
 349              	.L24:
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 350              		.loc 1 107 5 is_stmt 1 view .LVU98
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 351              		.loc 1 107 13 is_stmt 0 view .LVU99
 352 0060 114B     		ldr	r3, .L30
 353 0062 FF22     		movs	r2, #255
 354 0064 C3F82428 		str	r2, [r3, #2084]
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 355              		.loc 1 109 5 is_stmt 1 view .LVU100
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 356              		.loc 1 110 1 is_stmt 0 view .LVU101
 357 0068 03B0     		add	sp, sp, #12
 358              	.LCFI8:
 359              		.cfi_remember_state
 360              		.cfi_def_cfa_offset 4
 361              		@ sp needed
 362 006a 5DF804FB 		ldr	pc, [sp], #4
 363              	.LVL23:
 364              	.L29:
 365              	.LCFI9:
 366              		.cfi_restore_state
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_WUT = RTC_WUT_RESET;
 367              		.loc 1 88 13 is_stmt 1 view .LVU102
 368 006e 0E4B     		ldr	r3, .L30
 369              	.LVL24:
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_WUT = RTC_WUT_RESET;
 370              		.loc 1 88 13 is_stmt 0 view .LVU103
 371 0070 D3F80828 		ldr	r2, [r3, #2056]
 372              	.LVL25:
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_WUT = RTC_WUT_RESET;
 373              		.loc 1 88 21 view .LVU104
 374 0074 0022     		movs	r2, #0
 375 0076 C3F80828 		str	r2, [r3, #2056]
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_COSC = RTC_REGISTER_RESET;
 376              		.loc 1 89 13 is_stmt 1 view .LVU105
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_COSC = RTC_REGISTER_RESET;
 377              		.loc 1 89 21 is_stmt 0 view .LVU106
 378 007a 4FF6FF71 		movw	r1, #65535
 379 007e C3F81418 		str	r1, [r3, #2068]
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* to write RTC_ALRMxSS register, ALRMxEN bit in RTC_CTL register should be reset as th
 380              		.loc 1 90 13 is_stmt 1 view .LVU107
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* to write RTC_ALRMxSS register, ALRMxEN bit in RTC_CTL register should be reset as th
 381              		.loc 1 90 22 is_stmt 0 view .LVU108
 382 0082 C3F81828 		str	r2, [r3, #2072]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 13


  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM1TD = RTC_REGISTER_RESET;
 383              		.loc 1 92 13 is_stmt 1 view .LVU109
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM1TD = RTC_REGISTER_RESET;
 384              		.loc 1 92 25 is_stmt 0 view .LVU110
 385 0086 C3F81C28 		str	r2, [r3, #2076]
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM0SS = RTC_REGISTER_RESET;
 386              		.loc 1 93 13 is_stmt 1 view .LVU111
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM0SS = RTC_REGISTER_RESET;
 387              		.loc 1 93 25 is_stmt 0 view .LVU112
 388 008a C3F82028 		str	r2, [r3, #2080]
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM1SS = RTC_REGISTER_RESET;
 389              		.loc 1 94 13 is_stmt 1 view .LVU113
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM1SS = RTC_REGISTER_RESET;
 390              		.loc 1 94 25 is_stmt 0 view .LVU114
 391 008e C3F84428 		str	r2, [r3, #2116]
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* reset RTC_STAT register, also exit init mode.
 392              		.loc 1 95 13 is_stmt 1 view .LVU115
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* reset RTC_STAT register, also exit init mode.
 393              		.loc 1 95 25 is_stmt 0 view .LVU116
 394 0092 C3F84828 		str	r2, [r3, #2120]
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* reset RTC_SHIFTCTL and RTC_HRFC register, this can be done without the init mode */
 395              		.loc 1 98 13 is_stmt 1 view .LVU117
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* reset RTC_SHIFTCTL and RTC_HRFC register, this can be done without the init mode */
 396              		.loc 1 98 22 is_stmt 0 view .LVU118
 397 0096 C3F80C28 		str	r2, [r3, #2060]
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_HRFC       = RTC_REGISTER_RESET;
 398              		.loc 1 100 13 is_stmt 1 view .LVU119
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_HRFC       = RTC_REGISTER_RESET;
 399              		.loc 1 100 28 is_stmt 0 view .LVU120
 400 009a C3F82C28 		str	r2, [r3, #2092]
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = rtc_register_sync_wait();
 401              		.loc 1 101 13 is_stmt 1 view .LVU121
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = rtc_register_sync_wait();
 402              		.loc 1 101 28 is_stmt 0 view .LVU122
 403 009e C3F83C28 		str	r2, [r3, #2108]
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 404              		.loc 1 102 13 is_stmt 1 view .LVU123
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 405              		.loc 1 102 28 is_stmt 0 view .LVU124
 406 00a2 FFF7FEFF 		bl	rtc_register_sync_wait
 407              	.LVL26:
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 408              		.loc 1 102 28 view .LVU125
 409 00a6 DBE7     		b	.L24
 410              	.L31:
 411              		.align	2
 412              	.L30:
 413 00a8 00200040 		.word	1073750016
 414 00ac FF007F00 		.word	8323327
 415              		.cfi_endproc
 416              	.LFE116:
 418              		.section	.text.rtc_init,"ax",%progbits
 419              		.align	1
 420              		.global	rtc_init
 421              		.syntax unified
 422              		.thumb
 423              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 14


 425              	rtc_init:
 426              	.LVL27:
 427              	.LFB117:
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 428              		.loc 1 134 1 is_stmt 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
 431              		@ frame_needed = 0, uses_anonymous_args = 0
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 432              		.loc 1 134 1 is_stmt 0 view .LVU127
 433 0000 70B5     		push	{r4, r5, r6, lr}
 434              	.LCFI10:
 435              		.cfi_def_cfa_offset 16
 436              		.cfi_offset 4, -16
 437              		.cfi_offset 5, -12
 438              		.cfi_offset 6, -8
 439              		.cfi_offset 14, -4
 440 0002 0446     		mov	r4, r0
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t reg_time = 0U, reg_date = 0U;
 441              		.loc 1 135 5 is_stmt 1 view .LVU128
 442              	.LVL28:
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 443              		.loc 1 136 5 view .LVU129
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DOW(rtc_initpara_struct->day_of_week) | \
 444              		.loc 1 138 5 view .LVU130
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DOW(rtc_initpara_struct->day_of_week) | \
 445              		.loc 1 138 17 is_stmt 0 view .LVU131
 446 0004 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_MON(rtc_initpara_struct->month) | \
 447              		.loc 1 139 17 view .LVU132
 448 0006 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 449 0008 5B03     		lsls	r3, r3, #13
 450 000a 9BB2     		uxth	r3, r3
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DOW(rtc_initpara_struct->day_of_week) | \
 451              		.loc 1 138 52 view .LVU133
 452 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DAY(rtc_initpara_struct->date));
 453              		.loc 1 140 17 view .LVU134
 454 0010 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 455 0012 1202     		lsls	r2, r2, #8
 456 0014 02F4F852 		and	r2, r2, #7936
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_MON(rtc_initpara_struct->month) | \
 457              		.loc 1 139 60 view .LVU135
 458 0018 1343     		orrs	r3, r3, r2
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 459              		.loc 1 141 17 view .LVU136
 460 001a 8278     		ldrb	r2, [r0, #2]	@ zero_extendqisi2
 461 001c 02F03F02 		and	r2, r2, #63
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DOW(rtc_initpara_struct->day_of_week) | \
 462              		.loc 1 138 14 view .LVU137
 463 0020 43EA0205 		orr	r5, r3, r2
 464              	.LVL29:
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_HR(rtc_initpara_struct->hour)  | \
 465              		.loc 1 143 5 is_stmt 1 view .LVU138
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_HR(rtc_initpara_struct->hour)  | \
 466              		.loc 1 143 36 is_stmt 0 view .LVU139
 467 0024 C368     		ldr	r3, [r0, #12]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 15


 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_MN(rtc_initpara_struct->minute) | \
 468              		.loc 1 144 17 view .LVU140
 469 0026 0279     		ldrb	r2, [r0, #4]	@ zero_extendqisi2
 470 0028 1204     		lsls	r2, r2, #16
 471 002a 02F47C12 		and	r2, r2, #4128768
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_HR(rtc_initpara_struct->hour)  | \
 472              		.loc 1 143 44 view .LVU141
 473 002e 1343     		orrs	r3, r3, r2
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_SC(rtc_initpara_struct->second));
 474              		.loc 1 145 17 view .LVU142
 475 0030 4279     		ldrb	r2, [r0, #5]	@ zero_extendqisi2
 476 0032 1202     		lsls	r2, r2, #8
 477 0034 02F4FE42 		and	r2, r2, #32512
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_MN(rtc_initpara_struct->minute) | \
 478              		.loc 1 144 53 view .LVU143
 479 0038 1343     		orrs	r3, r3, r2
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 480              		.loc 1 146 17 view .LVU144
 481 003a 8279     		ldrb	r2, [r0, #6]	@ zero_extendqisi2
 482 003c 02F07F02 		and	r2, r2, #127
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_HR(rtc_initpara_struct->hour)  | \
 483              		.loc 1 143 14 view .LVU145
 484 0040 43EA0206 		orr	r6, r3, r2
 485              	.LVL30:
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 486              		.loc 1 149 5 is_stmt 1 view .LVU146
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 487              		.loc 1 149 13 is_stmt 0 view .LVU147
 488 0044 174B     		ldr	r3, .L36
 489 0046 CA22     		movs	r2, #202
 490 0048 C3F82428 		str	r2, [r3, #2084]
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 491              		.loc 1 150 5 is_stmt 1 view .LVU148
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 492              		.loc 1 150 13 is_stmt 0 view .LVU149
 493 004c 5322     		movs	r2, #83
 494 004e C3F82428 		str	r2, [r3, #2084]
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 495              		.loc 1 153 5 is_stmt 1 view .LVU150
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 496              		.loc 1 153 20 is_stmt 0 view .LVU151
 497 0052 FFF7FEFF 		bl	rtc_init_mode_enter
 498              	.LVL31:
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_PSC = (uint32_t)(PSC_FACTOR_A(rtc_initpara_struct->factor_asyn) | \
 499              		.loc 1 155 5 is_stmt 1 view .LVU152
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_PSC = (uint32_t)(PSC_FACTOR_A(rtc_initpara_struct->factor_asyn) | \
 500              		.loc 1 155 7 is_stmt 0 view .LVU153
 501 0056 20B9     		cbnz	r0, .L35
 502              	.LVL32:
 503              	.L33:
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 504              		.loc 1 173 5 is_stmt 1 view .LVU154
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 505              		.loc 1 173 13 is_stmt 0 view .LVU155
 506 0058 124B     		ldr	r3, .L36
 507 005a FF22     		movs	r2, #255
 508 005c C3F82428 		str	r2, [r3, #2084]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 16


 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 509              		.loc 1 175 5 is_stmt 1 view .LVU156
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 510              		.loc 1 176 1 is_stmt 0 view .LVU157
 511 0060 70BD     		pop	{r4, r5, r6, pc}
 512              	.LVL33:
 513              	.L35:
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->factor_syn));
 514              		.loc 1 156 9 is_stmt 1 view .LVU158
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->factor_syn));
 515              		.loc 1 156 30 is_stmt 0 view .LVU159
 516 0062 2289     		ldrh	r2, [r4, #8]
 517 0064 1204     		lsls	r2, r2, #16
 518 0066 02F4FE02 		and	r2, r2, #8323072
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 519              		.loc 1 157 30 view .LVU160
 520 006a 6389     		ldrh	r3, [r4, #10]
 521 006c C3F30E03 		ubfx	r3, r3, #0, #15
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->factor_syn));
 522              		.loc 1 156 19 view .LVU161
 523 0070 1A43     		orrs	r2, r2, r3
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->factor_syn));
 524              		.loc 1 156 17 view .LVU162
 525 0072 0C4B     		ldr	r3, .L36
 526              	.LVL34:
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->factor_syn));
 527              		.loc 1 156 17 view .LVU163
 528 0074 C3F81028 		str	r2, [r3, #2064]
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_DATE = (uint32_t)reg_date;
 529              		.loc 1 159 9 is_stmt 1 view .LVU164
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_DATE = (uint32_t)reg_date;
 530              		.loc 1 159 18 is_stmt 0 view .LVU165
 531 0078 C3F80068 		str	r6, [r3, #2048]
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 532              		.loc 1 160 9 is_stmt 1 view .LVU166
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 533              		.loc 1 160 18 is_stmt 0 view .LVU167
 534 007c C3F80458 		str	r5, [r3, #2052]
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |=  rtc_initpara_struct->display_format;
 535              		.loc 1 162 9 is_stmt 1 view .LVU168
 536 0080 D3F80828 		ldr	r2, [r3, #2056]
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |=  rtc_initpara_struct->display_format;
 537              		.loc 1 162 17 is_stmt 0 view .LVU169
 538 0084 22F04002 		bic	r2, r2, #64
 539 0088 C3F80828 		str	r2, [r3, #2056]
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 540              		.loc 1 163 9 is_stmt 1 view .LVU170
 541 008c D3F80828 		ldr	r2, [r3, #2056]
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 542              		.loc 1 163 40 is_stmt 0 view .LVU171
 543 0090 2169     		ldr	r1, [r4, #16]
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 544              		.loc 1 163 17 view .LVU172
 545 0092 0A43     		orrs	r2, r2, r1
 546 0094 C3F80828 		str	r2, [r3, #2056]
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 547              		.loc 1 166 9 is_stmt 1 view .LVU173
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 17


 548 0098 FFF7FEFF 		bl	rtc_init_mode_exit
 549              	.LVL35:
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 550              		.loc 1 169 9 view .LVU174
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 551              		.loc 1 169 24 is_stmt 0 view .LVU175
 552 009c FFF7FEFF 		bl	rtc_register_sync_wait
 553              	.LVL36:
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 554              		.loc 1 169 24 view .LVU176
 555 00a0 DAE7     		b	.L33
 556              	.L37:
 557 00a2 00BF     		.align	2
 558              	.L36:
 559 00a4 00200040 		.word	1073750016
 560              		.cfi_endproc
 561              	.LFE117:
 563              		.section	.text.rtc_current_time_get,"ax",%progbits
 564              		.align	1
 565              		.global	rtc_current_time_get
 566              		.syntax unified
 567              		.thumb
 568              		.thumb_func
 570              	rtc_current_time_get:
 571              	.LVL37:
 572              	.LFB121:
 257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    get current time and date
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] rtc_initpara_struct: pointer to a rtc_parameter_struct structure which contains
 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 parameters for initialization of the rtc peripheral
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 members of the structure and the member values are shown as below:
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   year: 0x0 - 0x99(BCD format)
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   month: RTC_JAN, RTC_FEB, RTC_MAR, RTC_APR, RTC_MAY, RTC_JUN,
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              RTC_JUL, RTC_AUG, RTC_SEP, RTC_OCT, RTC_NOV, RTC_DEC
 267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   date: 0x1 - 0x31(BCD format)
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   day_of_week: RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                    RTC_FRIDAY, RTC_SATURDAY, RTC_SUNDAY
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the rtc_displ
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   minute: 0x0 - 0x59(BCD format)
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   second: 0x0 - 0x59(BCD format)
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   factor_asyn: 0x0 - 0x7F
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   factor_syn: 0x0 - 0x7FFF
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   am_pm: RTC_AM, RTC_PM
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   display_format: RTC_24HOUR, RTC_12HOUR
 277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_current_time_get(rtc_parameter_struct *rtc_initpara_struct)
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 573              		.loc 1 280 1 is_stmt 1 view -0
 574              		.cfi_startproc
 575              		@ args = 0, pretend = 0, frame = 0
 576              		@ frame_needed = 0, uses_anonymous_args = 0
 577              		@ link register save eliminated.
 578              		.loc 1 280 1 is_stmt 0 view .LVU178
 579 0000 10B4     		push	{r4}
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 18


 580              	.LCFI11:
 581              		.cfi_def_cfa_offset 4
 582              		.cfi_offset 4, -4
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t temp_tr = 0U, temp_dr = 0U, temp_pscr = 0U, temp_ctlr = 0U;
 583              		.loc 1 281 5 is_stmt 1 view .LVU179
 584              	.LVL38:
 282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     temp_tr = (uint32_t)RTC_TIME;
 585              		.loc 1 283 5 view .LVU180
 586              		.loc 1 283 13 is_stmt 0 view .LVU181
 587 0002 184C     		ldr	r4, .L40
 588 0004 D4F80038 		ldr	r3, [r4, #2048]
 589              	.LVL39:
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     temp_dr = (uint32_t)RTC_DATE;
 590              		.loc 1 284 5 is_stmt 1 view .LVU182
 591              		.loc 1 284 13 is_stmt 0 view .LVU183
 592 0008 D4F80428 		ldr	r2, [r4, #2052]
 593              	.LVL40:
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     temp_pscr = (uint32_t)RTC_PSC;
 594              		.loc 1 285 5 is_stmt 1 view .LVU184
 595              		.loc 1 285 15 is_stmt 0 view .LVU185
 596 000c D4F81018 		ldr	r1, [r4, #2064]
 597              	.LVL41:
 286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     temp_ctlr = (uint32_t)RTC_CTL;
 598              		.loc 1 286 5 is_stmt 1 view .LVU186
 599              		.loc 1 286 15 is_stmt 0 view .LVU187
 600 0010 D4F80848 		ldr	r4, [r4, #2056]
 601              	.LVL42:
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* get current time and construct rtc_parameter_struct structure */
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->year = (uint8_t)GET_DATE_YR(temp_dr);
 602              		.loc 1 289 5 is_stmt 1 view .LVU188
 603              		.loc 1 289 33 is_stmt 0 view .LVU189
 604 0014 C2F3074C 		ubfx	ip, r2, #16, #8
 605              		.loc 1 289 31 view .LVU190
 606 0018 80F800C0 		strb	ip, [r0]
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->month = (uint8_t)GET_DATE_MON(temp_dr);
 607              		.loc 1 290 5 is_stmt 1 view .LVU191
 608              		.loc 1 290 34 is_stmt 0 view .LVU192
 609 001c C2F3042C 		ubfx	ip, r2, #8, #5
 610              		.loc 1 290 32 view .LVU193
 611 0020 80F801C0 		strb	ip, [r0, #1]
 291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->date = (uint8_t)GET_DATE_DAY(temp_dr);
 612              		.loc 1 291 5 is_stmt 1 view .LVU194
 613              		.loc 1 291 33 is_stmt 0 view .LVU195
 614 0024 02F03F0C 		and	ip, r2, #63
 615              		.loc 1 291 31 view .LVU196
 616 0028 80F802C0 		strb	ip, [r0, #2]
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->day_of_week = (uint8_t)GET_DATE_DOW(temp_dr);
 617              		.loc 1 292 5 is_stmt 1 view .LVU197
 618              		.loc 1 292 40 is_stmt 0 view .LVU198
 619 002c C2F34232 		ubfx	r2, r2, #13, #3
 620              	.LVL43:
 621              		.loc 1 292 38 view .LVU199
 622 0030 C270     		strb	r2, [r0, #3]
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->hour = (uint8_t)GET_TIME_HR(temp_tr);
 623              		.loc 1 293 5 is_stmt 1 view .LVU200
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 19


 624              		.loc 1 293 33 is_stmt 0 view .LVU201
 625 0032 C3F30542 		ubfx	r2, r3, #16, #6
 626              		.loc 1 293 31 view .LVU202
 627 0036 0271     		strb	r2, [r0, #4]
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->minute = (uint8_t)GET_TIME_MN(temp_tr);
 628              		.loc 1 294 5 is_stmt 1 view .LVU203
 629              		.loc 1 294 35 is_stmt 0 view .LVU204
 630 0038 C3F30622 		ubfx	r2, r3, #8, #7
 631              		.loc 1 294 33 view .LVU205
 632 003c 4271     		strb	r2, [r0, #5]
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->second = (uint8_t)GET_TIME_SC(temp_tr);
 633              		.loc 1 295 5 is_stmt 1 view .LVU206
 634              		.loc 1 295 35 is_stmt 0 view .LVU207
 635 003e 03F07F02 		and	r2, r3, #127
 636              		.loc 1 295 33 view .LVU208
 637 0042 8271     		strb	r2, [r0, #6]
 296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->factor_asyn = (uint16_t)GET_PSC_FACTOR_A(temp_pscr);
 638              		.loc 1 296 5 is_stmt 1 view .LVU209
 639              		.loc 1 296 40 is_stmt 0 view .LVU210
 640 0044 C1F30642 		ubfx	r2, r1, #16, #7
 641              		.loc 1 296 38 view .LVU211
 642 0048 0281     		strh	r2, [r0, #8]	@ movhi
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->factor_syn = (uint16_t)GET_PSC_FACTOR_S(temp_pscr);
 643              		.loc 1 297 5 is_stmt 1 view .LVU212
 644              		.loc 1 297 39 is_stmt 0 view .LVU213
 645 004a C1F30E01 		ubfx	r1, r1, #0, #15
 646              	.LVL44:
 647              		.loc 1 297 37 view .LVU214
 648 004e 4181     		strh	r1, [r0, #10]	@ movhi
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->am_pm = (uint32_t)(temp_tr & RTC_TIME_PM);
 649              		.loc 1 298 5 is_stmt 1 view .LVU215
 650              		.loc 1 298 34 is_stmt 0 view .LVU216
 651 0050 03F48003 		and	r3, r3, #4194304
 652              	.LVL45:
 653              		.loc 1 298 32 view .LVU217
 654 0054 C360     		str	r3, [r0, #12]
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->display_format = (uint32_t)(temp_ctlr & RTC_CTL_CS);
 655              		.loc 1 299 5 is_stmt 1 view .LVU218
 656              		.loc 1 299 43 is_stmt 0 view .LVU219
 657 0056 04F04004 		and	r4, r4, #64
 658              	.LVL46:
 659              		.loc 1 299 41 view .LVU220
 660 005a 0461     		str	r4, [r0, #16]
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 661              		.loc 1 300 1 view .LVU221
 662 005c 5DF8044B 		ldr	r4, [sp], #4
 663              	.LCFI12:
 664              		.cfi_restore 4
 665              		.cfi_def_cfa_offset 0
 666 0060 7047     		bx	lr
 667              	.L41:
 668 0062 00BF     		.align	2
 669              	.L40:
 670 0064 00200040 		.word	1073750016
 671              		.cfi_endproc
 672              	.LFE121:
 674              		.section	.text.rtc_subsecond_get,"ax",%progbits
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 20


 675              		.align	1
 676              		.global	rtc_subsecond_get
 677              		.syntax unified
 678              		.thumb
 679              		.thumb_func
 681              	rtc_subsecond_get:
 682              	.LFB122:
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    get current subsecond value
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     current subsecond value
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** uint32_t rtc_subsecond_get(void)
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 683              		.loc 1 309 1 is_stmt 1 view -0
 684              		.cfi_startproc
 685              		@ args = 0, pretend = 0, frame = 0
 686              		@ frame_needed = 0, uses_anonymous_args = 0
 687              		@ link register save eliminated.
 310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t reg = 0U;
 688              		.loc 1 310 5 view .LVU223
 689              	.LVL47:
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* if BPSHAD bit is reset, reading RTC_SS will lock RTC_TIME and RTC_DATE automatically */
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     reg = (uint32_t)RTC_SS;
 690              		.loc 1 312 5 view .LVU224
 691              		.loc 1 312 9 is_stmt 0 view .LVU225
 692 0000 024B     		ldr	r3, .L43
 693 0002 D3F82808 		ldr	r0, [r3, #2088]
 694              	.LVL48:
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* read RTC_DATE to unlock the 3 shadow registers */
 314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     (void)(RTC_DATE);
 695              		.loc 1 314 5 is_stmt 1 view .LVU226
 696 0006 D3F80438 		ldr	r3, [r3, #2052]
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return reg;
 697              		.loc 1 316 5 view .LVU227
 317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 698              		.loc 1 317 1 is_stmt 0 view .LVU228
 699 000a 7047     		bx	lr
 700              	.L44:
 701              		.align	2
 702              	.L43:
 703 000c 00200040 		.word	1073750016
 704              		.cfi_endproc
 705              	.LFE122:
 707              		.section	.text.rtc_alarm_config,"ax",%progbits
 708              		.align	1
 709              		.global	rtc_alarm_config
 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 714              	rtc_alarm_config:
 715              	.LVL49:
 716              	.LFB123:
 318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 21


 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    configure RTC alarm
 321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_alarm: RTC_ALARM0 or RTC_ALARM1
 322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_alarm_time: pointer to a rtc_alarm_struct structure which contains
 323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 parameters for RTC alarm configuration
 324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 members of the structure and the member values are shown as below:
 325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_mask: RTC_ALARM_NONE_MASK, RTC_ALARM_DATE_MASK, RTC_ALARM_HOUR_MASK
 326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                   RTC_ALARM_MINUTE_MASK, RTC_ALARM_SECOND_MASK, RTC_ALARM_ALL_MASK
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   weekday_or_date: RTC_ALARM_DATE_SELECTED, RTC_ALARM_WEEKDAY_SELECTED
 328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_day: 1) 0x1 - 0x31(BCD format) if RTC_ALARM_DATE_SELECTED is set
 329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                  2) RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY, RTC_FRIDAY,
 330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                     RTC_SATURDAY, RTC_SUNDAY if RTC_ALARM_WEEKDAY_SELECTED is set
 331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the rtc
 332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_minute: 0x0 - 0x59(BCD format)
 333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_second: 0x0 - 0x59(BCD format)
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   am_pm: RTC_AM, RTC_PM
 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_alarm_config(uint8_t rtc_alarm, rtc_alarm_struct *rtc_alarm_time)
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 717              		.loc 1 339 1 is_stmt 1 view -0
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 0
 720              		@ frame_needed = 0, uses_anonymous_args = 0
 721              		@ link register save eliminated.
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t reg_alrmtd = 0U;
 722              		.loc 1 340 5 view .LVU230
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     reg_alrmtd = (rtc_alarm_time->alarm_mask | \
 723              		.loc 1 342 5 view .LVU231
 724              		.loc 1 342 33 is_stmt 0 view .LVU232
 725 0000 0B68     		ldr	r3, [r1]
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   rtc_alarm_time->weekday_or_date | \
 726              		.loc 1 343 33 view .LVU233
 727 0002 4A68     		ldr	r2, [r1, #4]
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   rtc_alarm_time->weekday_or_date | \
 728              		.loc 1 342 46 view .LVU234
 729 0004 1343     		orrs	r3, r3, r2
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   rtc_alarm_time->am_pm | \
 730              		.loc 1 344 33 view .LVU235
 731 0006 CA68     		ldr	r2, [r1, #12]
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   rtc_alarm_time->weekday_or_date | \
 732              		.loc 1 343 51 view .LVU236
 733 0008 1343     		orrs	r3, r3, r2
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ALRMTD_DAY(rtc_alarm_time->alarm_day) | \
 734              		.loc 1 345 19 view .LVU237
 735 000a 0A7A     		ldrb	r2, [r1, #8]	@ zero_extendqisi2
 736 000c 1206     		lsls	r2, r2, #24
 737 000e 02F07C52 		and	r2, r2, #1056964608
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   rtc_alarm_time->am_pm | \
 738              		.loc 1 344 41 view .LVU238
 739 0012 1343     		orrs	r3, r3, r2
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ALRMTD_HR(rtc_alarm_time->alarm_hour) | \
 740              		.loc 1 346 19 view .LVU239
 741 0014 4A7A     		ldrb	r2, [r1, #9]	@ zero_extendqisi2
 742 0016 1204     		lsls	r2, r2, #16
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 22


 743 0018 02F47C12 		and	r2, r2, #4128768
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ALRMTD_DAY(rtc_alarm_time->alarm_day) | \
 744              		.loc 1 345 57 view .LVU240
 745 001c 1343     		orrs	r3, r3, r2
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ALRMTD_MN(rtc_alarm_time->alarm_minute) | \
 746              		.loc 1 347 19 view .LVU241
 747 001e 8A7A     		ldrb	r2, [r1, #10]	@ zero_extendqisi2
 748 0020 1202     		lsls	r2, r2, #8
 749 0022 02F4FE42 		and	r2, r2, #32512
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ALRMTD_HR(rtc_alarm_time->alarm_hour) | \
 750              		.loc 1 346 57 view .LVU242
 751 0026 1343     		orrs	r3, r3, r2
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ALRMTD_SC(rtc_alarm_time->alarm_second));
 752              		.loc 1 348 19 view .LVU243
 753 0028 CA7A     		ldrb	r2, [r1, #11]	@ zero_extendqisi2
 754 002a 02F07F02 		and	r2, r2, #127
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   rtc_alarm_time->weekday_or_date | \
 755              		.loc 1 342 16 view .LVU244
 756 002e 1343     		orrs	r3, r3, r2
 757              	.LVL50:
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 758              		.loc 1 351 5 is_stmt 1 view .LVU245
 759              		.loc 1 351 13 is_stmt 0 view .LVU246
 760 0030 094A     		ldr	r2, .L49
 761 0032 CA21     		movs	r1, #202
 762              	.LVL51:
 763              		.loc 1 351 13 view .LVU247
 764 0034 C2F82418 		str	r1, [r2, #2084]
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 765              		.loc 1 352 5 is_stmt 1 view .LVU248
 766              		.loc 1 352 13 is_stmt 0 view .LVU249
 767 0038 5321     		movs	r1, #83
 768 003a C2F82418 		str	r1, [r2, #2084]
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(RTC_ALARM0 == rtc_alarm) {
 769              		.loc 1 354 5 is_stmt 1 view .LVU250
 770              		.loc 1 354 7 is_stmt 0 view .LVU251
 771 003e 0128     		cmp	r0, #1
 772 0040 07D0     		beq	.L48
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM0TD = (uint32_t)reg_alrmtd;
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM1TD = (uint32_t)reg_alrmtd;
 773              		.loc 1 358 9 is_stmt 1 view .LVU252
 774              		.loc 1 358 21 is_stmt 0 view .LVU253
 775 0042 054A     		ldr	r2, .L49
 776 0044 C2F82038 		str	r3, [r2, #2080]
 777              	.L47:
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 778              		.loc 1 361 5 is_stmt 1 view .LVU254
 779              		.loc 1 361 13 is_stmt 0 view .LVU255
 780 0048 034B     		ldr	r3, .L49
 781              	.LVL52:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 23


 782              		.loc 1 361 13 view .LVU256
 783 004a FF22     		movs	r2, #255
 784 004c C3F82428 		str	r2, [r3, #2084]
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 785              		.loc 1 362 1 view .LVU257
 786 0050 7047     		bx	lr
 787              	.LVL53:
 788              	.L48:
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM0TD = (uint32_t)reg_alrmtd;
 789              		.loc 1 355 9 is_stmt 1 view .LVU258
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM0TD = (uint32_t)reg_alrmtd;
 790              		.loc 1 355 21 is_stmt 0 view .LVU259
 791 0052 C2F81C38 		str	r3, [r2, #2076]
 792 0056 F7E7     		b	.L47
 793              	.L50:
 794              		.align	2
 795              	.L49:
 796 0058 00200040 		.word	1073750016
 797              		.cfi_endproc
 798              	.LFE123:
 800              		.section	.text.rtc_alarm_subsecond_config,"ax",%progbits
 801              		.align	1
 802              		.global	rtc_alarm_subsecond_config
 803              		.syntax unified
 804              		.thumb
 805              		.thumb_func
 807              	rtc_alarm_subsecond_config:
 808              	.LVL54:
 809              	.LFB124:
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    configure subsecond of RTC alarm
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_alarm: RTC_ALARM0 or RTC_ALARM1
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  mask_subsecond: alarm subsecond mask
 368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_0_14: mask alarm subsecond configuration
 369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_1_14: mask RTC_ALRMXSS_SSC[14:1], and RTC_ALRMXSS_SSC[0] is to be com
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_2_14: mask RTC_ALRMXSS_SSC[14:2], and RTC_ALRMXSS_SSC[1:0] is to be c
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_3_14: mask RTC_ALRMXSS_SSC[14:3], and RTC_ALRMXSS_SSC[2:0] is to be c
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_4_14: mask RTC_ALRMXSS_SSC[14:4]], and RTC_ALRMXSS_SSC[3:0] is to be 
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_5_14: mask RTC_ALRMXSS_SSC[14:5], and RTC_ALRMXSS_SSC[4:0] is to be c
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_6_14: mask RTC_ALRMXSS_SSC[14:6], and RTC_ALRMXSS_SSC[5:0] is to be c
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_7_14: mask RTC_ALRMXSS_SSC[14:7], and RTC_ALRMXSS_SSC[6:0] is to be c
 376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_8_14: mask RTC_ALRMXSS_SSC[14:8], and RTC_ALRMXSS_SSC[7:0] is to be c
 377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_9_14: mask RTC_ALRMXSS_SSC[14:9], and RTC_ALRMXSS_SSC[8:0] is to be c
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_10_14: mask RTC_ALRMXSS_SSC[14:10], and RTC_ALRMXSS_SSC[9:0] is to be
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_11_14: mask RTC_ALRMXSS_SSC[14:11], and RTC_ALRMXSS_SSC[10:0] is to b
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_12_14: mask RTC_ALRMXSS_SSC[14:12], and RTC_ALRMXSS_SSC[11:0] is to b
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_13_14: mask RTC_ALRMXSS_SSC[14:13], and RTC_ALRMXSS_SSC[12:0] is to b
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_14: mask RTC_ALRMXSS_SSC[14], and RTC_ALRMXSS_SSC[13:0] is to be comp
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_NONE: mask none, and RTC_ALRMXSS_SSC[14:0] is to be compared
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  subsecond: alarm subsecond value(0x000 - 0x7FFF)
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_alarm_subsecond_config(uint8_t rtc_alarm, uint32_t mask_subsecond, uint32_t subsecond)
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 810              		.loc 1 389 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 24


 811              		.cfi_startproc
 812              		@ args = 0, pretend = 0, frame = 0
 813              		@ frame_needed = 0, uses_anonymous_args = 0
 814              		@ link register save eliminated.
 815              		.loc 1 389 1 is_stmt 0 view .LVU261
 816 0000 10B4     		push	{r4}
 817              	.LCFI13:
 818              		.cfi_def_cfa_offset 4
 819              		.cfi_offset 4, -4
 390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 820              		.loc 1 391 5 is_stmt 1 view .LVU262
 821              		.loc 1 391 13 is_stmt 0 view .LVU263
 822 0002 0C4B     		ldr	r3, .L56
 823 0004 CA24     		movs	r4, #202
 824 0006 C3F82448 		str	r4, [r3, #2084]
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 825              		.loc 1 392 5 is_stmt 1 view .LVU264
 826              		.loc 1 392 13 is_stmt 0 view .LVU265
 827 000a 5324     		movs	r4, #83
 828 000c C3F82448 		str	r4, [r3, #2084]
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(RTC_ALARM0 == rtc_alarm) {
 829              		.loc 1 394 5 is_stmt 1 view .LVU266
 830              		.loc 1 394 7 is_stmt 0 view .LVU267
 831 0010 0128     		cmp	r0, #1
 832 0012 0AD0     		beq	.L55
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM0SS = mask_subsecond | subsecond;
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM1SS = mask_subsecond | subsecond;
 833              		.loc 1 397 9 is_stmt 1 view .LVU268
 834              		.loc 1 397 38 is_stmt 0 view .LVU269
 835 0014 1143     		orrs	r1, r1, r2
 836              	.LVL55:
 837              		.loc 1 397 21 view .LVU270
 838 0016 074B     		ldr	r3, .L56
 839 0018 C3F84818 		str	r1, [r3, #2120]
 840              	.LVL56:
 841              	.L53:
 398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 842              		.loc 1 400 5 is_stmt 1 view .LVU271
 843              		.loc 1 400 13 is_stmt 0 view .LVU272
 844 001c 054B     		ldr	r3, .L56
 845 001e FF22     		movs	r2, #255
 846 0020 C3F82428 		str	r2, [r3, #2084]
 401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 847              		.loc 1 401 1 view .LVU273
 848 0024 5DF8044B 		ldr	r4, [sp], #4
 849              	.LCFI14:
 850              		.cfi_remember_state
 851              		.cfi_restore 4
 852              		.cfi_def_cfa_offset 0
 853 0028 7047     		bx	lr
 854              	.LVL57:
 855              	.L55:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 25


 856              	.LCFI15:
 857              		.cfi_restore_state
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM0SS = mask_subsecond | subsecond;
 858              		.loc 1 395 9 is_stmt 1 view .LVU274
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM0SS = mask_subsecond | subsecond;
 859              		.loc 1 395 38 is_stmt 0 view .LVU275
 860 002a 0A43     		orrs	r2, r2, r1
 861              	.LVL58:
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM0SS = mask_subsecond | subsecond;
 862              		.loc 1 395 21 view .LVU276
 863 002c C3F84428 		str	r2, [r3, #2116]
 864 0030 F4E7     		b	.L53
 865              	.L57:
 866 0032 00BF     		.align	2
 867              	.L56:
 868 0034 00200040 		.word	1073750016
 869              		.cfi_endproc
 870              	.LFE124:
 872              		.section	.text.rtc_alarm_get,"ax",%progbits
 873              		.align	1
 874              		.global	rtc_alarm_get
 875              		.syntax unified
 876              		.thumb
 877              		.thumb_func
 879              	rtc_alarm_get:
 880              	.LVL59:
 881              	.LFB125:
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    get RTC alarm
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_alarm: RTC_ALARM0 or RTC_ALARM1
 406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] rtc_alarm_time: pointer to a rtc_alarm_struct structure which contains
 407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 parameters for RTC alarm configuration
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 members of the structure and the member values are shown as below:
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_mask: RTC_ALARM_NONE_MASK, RTC_ALARM_DATE_MASK, RTC_ALARM_HOUR_MASK
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                   RTC_ALARM_MINUTE_MASK, RTC_ALARM_SECOND_MASK, RTC_ALARM_ALL_MASK
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   weekday_or_date: RTC_ALARM_DATE_SELECTED, RTC_ALARM_WEEKDAY_SELECTED
 412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_day: 1) 0x1 - 0x31(BCD format) if RTC_ALARM_DATE_SELECTED is set
 413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                  2) RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY, RTC_FRIDAY,
 414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                     RTC_SATURDAY, RTC_SUNDAY if RTC_ALARM_WEEKDAY_SELECTED is set
 415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the rtc
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_minute: 0x0 - 0x59(BCD format)
 417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_second: 0x0 - 0x59(BCD format)
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   am_pm: RTC_AM, RTC_PM
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_alarm_get(uint8_t rtc_alarm, rtc_alarm_struct *rtc_alarm_time)
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 882              		.loc 1 422 1 is_stmt 1 view -0
 883              		.cfi_startproc
 884              		@ args = 0, pretend = 0, frame = 0
 885              		@ frame_needed = 0, uses_anonymous_args = 0
 886              		@ link register save eliminated.
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t reg_alrmtd = 0U;
 887              		.loc 1 423 5 view .LVU278
 424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* get the value of RTC_ALRM0TD register */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 26


 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(RTC_ALARM0 == rtc_alarm) {
 888              		.loc 1 426 5 view .LVU279
 889              		.loc 1 426 7 is_stmt 0 view .LVU280
 890 0000 0128     		cmp	r0, #1
 891 0002 18D0     		beq	.L61
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         reg_alrmtd = RTC_ALRM0TD;
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         reg_alrmtd = RTC_ALRM1TD;
 892              		.loc 1 429 9 is_stmt 1 view .LVU281
 893              		.loc 1 429 20 is_stmt 0 view .LVU282
 894 0004 0E4B     		ldr	r3, .L62
 895 0006 D3F82038 		ldr	r3, [r3, #2080]
 896              	.LVL60:
 897              	.L60:
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* get alarm parameters and construct the rtc_alarm_struct structure */
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->alarm_mask = reg_alrmtd & RTC_ALARM_ALL_MASK;
 898              		.loc 1 432 5 is_stmt 1 view .LVU283
 899              		.loc 1 432 45 is_stmt 0 view .LVU284
 900 000a 03F08032 		and	r2, r3, #-2139062144
 901              		.loc 1 432 32 view .LVU285
 902 000e 0A60     		str	r2, [r1]
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->am_pm = (uint32_t)(reg_alrmtd & RTC_ALRMXTD_PM);
 903              		.loc 1 433 5 is_stmt 1 view .LVU286
 904              		.loc 1 433 29 is_stmt 0 view .LVU287
 905 0010 03F48002 		and	r2, r3, #4194304
 906              		.loc 1 433 27 view .LVU288
 907 0014 CA60     		str	r2, [r1, #12]
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->weekday_or_date = (uint32_t)(reg_alrmtd & RTC_ALRMXTD_DOWS);
 908              		.loc 1 434 5 is_stmt 1 view .LVU289
 909              		.loc 1 434 39 is_stmt 0 view .LVU290
 910 0016 03F08042 		and	r2, r3, #1073741824
 911              		.loc 1 434 37 view .LVU291
 912 001a 4A60     		str	r2, [r1, #4]
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->alarm_day = (uint8_t)GET_ALRMTD_DAY(reg_alrmtd);
 913              		.loc 1 435 5 is_stmt 1 view .LVU292
 914              		.loc 1 435 33 is_stmt 0 view .LVU293
 915 001c C3F30562 		ubfx	r2, r3, #24, #6
 916              		.loc 1 435 31 view .LVU294
 917 0020 0A72     		strb	r2, [r1, #8]
 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->alarm_hour = (uint8_t)GET_ALRMTD_HR(reg_alrmtd);
 918              		.loc 1 436 5 is_stmt 1 view .LVU295
 919              		.loc 1 436 34 is_stmt 0 view .LVU296
 920 0022 C3F30542 		ubfx	r2, r3, #16, #6
 921              		.loc 1 436 32 view .LVU297
 922 0026 4A72     		strb	r2, [r1, #9]
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->alarm_minute = (uint8_t)GET_ALRMTD_MN(reg_alrmtd);
 923              		.loc 1 437 5 is_stmt 1 view .LVU298
 924              		.loc 1 437 36 is_stmt 0 view .LVU299
 925 0028 C3F30622 		ubfx	r2, r3, #8, #7
 926              		.loc 1 437 34 view .LVU300
 927 002c 8A72     		strb	r2, [r1, #10]
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->alarm_second = (uint8_t)GET_ALRMTD_SC(reg_alrmtd);
 928              		.loc 1 438 5 is_stmt 1 view .LVU301
 929              		.loc 1 438 36 is_stmt 0 view .LVU302
 930 002e 03F07F03 		and	r3, r3, #127
 931              	.LVL61:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 27


 932              		.loc 1 438 34 view .LVU303
 933 0032 CB72     		strb	r3, [r1, #11]
 439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 934              		.loc 1 439 1 view .LVU304
 935 0034 7047     		bx	lr
 936              	.LVL62:
 937              	.L61:
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 938              		.loc 1 427 9 is_stmt 1 view .LVU305
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 939              		.loc 1 427 20 is_stmt 0 view .LVU306
 940 0036 024B     		ldr	r3, .L62
 941 0038 D3F81C38 		ldr	r3, [r3, #2076]
 942              	.LVL63:
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 943              		.loc 1 427 20 view .LVU307
 944 003c E5E7     		b	.L60
 945              	.L63:
 946 003e 00BF     		.align	2
 947              	.L62:
 948 0040 00200040 		.word	1073750016
 949              		.cfi_endproc
 950              	.LFE125:
 952              		.section	.text.rtc_alarm_subsecond_get,"ax",%progbits
 953              		.align	1
 954              		.global	rtc_alarm_subsecond_get
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 959              	rtc_alarm_subsecond_get:
 960              	.LVL64:
 961              	.LFB126:
 440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    get RTC alarm subsecond
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_alarm: RTC_ALARM0 or RTC_ALARM1
 444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     RTC alarm subsecond value
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** uint32_t rtc_alarm_subsecond_get(uint8_t rtc_alarm)
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 962              		.loc 1 448 1 is_stmt 1 view -0
 963              		.cfi_startproc
 964              		@ args = 0, pretend = 0, frame = 0
 965              		@ frame_needed = 0, uses_anonymous_args = 0
 966              		@ link register save eliminated.
 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(RTC_ALARM0 == rtc_alarm) {
 967              		.loc 1 449 5 view .LVU309
 968              		.loc 1 449 7 is_stmt 0 view .LVU310
 969 0000 0128     		cmp	r0, #1
 970 0002 05D0     		beq	.L67
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         return ((uint32_t)(RTC_ALRM0SS & RTC_ALRM0SS_SSC));
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         return ((uint32_t)(RTC_ALRM1SS & RTC_ALRM1SS_SSC));
 971              		.loc 1 452 9 is_stmt 1 view .LVU311
 972              		.loc 1 452 17 is_stmt 0 view .LVU312
 973 0004 054B     		ldr	r3, .L68
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 28


 974 0006 D3F84808 		ldr	r0, [r3, #2120]
 975              	.LVL65:
 976              		.loc 1 452 17 view .LVU313
 977 000a C0F30E00 		ubfx	r0, r0, #0, #15
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 978              		.loc 1 454 1 view .LVU314
 979 000e 7047     		bx	lr
 980              	.LVL66:
 981              	.L67:
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         return ((uint32_t)(RTC_ALRM0SS & RTC_ALRM0SS_SSC));
 982              		.loc 1 450 9 is_stmt 1 view .LVU315
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         return ((uint32_t)(RTC_ALRM0SS & RTC_ALRM0SS_SSC));
 983              		.loc 1 450 17 is_stmt 0 view .LVU316
 984 0010 024B     		ldr	r3, .L68
 985 0012 D3F84408 		ldr	r0, [r3, #2116]
 986              	.LVL67:
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         return ((uint32_t)(RTC_ALRM0SS & RTC_ALRM0SS_SSC));
 987              		.loc 1 450 17 view .LVU317
 988 0016 C0F30E00 		ubfx	r0, r0, #0, #15
 989 001a 7047     		bx	lr
 990              	.L69:
 991              		.align	2
 992              	.L68:
 993 001c 00200040 		.word	1073750016
 994              		.cfi_endproc
 995              	.LFE126:
 997              		.section	.text.rtc_alarm_enable,"ax",%progbits
 998              		.align	1
 999              		.global	rtc_alarm_enable
 1000              		.syntax unified
 1001              		.thumb
 1002              		.thumb_func
 1004              	rtc_alarm_enable:
 1005              	.LVL68:
 1006              	.LFB127:
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable RTC alarm
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_alarm: RTC_ALARM0 or RTC_ALARM1
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_alarm_enable(uint8_t rtc_alarm)
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1007              		.loc 1 463 1 is_stmt 1 view -0
 1008              		.cfi_startproc
 1009              		@ args = 0, pretend = 0, frame = 0
 1010              		@ frame_needed = 0, uses_anonymous_args = 0
 1011              		@ link register save eliminated.
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1012              		.loc 1 465 5 view .LVU319
 1013              		.loc 1 465 13 is_stmt 0 view .LVU320
 1014 0000 0E4B     		ldr	r3, .L74
 1015 0002 CA22     		movs	r2, #202
 1016 0004 C3F82428 		str	r2, [r3, #2084]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 29


 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1017              		.loc 1 466 5 is_stmt 1 view .LVU321
 1018              		.loc 1 466 13 is_stmt 0 view .LVU322
 1019 0008 5322     		movs	r2, #83
 1020 000a C3F82428 		str	r2, [r3, #2084]
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(RTC_ALARM0 == rtc_alarm) {
 1021              		.loc 1 468 5 is_stmt 1 view .LVU323
 1022              		.loc 1 468 7 is_stmt 0 view .LVU324
 1023 000e 0128     		cmp	r0, #1
 1024 0010 0BD0     		beq	.L73
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= RTC_CTL_ALRM0EN;
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= RTC_CTL_ALRM1EN;
 1025              		.loc 1 471 9 is_stmt 1 view .LVU325
 1026 0012 0A4A     		ldr	r2, .L74
 1027 0014 D2F80838 		ldr	r3, [r2, #2056]
 1028              		.loc 1 471 17 is_stmt 0 view .LVU326
 1029 0018 43F40073 		orr	r3, r3, #512
 1030 001c C2F80838 		str	r3, [r2, #2056]
 1031              	.L72:
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1032              		.loc 1 474 5 is_stmt 1 view .LVU327
 1033              		.loc 1 474 13 is_stmt 0 view .LVU328
 1034 0020 064B     		ldr	r3, .L74
 1035 0022 FF22     		movs	r2, #255
 1036 0024 C3F82428 		str	r2, [r3, #2084]
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1037              		.loc 1 475 1 view .LVU329
 1038 0028 7047     		bx	lr
 1039              	.L73:
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= RTC_CTL_ALRM0EN;
 1040              		.loc 1 469 9 is_stmt 1 view .LVU330
 1041 002a 1A46     		mov	r2, r3
 1042 002c D3F80838 		ldr	r3, [r3, #2056]
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= RTC_CTL_ALRM0EN;
 1043              		.loc 1 469 17 is_stmt 0 view .LVU331
 1044 0030 43F48073 		orr	r3, r3, #256
 1045 0034 C2F80838 		str	r3, [r2, #2056]
 1046 0038 F2E7     		b	.L72
 1047              	.L75:
 1048 003a 00BF     		.align	2
 1049              	.L74:
 1050 003c 00200040 		.word	1073750016
 1051              		.cfi_endproc
 1052              	.LFE127:
 1054              		.section	.text.rtc_alarm_disable,"ax",%progbits
 1055              		.align	1
 1056              		.global	rtc_alarm_disable
 1057              		.syntax unified
 1058              		.thumb
 1059              		.thumb_func
 1061              	rtc_alarm_disable:
 1062              	.LVL69:
 1063              	.LFB128:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 30


 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disable RTC alarm
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_alarm: RTC_ALARM0 or RTC_ALARM1
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_alarm_disable(uint8_t rtc_alarm)
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1064              		.loc 1 484 1 is_stmt 1 view -0
 1065              		.cfi_startproc
 1066              		@ args = 0, pretend = 0, frame = 8
 1067              		@ frame_needed = 0, uses_anonymous_args = 0
 1068              		@ link register save eliminated.
 1069              		.loc 1 484 1 is_stmt 0 view .LVU333
 1070 0000 82B0     		sub	sp, sp, #8
 1071              	.LCFI16:
 1072              		.cfi_def_cfa_offset 8
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_ALRMXWF_TIMEOUT;
 1073              		.loc 1 485 5 is_stmt 1 view .LVU334
 1074              		.loc 1 485 23 is_stmt 0 view .LVU335
 1075 0002 4FF40043 		mov	r3, #32768
 1076 0006 0193     		str	r3, [sp, #4]
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 1077              		.loc 1 486 5 is_stmt 1 view .LVU336
 1078              	.LVL70:
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 1079              		.loc 1 487 5 view .LVU337
 488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1080              		.loc 1 490 5 view .LVU338
 1081              		.loc 1 490 13 is_stmt 0 view .LVU339
 1082 0008 1C4B     		ldr	r3, .L85
 1083 000a CA22     		movs	r2, #202
 1084 000c C3F82428 		str	r2, [r3, #2084]
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1085              		.loc 1 491 5 is_stmt 1 view .LVU340
 1086              		.loc 1 491 13 is_stmt 0 view .LVU341
 1087 0010 5322     		movs	r2, #83
 1088 0012 C3F82428 		str	r2, [r3, #2084]
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* clear the state of alarm */
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(RTC_ALARM0 == rtc_alarm) {
 1089              		.loc 1 494 5 is_stmt 1 view .LVU342
 1090              		.loc 1 494 7 is_stmt 0 view .LVU343
 1091 0016 0128     		cmp	r0, #1
 1092 0018 19D0     		beq	.L84
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)(~RTC_CTL_ALRM0EN);
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* wait until ALRM0WF flag to be set after the alarm is disabled */
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         do {
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_ALRM0WF;
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)(~RTC_CTL_ALRM1EN);
 1093              		.loc 1 501 9 is_stmt 1 view .LVU344
 1094 001a 184A     		ldr	r2, .L85
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 31


 1095 001c D2F80838 		ldr	r3, [r2, #2056]
 1096              		.loc 1 501 17 is_stmt 0 view .LVU345
 1097 0020 23F40073 		bic	r3, r3, #512
 1098 0024 C2F80838 		str	r3, [r2, #2056]
 1099              	.LVL71:
 1100              	.L80:
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* wait until ALRM1WF flag to be set after the alarm is disabled */
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         do {
 1101              		.loc 1 503 9 is_stmt 1 discriminator 2 view .LVU346
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_ALRM1WF;
 1102              		.loc 1 504 13 discriminator 2 view .LVU347
 1103              		.loc 1 504 27 is_stmt 0 discriminator 2 view .LVU348
 1104 0028 144B     		ldr	r3, .L85
 1105 002a D3F80C38 		ldr	r3, [r3, #2060]
 1106              		.loc 1 504 25 discriminator 2 view .LVU349
 1107 002e 03F00203 		and	r3, r3, #2
 1108              	.LVL72:
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 1109              		.loc 1 505 37 is_stmt 1 discriminator 2 view .LVU350
 1110              		.loc 1 505 18 is_stmt 0 discriminator 2 view .LVU351
 1111 0032 019A     		ldr	r2, [sp, #4]
 1112 0034 013A     		subs	r2, r2, #1
 1113              		.loc 1 505 37 discriminator 2 view .LVU352
 1114 0036 0192     		str	r2, [sp, #4]
 1115 0038 0AB1     		cbz	r2, .L78
 1116              		.loc 1 505 37 discriminator 1 view .LVU353
 1117 003a 002B     		cmp	r3, #0
 1118 003c F4D0     		beq	.L80
 1119              	.L78:
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET != flag_status) {
 1120              		.loc 1 508 5 is_stmt 1 view .LVU354
 1121              		.loc 1 508 7 is_stmt 0 view .LVU355
 1122 003e D3B9     		cbnz	r3, .L82
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 1123              		.loc 1 486 15 view .LVU356
 1124 0040 0020     		movs	r0, #0
 1125              	.LVL73:
 1126              	.L81:
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = SUCCESS;
 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1127              		.loc 1 513 5 is_stmt 1 view .LVU357
 1128              		.loc 1 513 13 is_stmt 0 view .LVU358
 1129 0042 0E4B     		ldr	r3, .L85
 1130              	.LVL74:
 1131              		.loc 1 513 13 view .LVU359
 1132 0044 FF22     		movs	r2, #255
 1133 0046 C3F82428 		str	r2, [r3, #2084]
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 1134              		.loc 1 515 5 is_stmt 1 view .LVU360
 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1135              		.loc 1 516 1 is_stmt 0 view .LVU361
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 32


 1136 004a 02B0     		add	sp, sp, #8
 1137              	.LCFI17:
 1138              		.cfi_remember_state
 1139              		.cfi_def_cfa_offset 0
 1140              		@ sp needed
 1141 004c 7047     		bx	lr
 1142              	.LVL75:
 1143              	.L84:
 1144              	.LCFI18:
 1145              		.cfi_restore_state
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* wait until ALRM0WF flag to be set after the alarm is disabled */
 1146              		.loc 1 495 9 is_stmt 1 view .LVU362
 1147 004e 1A46     		mov	r2, r3
 1148 0050 D3F80838 		ldr	r3, [r3, #2056]
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* wait until ALRM0WF flag to be set after the alarm is disabled */
 1149              		.loc 1 495 17 is_stmt 0 view .LVU363
 1150 0054 23F48073 		bic	r3, r3, #256
 1151 0058 C2F80838 		str	r3, [r2, #2056]
 1152              	.LVL76:
 1153              	.L79:
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_ALRM0WF;
 1154              		.loc 1 497 9 is_stmt 1 discriminator 2 view .LVU364
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 1155              		.loc 1 498 13 discriminator 2 view .LVU365
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 1156              		.loc 1 498 27 is_stmt 0 discriminator 2 view .LVU366
 1157 005c 074B     		ldr	r3, .L85
 1158 005e D3F80C38 		ldr	r3, [r3, #2060]
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 1159              		.loc 1 498 25 discriminator 2 view .LVU367
 1160 0062 03F00103 		and	r3, r3, #1
 1161              	.LVL77:
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 1162              		.loc 1 499 37 is_stmt 1 discriminator 2 view .LVU368
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 1163              		.loc 1 499 18 is_stmt 0 discriminator 2 view .LVU369
 1164 0066 019A     		ldr	r2, [sp, #4]
 1165 0068 013A     		subs	r2, r2, #1
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 1166              		.loc 1 499 37 discriminator 2 view .LVU370
 1167 006a 0192     		str	r2, [sp, #4]
 1168 006c 002A     		cmp	r2, #0
 1169 006e E6D0     		beq	.L78
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 1170              		.loc 1 499 37 discriminator 1 view .LVU371
 1171 0070 002B     		cmp	r3, #0
 1172 0072 F3D0     		beq	.L79
 1173 0074 E3E7     		b	.L78
 1174              	.L82:
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 1175              		.loc 1 509 22 view .LVU372
 1176 0076 0120     		movs	r0, #1
 1177              	.LVL78:
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 1178              		.loc 1 509 22 view .LVU373
 1179 0078 E3E7     		b	.L81
 1180              	.L86:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 33


 1181 007a 00BF     		.align	2
 1182              	.L85:
 1183 007c 00200040 		.word	1073750016
 1184              		.cfi_endproc
 1185              	.LFE128:
 1187              		.section	.text.rtc_timestamp_enable,"ax",%progbits
 1188              		.align	1
 1189              		.global	rtc_timestamp_enable
 1190              		.syntax unified
 1191              		.thumb
 1192              		.thumb_func
 1194              	rtc_timestamp_enable:
 1195              	.LVL79:
 1196              	.LFB129:
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable RTC time-stamp
 520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  edge: specify which edge to detect of time-stamp
 521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_TIMESTAMP_RISING_EDGE: rising edge is valid event edge for timestamp event
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_TIMESTAMP_FALLING_EDGE: falling edge is valid event edge for timestamp event
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_timestamp_enable(uint32_t edge)
 527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1197              		.loc 1 527 1 is_stmt 1 view -0
 1198              		.cfi_startproc
 1199              		@ args = 0, pretend = 0, frame = 0
 1200              		@ frame_needed = 0, uses_anonymous_args = 0
 1201              		@ link register save eliminated.
 528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t reg_ctl = 0U;
 1202              		.loc 1 528 5 view .LVU375
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* clear the bits to be configured in RTC_CTL */
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     reg_ctl = (uint32_t)(RTC_CTL & (uint32_t)(~(RTC_CTL_TSEG | RTC_CTL_TSEN)));
 1203              		.loc 1 531 5 view .LVU376
 1204              		.loc 1 531 26 is_stmt 0 view .LVU377
 1205 0000 0A4A     		ldr	r2, .L88
 1206 0002 D2F80838 		ldr	r3, [r2, #2056]
 1207              		.loc 1 531 13 view .LVU378
 1208 0006 23F40063 		bic	r3, r3, #2048
 1209 000a 23F00803 		bic	r3, r3, #8
 1210              	.LVL80:
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* new configuration */
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     reg_ctl |= (uint32_t)(edge | RTC_CTL_TSEN);
 1211              		.loc 1 534 5 is_stmt 1 view .LVU379
 1212              		.loc 1 534 13 is_stmt 0 view .LVU380
 1213 000e 0343     		orrs	r3, r3, r0
 1214              	.LVL81:
 1215              		.loc 1 534 13 view .LVU381
 1216 0010 43F40063 		orr	r3, r3, #2048
 1217              	.LVL82:
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1218              		.loc 1 537 5 is_stmt 1 view .LVU382
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 34


 1219              		.loc 1 537 13 is_stmt 0 view .LVU383
 1220 0014 CA21     		movs	r1, #202
 1221 0016 C2F82418 		str	r1, [r2, #2084]
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1222              		.loc 1 538 5 is_stmt 1 view .LVU384
 1223              		.loc 1 538 13 is_stmt 0 view .LVU385
 1224 001a 5321     		movs	r1, #83
 1225 001c C2F82418 		str	r1, [r2, #2084]
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL = (uint32_t)reg_ctl;
 1226              		.loc 1 540 5 is_stmt 1 view .LVU386
 1227              		.loc 1 540 13 is_stmt 0 view .LVU387
 1228 0020 C2F80838 		str	r3, [r2, #2056]
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1229              		.loc 1 543 5 is_stmt 1 view .LVU388
 1230              		.loc 1 543 13 is_stmt 0 view .LVU389
 1231 0024 FF23     		movs	r3, #255
 1232              	.LVL83:
 1233              		.loc 1 543 13 view .LVU390
 1234 0026 C2F82438 		str	r3, [r2, #2084]
 1235              	.LVL84:
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1236              		.loc 1 544 1 view .LVU391
 1237 002a 7047     		bx	lr
 1238              	.L89:
 1239              		.align	2
 1240              	.L88:
 1241 002c 00200040 		.word	1073750016
 1242              		.cfi_endproc
 1243              	.LFE129:
 1245              		.section	.text.rtc_timestamp_disable,"ax",%progbits
 1246              		.align	1
 1247              		.global	rtc_timestamp_disable
 1248              		.syntax unified
 1249              		.thumb
 1250              		.thumb_func
 1252              	rtc_timestamp_disable:
 1253              	.LFB130:
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disable RTC time-stamp
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_timestamp_disable(void)
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1254              		.loc 1 553 1 is_stmt 1 view -0
 1255              		.cfi_startproc
 1256              		@ args = 0, pretend = 0, frame = 0
 1257              		@ frame_needed = 0, uses_anonymous_args = 0
 1258              		@ link register save eliminated.
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1259              		.loc 1 555 5 view .LVU393
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 35


 1260              		.loc 1 555 13 is_stmt 0 view .LVU394
 1261 0000 084B     		ldr	r3, .L91
 1262 0002 CA22     		movs	r2, #202
 1263 0004 C3F82428 		str	r2, [r3, #2084]
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1264              		.loc 1 556 5 is_stmt 1 view .LVU395
 1265              		.loc 1 556 13 is_stmt 0 view .LVU396
 1266 0008 5322     		movs	r2, #83
 1267 000a C3F82428 		str	r2, [r3, #2084]
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* clear the TSEN bit */
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL &= (uint32_t)(~ RTC_CTL_TSEN);
 1268              		.loc 1 559 5 is_stmt 1 view .LVU397
 1269 000e D3F80828 		ldr	r2, [r3, #2056]
 1270              		.loc 1 559 13 is_stmt 0 view .LVU398
 1271 0012 22F40062 		bic	r2, r2, #2048
 1272 0016 C3F80828 		str	r2, [r3, #2056]
 560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1273              		.loc 1 562 5 is_stmt 1 view .LVU399
 1274              		.loc 1 562 13 is_stmt 0 view .LVU400
 1275 001a FF22     		movs	r2, #255
 1276 001c C3F82428 		str	r2, [r3, #2084]
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1277              		.loc 1 563 1 view .LVU401
 1278 0020 7047     		bx	lr
 1279              	.L92:
 1280 0022 00BF     		.align	2
 1281              	.L91:
 1282 0024 00200040 		.word	1073750016
 1283              		.cfi_endproc
 1284              	.LFE130:
 1286              		.section	.text.rtc_timestamp_get,"ax",%progbits
 1287              		.align	1
 1288              		.global	rtc_timestamp_get
 1289              		.syntax unified
 1290              		.thumb
 1291              		.thumb_func
 1293              	rtc_timestamp_get:
 1294              	.LVL85:
 1295              	.LFB131:
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    get RTC timestamp time and date
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] rtc_timestamp: pointer to a rtc_timestamp_struct structure which contains
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 parameters for RTC time-stamp configuration
 570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 members of the structure and the member values are shown as below:
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   timestamp_month: RTC_JAN, RTC_FEB, RTC_MAR, RTC_APR, RTC_MAY, RTC_JUN,
 572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                        RTC_JUL, RTC_AUG, RTC_SEP, RTC_OCT, RTC_NOV, RTC_DEC
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   timestamp_date: 0x1 - 0x31(BCD format)
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   timestamp_day: RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY, RTC_FRIDAY,
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                      RTC_SATURDAY, RTC_SUNDAY if RTC_ALARM_WEEKDAY_SELECTED is set
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   timestamp_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the
 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   timestamp_minute: 0x0 - 0x59(BCD format)
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   timestamp_second: 0x0 - 0x59(BCD format)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 36


 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   am_pm: RTC_AM, RTC_PM
 580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_timestamp_get(rtc_timestamp_struct *rtc_timestamp)
 583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1296              		.loc 1 583 1 is_stmt 1 view -0
 1297              		.cfi_startproc
 1298              		@ args = 0, pretend = 0, frame = 0
 1299              		@ frame_needed = 0, uses_anonymous_args = 0
 1300              		@ link register save eliminated.
 584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t temp_tts = 0U, temp_dts = 0U;
 1301              		.loc 1 584 5 view .LVU403
 585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* get the value of time_stamp registers */
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     temp_tts = (uint32_t)RTC_TTS;
 1302              		.loc 1 587 5 view .LVU404
 1303              		.loc 1 587 14 is_stmt 0 view .LVU405
 1304 0000 0D4A     		ldr	r2, .L94
 1305 0002 D2F83038 		ldr	r3, [r2, #2096]
 1306              	.LVL86:
 588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     temp_dts = (uint32_t)RTC_DTS;
 1307              		.loc 1 588 5 is_stmt 1 view .LVU406
 1308              		.loc 1 588 14 is_stmt 0 view .LVU407
 1309 0006 D2F83428 		ldr	r2, [r2, #2100]
 1310              	.LVL87:
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* get timestamp time and construct the rtc_timestamp_struct structure */
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->am_pm = (uint32_t)(temp_tts & RTC_TTS_PM);
 1311              		.loc 1 591 5 is_stmt 1 view .LVU408
 1312              		.loc 1 591 28 is_stmt 0 view .LVU409
 1313 000a 03F48001 		and	r1, r3, #4194304
 1314              		.loc 1 591 26 view .LVU410
 1315 000e 8160     		str	r1, [r0, #8]
 592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_month = (uint8_t)GET_DTS_MON(temp_dts);
 1316              		.loc 1 592 5 is_stmt 1 view .LVU411
 1317              		.loc 1 592 38 is_stmt 0 view .LVU412
 1318 0010 C2F30421 		ubfx	r1, r2, #8, #5
 1319              		.loc 1 592 36 view .LVU413
 1320 0014 0170     		strb	r1, [r0]
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_date = (uint8_t)GET_DTS_DAY(temp_dts);
 1321              		.loc 1 593 5 is_stmt 1 view .LVU414
 1322              		.loc 1 593 37 is_stmt 0 view .LVU415
 1323 0016 02F03F01 		and	r1, r2, #63
 1324              		.loc 1 593 35 view .LVU416
 1325 001a 4170     		strb	r1, [r0, #1]
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_day = (uint8_t)GET_DTS_DOW(temp_dts);
 1326              		.loc 1 594 5 is_stmt 1 view .LVU417
 1327              		.loc 1 594 36 is_stmt 0 view .LVU418
 1328 001c C2F34232 		ubfx	r2, r2, #13, #3
 1329              	.LVL88:
 1330              		.loc 1 594 34 view .LVU419
 1331 0020 8270     		strb	r2, [r0, #2]
 595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_hour = (uint8_t)GET_TTS_HR(temp_tts);
 1332              		.loc 1 595 5 is_stmt 1 view .LVU420
 1333              		.loc 1 595 37 is_stmt 0 view .LVU421
 1334 0022 C3F30542 		ubfx	r2, r3, #16, #6
 1335              		.loc 1 595 35 view .LVU422
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 37


 1336 0026 C270     		strb	r2, [r0, #3]
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_minute = (uint8_t)GET_TTS_MN(temp_tts);
 1337              		.loc 1 596 5 is_stmt 1 view .LVU423
 1338              		.loc 1 596 39 is_stmt 0 view .LVU424
 1339 0028 C3F30622 		ubfx	r2, r3, #8, #7
 1340              		.loc 1 596 37 view .LVU425
 1341 002c 0271     		strb	r2, [r0, #4]
 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_second = (uint8_t)GET_TTS_SC(temp_tts);
 1342              		.loc 1 597 5 is_stmt 1 view .LVU426
 1343              		.loc 1 597 39 is_stmt 0 view .LVU427
 1344 002e 03F07F03 		and	r3, r3, #127
 1345              	.LVL89:
 1346              		.loc 1 597 37 view .LVU428
 1347 0032 4371     		strb	r3, [r0, #5]
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1348              		.loc 1 598 1 view .LVU429
 1349 0034 7047     		bx	lr
 1350              	.L95:
 1351 0036 00BF     		.align	2
 1352              	.L94:
 1353 0038 00200040 		.word	1073750016
 1354              		.cfi_endproc
 1355              	.LFE131:
 1357              		.section	.text.rtc_timestamp_subsecond_get,"ax",%progbits
 1358              		.align	1
 1359              		.global	rtc_timestamp_subsecond_get
 1360              		.syntax unified
 1361              		.thumb
 1362              		.thumb_func
 1364              	rtc_timestamp_subsecond_get:
 1365              	.LFB132:
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    get RTC time-stamp subsecond
 602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     RTC time-stamp subsecond value
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** uint32_t rtc_timestamp_subsecond_get(void)
 607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1366              		.loc 1 607 1 is_stmt 1 view -0
 1367              		.cfi_startproc
 1368              		@ args = 0, pretend = 0, frame = 0
 1369              		@ frame_needed = 0, uses_anonymous_args = 0
 1370              		@ link register save eliminated.
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return ((uint32_t)RTC_SSTS);
 1371              		.loc 1 608 5 view .LVU431
 1372              		.loc 1 608 13 is_stmt 0 view .LVU432
 1373 0000 014B     		ldr	r3, .L97
 1374 0002 D3F83808 		ldr	r0, [r3, #2104]
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1375              		.loc 1 609 1 view .LVU433
 1376 0006 7047     		bx	lr
 1377              	.L98:
 1378              		.align	2
 1379              	.L97:
 1380 0008 00200040 		.word	1073750016
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 38


 1381              		.cfi_endproc
 1382              	.LFE132:
 1384              		.section	.text.rtc_timestamp_pin_map,"ax",%progbits
 1385              		.align	1
 1386              		.global	rtc_timestamp_pin_map
 1387              		.syntax unified
 1388              		.thumb
 1389              		.thumb_func
 1391              	rtc_timestamp_pin_map:
 1392              	.LVL90:
 1393              	.LFB133:
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    RTC time-stamp mapping
 613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_af:
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_AF0_TIMESTAMP: RTC_AF0 use for timestamp
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_AF1_TIMESTAMP: RTC_AF1 use for timestamp
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_timestamp_pin_map(uint32_t rtc_af)
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1394              		.loc 1 620 1 is_stmt 1 view -0
 1395              		.cfi_startproc
 1396              		@ args = 0, pretend = 0, frame = 0
 1397              		@ frame_needed = 0, uses_anonymous_args = 0
 1398              		@ link register save eliminated.
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= ~RTC_TAMP_TSSEL;
 1399              		.loc 1 621 5 view .LVU435
 1400 0000 064B     		ldr	r3, .L100
 1401 0002 D3F84028 		ldr	r2, [r3, #2112]
 1402              		.loc 1 621 14 is_stmt 0 view .LVU436
 1403 0006 22F40032 		bic	r2, r2, #131072
 1404 000a C3F84028 		str	r2, [r3, #2112]
 622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP |= rtc_af;
 1405              		.loc 1 622 5 is_stmt 1 view .LVU437
 1406 000e D3F84028 		ldr	r2, [r3, #2112]
 1407              		.loc 1 622 14 is_stmt 0 view .LVU438
 1408 0012 0243     		orrs	r2, r2, r0
 1409 0014 C3F84028 		str	r2, [r3, #2112]
 623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1410              		.loc 1 623 1 view .LVU439
 1411 0018 7047     		bx	lr
 1412              	.L101:
 1413 001a 00BF     		.align	2
 1414              	.L100:
 1415 001c 00200040 		.word	1073750016
 1416              		.cfi_endproc
 1417              	.LFE133:
 1419              		.section	.text.rtc_tamper_enable,"ax",%progbits
 1420              		.align	1
 1421              		.global	rtc_tamper_enable
 1422              		.syntax unified
 1423              		.thumb
 1424              		.thumb_func
 1426              	rtc_tamper_enable:
 1427              	.LVL91:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 39


 1428              	.LFB134:
 624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable RTC tamper
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_tamper: pointer to a rtc_tamper_struct structure which contains
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 parameters for RTC tamper configuration
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 members of the structure and the member values are shown as below:
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   detecting tamper event can using edge mode or level mode
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   (1) using edge mode configuration:
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_source: RTC_TAMPER0, RTC_TAMPER1
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_trigger: RTC_TAMPER_TRIGGER_EDGE_RISING, RTC_TAMPER_TRIGGER_EDGE_FALLING
 634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_filter: RTC_FLT_EDGE
 635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_with_timestamp: DISABLE, ENABLE
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   (2) using level mode configuration:
 637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_source: RTC_TAMPER0, RTC_TAMPER1
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_trigger:RTC_TAMPER_TRIGGER_LEVEL_LOW, RTC_TAMPER_TRIGGER_LEVEL_HIGH
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_filter: RTC_FLT_2S, RTC_FLT_4S, RTC_FLT_8S
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_sample_frequency: RTC_FREQ_DIV32768, RTC_FREQ_DIV16384, RTC_FREQ_DIV8192,
 641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                                RTC_FREQ_DIV4096, RTC_FREQ_DIV2048, RTC_FREQ_DIV1024
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                                RTC_FREQ_DIV512, RTC_FREQ_DIV256
 643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_precharge_enable: DISABLE, ENABLE
 644:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_precharge_time: RTC_PRCH_1C, RTC_PRCH_2C, RTC_PRCH_4C, RTC_PRCH_8C
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_with_timestamp: DISABLE, ENABLE
 646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_tamper_enable(rtc_tamper_struct *rtc_tamper)
 650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1429              		.loc 1 650 1 is_stmt 1 view -0
 1430              		.cfi_startproc
 1431              		@ args = 0, pretend = 0, frame = 0
 1432              		@ frame_needed = 0, uses_anonymous_args = 0
 1433              		@ link register save eliminated.
 651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable tamper */
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= (uint32_t)~(rtc_tamper->tamper_source);
 1434              		.loc 1 652 5 view .LVU441
 1435 0000 384B     		ldr	r3, .L108
 1436 0002 D3F84028 		ldr	r2, [r3, #2112]
 1437              		.loc 1 652 39 is_stmt 0 view .LVU442
 1438 0006 0168     		ldr	r1, [r0]
 1439              		.loc 1 652 14 view .LVU443
 1440 0008 22EA0102 		bic	r2, r2, r1
 1441 000c C3F84028 		str	r2, [r3, #2112]
 653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 654:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* tamper filter must be used when the tamper source is voltage level detection */
 655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= (uint32_t)~RTC_TAMP_FLT;
 1442              		.loc 1 655 5 is_stmt 1 view .LVU444
 1443 0010 D3F84028 		ldr	r2, [r3, #2112]
 1444              		.loc 1 655 14 is_stmt 0 view .LVU445
 1445 0014 22F4C052 		bic	r2, r2, #6144
 1446 0018 C3F84028 		str	r2, [r3, #2112]
 656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 657:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* the tamper source is voltage level detection */
 658:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)(rtc_tamper->tamper_filter) != RTC_FLT_EDGE) {
 1447              		.loc 1 658 5 is_stmt 1 view .LVU446
 1448              		.loc 1 658 29 is_stmt 0 view .LVU447
 1449 001c 8368     		ldr	r3, [r0, #8]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 40


 1450              		.loc 1 658 7 view .LVU448
 1451 001e 002B     		cmp	r3, #0
 1452 0020 4CD0     		beq	.L103
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TAMP &= (uint32_t)~(RTC_TAMP_DISPU | RTC_TAMP_PRCH | RTC_TAMP_FREQ | RTC_TAMP_FLT);
 1453              		.loc 1 659 9 is_stmt 1 view .LVU449
 1454 0022 304A     		ldr	r2, .L108
 1455 0024 D2F84038 		ldr	r3, [r2, #2112]
 1456              		.loc 1 659 18 is_stmt 0 view .LVU450
 1457 0028 23F47F43 		bic	r3, r3, #65280
 1458 002c C2F84038 		str	r3, [r2, #2112]
 660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* check if the tamper pin need precharge, if need, then configure the precharge time */
 662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if(DISABLE == rtc_tamper->tamper_precharge_enable) {
 1459              		.loc 1 662 9 is_stmt 1 view .LVU451
 1460              		.loc 1 662 33 is_stmt 0 view .LVU452
 1461 0030 037C     		ldrb	r3, [r0, #16]	@ zero_extendqisi2
 1462              		.loc 1 662 11 view .LVU453
 1463 0032 002B     		cmp	r3, #0
 1464 0034 3AD1     		bne	.L104
 663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_TAMP |= (uint32_t)RTC_TAMP_DISPU;
 1465              		.loc 1 663 13 is_stmt 1 view .LVU454
 1466 0036 D2F84038 		ldr	r3, [r2, #2112]
 1467              		.loc 1 663 22 is_stmt 0 view .LVU455
 1468 003a 43F40043 		orr	r3, r3, #32768
 1469 003e C2F84038 		str	r3, [r2, #2112]
 1470              	.L105:
 664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } else {
 665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_TAMP |= (uint32_t)(rtc_tamper->tamper_precharge_time);
 666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TAMP |= (uint32_t)(rtc_tamper->tamper_sample_frequency);
 1471              		.loc 1 668 9 is_stmt 1 view .LVU456
 1472 0042 284B     		ldr	r3, .L108
 1473 0044 D3F84028 		ldr	r2, [r3, #2112]
 1474              		.loc 1 668 42 is_stmt 0 view .LVU457
 1475 0048 C168     		ldr	r1, [r0, #12]
 1476              		.loc 1 668 18 view .LVU458
 1477 004a 0A43     		orrs	r2, r2, r1
 1478 004c C3F84028 		str	r2, [r3, #2112]
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TAMP |= (uint32_t)(rtc_tamper->tamper_filter);
 1479              		.loc 1 669 9 is_stmt 1 view .LVU459
 1480 0050 D3F84028 		ldr	r2, [r3, #2112]
 1481              		.loc 1 669 42 is_stmt 0 view .LVU460
 1482 0054 8168     		ldr	r1, [r0, #8]
 1483              		.loc 1 669 18 view .LVU461
 1484 0056 0A43     		orrs	r2, r2, r1
 1485 0058 C3F84028 		str	r2, [r3, #2112]
 670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* configure the tamper trigger */
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TAMP &= ((uint32_t)~((rtc_tamper->tamper_source) << RTC_TAMPER_TRIGGER_POS));
 1486              		.loc 1 672 9 is_stmt 1 view .LVU462
 1487 005c D3F84028 		ldr	r2, [r3, #2112]
 1488              		.loc 1 672 45 is_stmt 0 view .LVU463
 1489 0060 0168     		ldr	r1, [r0]
 1490              		.loc 1 672 18 view .LVU464
 1491 0062 22EA4102 		bic	r2, r2, r1, lsl #1
 1492 0066 C3F84028 		str	r2, [r3, #2112]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 41


 673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if(RTC_TAMPER_TRIGGER_LEVEL_LOW != rtc_tamper->tamper_trigger) {
 1493              		.loc 1 673 9 is_stmt 1 view .LVU465
 1494              		.loc 1 673 54 is_stmt 0 view .LVU466
 1495 006a 4368     		ldr	r3, [r0, #4]
 1496              		.loc 1 673 11 view .LVU467
 1497 006c 3BB1     		cbz	r3, .L106
 674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_TAMP |= (uint32_t)((rtc_tamper->tamper_source) << RTC_TAMPER_TRIGGER_POS);
 1498              		.loc 1 674 13 is_stmt 1 view .LVU468
 1499 006e 1D4A     		ldr	r2, .L108
 1500 0070 D2F84038 		ldr	r3, [r2, #2112]
 1501              		.loc 1 674 47 is_stmt 0 view .LVU469
 1502 0074 0168     		ldr	r1, [r0]
 1503              		.loc 1 674 22 view .LVU470
 1504 0076 43EA4103 		orr	r3, r3, r1, lsl #1
 1505 007a C2F84038 		str	r3, [r2, #2112]
 1506              	.L106:
 675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* configure the tamper trigger */
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TAMP &= ((uint32_t)~((rtc_tamper->tamper_source) << RTC_TAMPER_TRIGGER_POS));
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if(RTC_TAMPER_TRIGGER_EDGE_RISING != rtc_tamper->tamper_trigger) {
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_TAMP |= (uint32_t)((rtc_tamper->tamper_source) << RTC_TAMPER_TRIGGER_POS);
 682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= (uint32_t)~RTC_TAMP_TPTS;
 1507              		.loc 1 685 5 is_stmt 1 view .LVU471
 1508 007e 194A     		ldr	r2, .L108
 1509 0080 D2F84038 		ldr	r3, [r2, #2112]
 1510              		.loc 1 685 14 is_stmt 0 view .LVU472
 1511 0084 23F08003 		bic	r3, r3, #128
 1512 0088 C2F84038 		str	r3, [r2, #2112]
 686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(DISABLE != rtc_tamper->tamper_with_timestamp) {
 1513              		.loc 1 686 5 is_stmt 1 view .LVU473
 1514              		.loc 1 686 29 is_stmt 0 view .LVU474
 1515 008c 037E     		ldrb	r3, [r0, #24]	@ zero_extendqisi2
 1516              		.loc 1 686 7 view .LVU475
 1517 008e 2BB1     		cbz	r3, .L107
 687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* the tamper event also cause a time-stamp event */
 688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TAMP |= (uint32_t)RTC_TAMP_TPTS;
 1518              		.loc 1 688 9 is_stmt 1 view .LVU476
 1519 0090 D2F84038 		ldr	r3, [r2, #2112]
 1520              		.loc 1 688 18 is_stmt 0 view .LVU477
 1521 0094 43F08003 		orr	r3, r3, #128
 1522 0098 C2F84038 		str	r3, [r2, #2112]
 1523              	.L107:
 689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable tamper */
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP |= (uint32_t)(rtc_tamper->tamper_source);
 1524              		.loc 1 691 5 is_stmt 1 view .LVU478
 1525 009c 114A     		ldr	r2, .L108
 1526 009e D2F84038 		ldr	r3, [r2, #2112]
 1527              		.loc 1 691 38 is_stmt 0 view .LVU479
 1528 00a2 0168     		ldr	r1, [r0]
 1529              		.loc 1 691 14 view .LVU480
 1530 00a4 0B43     		orrs	r3, r3, r1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 42


 1531 00a6 C2F84038 		str	r3, [r2, #2112]
 692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1532              		.loc 1 692 1 view .LVU481
 1533 00aa 7047     		bx	lr
 1534              	.L104:
 665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 1535              		.loc 1 665 13 is_stmt 1 view .LVU482
 1536 00ac 0D4A     		ldr	r2, .L108
 1537 00ae D2F84038 		ldr	r3, [r2, #2112]
 665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 1538              		.loc 1 665 46 is_stmt 0 view .LVU483
 1539 00b2 4169     		ldr	r1, [r0, #20]
 665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 1540              		.loc 1 665 22 view .LVU484
 1541 00b4 0B43     		orrs	r3, r3, r1
 1542 00b6 C2F84038 		str	r3, [r2, #2112]
 1543 00ba C2E7     		b	.L105
 1544              	.L103:
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if(RTC_TAMPER_TRIGGER_EDGE_RISING != rtc_tamper->tamper_trigger) {
 1545              		.loc 1 679 9 is_stmt 1 view .LVU485
 1546 00bc 094A     		ldr	r2, .L108
 1547 00be D2F84038 		ldr	r3, [r2, #2112]
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if(RTC_TAMPER_TRIGGER_EDGE_RISING != rtc_tamper->tamper_trigger) {
 1548              		.loc 1 679 45 is_stmt 0 view .LVU486
 1549 00c2 0168     		ldr	r1, [r0]
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if(RTC_TAMPER_TRIGGER_EDGE_RISING != rtc_tamper->tamper_trigger) {
 1550              		.loc 1 679 18 view .LVU487
 1551 00c4 23EA4103 		bic	r3, r3, r1, lsl #1
 1552 00c8 C2F84038 		str	r3, [r2, #2112]
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_TAMP |= (uint32_t)((rtc_tamper->tamper_source) << RTC_TAMPER_TRIGGER_POS);
 1553              		.loc 1 680 9 is_stmt 1 view .LVU488
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_TAMP |= (uint32_t)((rtc_tamper->tamper_source) << RTC_TAMPER_TRIGGER_POS);
 1554              		.loc 1 680 56 is_stmt 0 view .LVU489
 1555 00cc 4368     		ldr	r3, [r0, #4]
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_TAMP |= (uint32_t)((rtc_tamper->tamper_source) << RTC_TAMPER_TRIGGER_POS);
 1556              		.loc 1 680 11 view .LVU490
 1557 00ce 002B     		cmp	r3, #0
 1558 00d0 D5D0     		beq	.L106
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 1559              		.loc 1 681 13 is_stmt 1 view .LVU491
 1560 00d2 D2F84038 		ldr	r3, [r2, #2112]
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 1561              		.loc 1 681 47 is_stmt 0 view .LVU492
 1562 00d6 0168     		ldr	r1, [r0]
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 1563              		.loc 1 681 22 view .LVU493
 1564 00d8 43EA4103 		orr	r3, r3, r1, lsl #1
 1565 00dc C2F84038 		str	r3, [r2, #2112]
 1566 00e0 CDE7     		b	.L106
 1567              	.L109:
 1568 00e2 00BF     		.align	2
 1569              	.L108:
 1570 00e4 00200040 		.word	1073750016
 1571              		.cfi_endproc
 1572              	.LFE134:
 1574              		.section	.text.rtc_tamper_disable,"ax",%progbits
 1575              		.align	1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 43


 1576              		.global	rtc_tamper_disable
 1577              		.syntax unified
 1578              		.thumb
 1579              		.thumb_func
 1581              	rtc_tamper_disable:
 1582              	.LVL92:
 1583              	.LFB135:
 693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disable RTC tamper
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  source: specify which tamper source to be disabled
 697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_TAMPER0
 698:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_TAMPER1
 699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 701:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_tamper_disable(uint32_t source)
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1584              		.loc 1 703 1 is_stmt 1 view -0
 1585              		.cfi_startproc
 1586              		@ args = 0, pretend = 0, frame = 0
 1587              		@ frame_needed = 0, uses_anonymous_args = 0
 1588              		@ link register save eliminated.
 704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable tamper */
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= (uint32_t)~source;
 1589              		.loc 1 705 5 view .LVU495
 1590 0000 034A     		ldr	r2, .L111
 1591 0002 D2F84038 		ldr	r3, [r2, #2112]
 1592              		.loc 1 705 14 is_stmt 0 view .LVU496
 1593 0006 23EA0003 		bic	r3, r3, r0
 1594 000a C2F84038 		str	r3, [r2, #2112]
 706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1595              		.loc 1 707 1 view .LVU497
 1596 000e 7047     		bx	lr
 1597              	.L112:
 1598              		.align	2
 1599              	.L111:
 1600 0010 00200040 		.word	1073750016
 1601              		.cfi_endproc
 1602              	.LFE135:
 1604              		.section	.text.rtc_tamper0_pin_map,"ax",%progbits
 1605              		.align	1
 1606              		.global	rtc_tamper0_pin_map
 1607              		.syntax unified
 1608              		.thumb
 1609              		.thumb_func
 1611              	rtc_tamper0_pin_map:
 1612              	.LVL93:
 1613              	.LFB136:
 708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    RTC tamper0 mapping
 711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_af:
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_AF0_TAMPER0: RTC_AF0 use for tamper0
 713:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_AF1_TAMPER0: RTC_AF1 use for tamper0
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 44


 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_tamper0_pin_map(uint32_t rtc_af)
 718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1614              		.loc 1 718 1 is_stmt 1 view -0
 1615              		.cfi_startproc
 1616              		@ args = 0, pretend = 0, frame = 0
 1617              		@ frame_needed = 0, uses_anonymous_args = 0
 1618              		@ link register save eliminated.
 719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= ~(RTC_TAMP_TP0EN | RTC_TAMP_TP0SEL);
 1619              		.loc 1 719 5 view .LVU499
 1620 0000 064B     		ldr	r3, .L114
 1621 0002 D3F84028 		ldr	r2, [r3, #2112]
 1622              		.loc 1 719 14 is_stmt 0 view .LVU500
 1623 0006 22F00112 		bic	r2, r2, #65537
 1624 000a C3F84028 		str	r2, [r3, #2112]
 720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP |= rtc_af;
 1625              		.loc 1 720 5 is_stmt 1 view .LVU501
 1626 000e D3F84028 		ldr	r2, [r3, #2112]
 1627              		.loc 1 720 14 is_stmt 0 view .LVU502
 1628 0012 0243     		orrs	r2, r2, r0
 1629 0014 C3F84028 		str	r2, [r3, #2112]
 721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1630              		.loc 1 721 1 view .LVU503
 1631 0018 7047     		bx	lr
 1632              	.L115:
 1633 001a 00BF     		.align	2
 1634              	.L114:
 1635 001c 00200040 		.word	1073750016
 1636              		.cfi_endproc
 1637              	.LFE136:
 1639              		.section	.text.rtc_interrupt_enable,"ax",%progbits
 1640              		.align	1
 1641              		.global	rtc_interrupt_enable
 1642              		.syntax unified
 1643              		.thumb
 1644              		.thumb_func
 1646              	rtc_interrupt_enable:
 1647              	.LVL94:
 1648              	.LFB137:
 722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 723:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 724:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable specified RTC interrupt
 725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  interrupt: specify which interrupt source to be enabled
 726:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_TIMESTAMP: timestamp interrupt
 727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_ALARM0: alarm0 interrupt
 728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_ALARM1: alarm1 interrupt
 729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_TAMP: tamper detection interrupt
 730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_WAKEUP: wakeup timer interrupt
 731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 733:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_interrupt_enable(uint32_t interrupt)
 735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1649              		.loc 1 735 1 is_stmt 1 view -0
 1650              		.cfi_startproc
 1651              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 45


 1652              		@ frame_needed = 0, uses_anonymous_args = 0
 1653              		@ link register save eliminated.
 736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1654              		.loc 1 737 5 view .LVU505
 1655              		.loc 1 737 13 is_stmt 0 view .LVU506
 1656 0000 0C4B     		ldr	r3, .L117
 1657 0002 CA22     		movs	r2, #202
 1658 0004 C3F82428 		str	r2, [r3, #2084]
 738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1659              		.loc 1 738 5 is_stmt 1 view .LVU507
 1660              		.loc 1 738 13 is_stmt 0 view .LVU508
 1661 0008 5322     		movs	r2, #83
 1662 000a C3F82428 		str	r2, [r3, #2084]
 739:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the interrupts in RTC_CTL register */
 741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL |= (uint32_t)(interrupt & (uint32_t)~RTC_TAMP_TPIE);
 1663              		.loc 1 741 5 is_stmt 1 view .LVU509
 1664 000e D3F80828 		ldr	r2, [r3, #2056]
 1665              		.loc 1 741 16 is_stmt 0 view .LVU510
 1666 0012 20F00401 		bic	r1, r0, #4
 1667              		.loc 1 741 13 view .LVU511
 1668 0016 0A43     		orrs	r2, r2, r1
 1669 0018 C3F80828 		str	r2, [r3, #2056]
 742:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the interrupts in RTC_TAMP register */
 743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP |= (uint32_t)(interrupt & RTC_TAMP_TPIE);
 1670              		.loc 1 743 5 is_stmt 1 view .LVU512
 1671 001c D3F84028 		ldr	r2, [r3, #2112]
 1672              		.loc 1 743 17 is_stmt 0 view .LVU513
 1673 0020 00F00400 		and	r0, r0, #4
 1674              	.LVL95:
 1675              		.loc 1 743 14 view .LVU514
 1676 0024 0243     		orrs	r2, r2, r0
 1677 0026 C3F84028 		str	r2, [r3, #2112]
 744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1678              		.loc 1 746 5 is_stmt 1 view .LVU515
 1679              		.loc 1 746 13 is_stmt 0 view .LVU516
 1680 002a FF22     		movs	r2, #255
 1681 002c C3F82428 		str	r2, [r3, #2084]
 747:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1682              		.loc 1 747 1 view .LVU517
 1683 0030 7047     		bx	lr
 1684              	.L118:
 1685 0032 00BF     		.align	2
 1686              	.L117:
 1687 0034 00200040 		.word	1073750016
 1688              		.cfi_endproc
 1689              	.LFE137:
 1691              		.section	.text.rtc_interrupt_disable,"ax",%progbits
 1692              		.align	1
 1693              		.global	rtc_interrupt_disable
 1694              		.syntax unified
 1695              		.thumb
 1696              		.thumb_func
 1698              	rtc_interrupt_disable:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 46


 1699              	.LVL96:
 1700              	.LFB138:
 748:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disble specified RTC interrupt
 751:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  interrupt: specify which interrupt source to be disabled
 752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_TIMESTAMP: timestamp interrupt
 753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_ALARM0: alarm interrupt
 754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_ALARM1: alarm interrupt
 755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_TAMP: tamper detection interrupt
 756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_WAKEUP: wakeup timer interrupt
 757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_interrupt_disable(uint32_t interrupt)
 761:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1701              		.loc 1 761 1 is_stmt 1 view -0
 1702              		.cfi_startproc
 1703              		@ args = 0, pretend = 0, frame = 0
 1704              		@ frame_needed = 0, uses_anonymous_args = 0
 1705              		@ link register save eliminated.
 762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1706              		.loc 1 763 5 view .LVU519
 1707              		.loc 1 763 13 is_stmt 0 view .LVU520
 1708 0000 0D4B     		ldr	r3, .L120
 1709 0002 CA22     		movs	r2, #202
 1710 0004 C3F82428 		str	r2, [r3, #2084]
 764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1711              		.loc 1 764 5 is_stmt 1 view .LVU521
 1712              		.loc 1 764 13 is_stmt 0 view .LVU522
 1713 0008 5322     		movs	r2, #83
 1714 000a C3F82428 		str	r2, [r3, #2084]
 765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the interrupts in RTC_CTL register */
 767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL &= (uint32_t)~(interrupt & (uint32_t)~RTC_TAMP_TPIE);
 1715              		.loc 1 767 5 is_stmt 1 view .LVU523
 1716 000e D3F80828 		ldr	r2, [r3, #2056]
 1717              		.loc 1 767 38 is_stmt 0 view .LVU524
 1718 0012 20F00401 		bic	r1, r0, #4
 1719              		.loc 1 767 13 view .LVU525
 1720 0016 22EA0102 		bic	r2, r2, r1
 1721 001a C3F80828 		str	r2, [r3, #2056]
 768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the interrupts in RTC_TAMP register */
 769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= (uint32_t)~(interrupt & RTC_TAMP_TPIE);
 1722              		.loc 1 769 5 is_stmt 1 view .LVU526
 1723 001e D3F84028 		ldr	r2, [r3, #2112]
 1724              		.loc 1 769 39 is_stmt 0 view .LVU527
 1725 0022 00F00400 		and	r0, r0, #4
 1726              	.LVL97:
 1727              		.loc 1 769 14 view .LVU528
 1728 0026 22EA0002 		bic	r2, r2, r0
 1729 002a C3F84028 		str	r2, [r3, #2112]
 770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1730              		.loc 1 772 5 is_stmt 1 view .LVU529
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 47


 1731              		.loc 1 772 13 is_stmt 0 view .LVU530
 1732 002e FF22     		movs	r2, #255
 1733 0030 C3F82428 		str	r2, [r3, #2084]
 773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1734              		.loc 1 773 1 view .LVU531
 1735 0034 7047     		bx	lr
 1736              	.L121:
 1737 0036 00BF     		.align	2
 1738              	.L120:
 1739 0038 00200040 		.word	1073750016
 1740              		.cfi_endproc
 1741              	.LFE138:
 1743              		.section	.text.rtc_flag_get,"ax",%progbits
 1744              		.align	1
 1745              		.global	rtc_flag_get
 1746              		.syntax unified
 1747              		.thumb
 1748              		.thumb_func
 1750              	rtc_flag_get:
 1751              	.LVL98:
 1752              	.LFB139:
 774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    check specified flag
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  flag: specify which flag to check
 778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_STAT_SCP: smooth calibration pending flag
 779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TP1: RTC tamper 1 detected flag
 780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TP0: RTC tamper 0 detected flag
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TSOVR: time-stamp overflow flag
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TS: time-stamp flag
 783:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_ALRM0: alarm0 occurs flag
 784:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_ALRM1: alarm1 occurs flag
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_WT: wakeup timer occurs flag
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_INIT: initialization state flag
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_RSYN: register synchronization flag
 788:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_YCM: year configuration mark status flag
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_SOP: shift function operation pending flag
 790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_ALRM0W: alarm0 configuration can be write flag
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_ALRM1W: alarm1 configuration can be write flag
 792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_WTW: wakeup timer can be write flag
 793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     FlagStatus: SET or RESET
 795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 796:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** FlagStatus rtc_flag_get(uint32_t flag)
 797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1753              		.loc 1 797 1 is_stmt 1 view -0
 1754              		.cfi_startproc
 1755              		@ args = 0, pretend = 0, frame = 0
 1756              		@ frame_needed = 0, uses_anonymous_args = 0
 1757              		@ link register save eliminated.
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     FlagStatus flag_state = RESET;
 1758              		.loc 1 798 5 view .LVU533
 799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 800:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET != (RTC_STAT & flag)) {
 1759              		.loc 1 800 5 view .LVU534
 1760              		.loc 1 800 28 is_stmt 0 view .LVU535
 1761 0000 044B     		ldr	r3, .L125
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 48


 1762 0002 D3F80C38 		ldr	r3, [r3, #2060]
 1763              		.loc 1 800 7 view .LVU536
 1764 0006 0342     		tst	r3, r0
 1765 0008 01D1     		bne	.L124
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     FlagStatus flag_state = RESET;
 1766              		.loc 1 798 16 view .LVU537
 1767 000a 0020     		movs	r0, #0
 1768              	.LVL99:
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     FlagStatus flag_state = RESET;
 1769              		.loc 1 798 16 view .LVU538
 1770 000c 7047     		bx	lr
 1771              	.LVL100:
 1772              	.L124:
 801:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_state = SET;
 1773              		.loc 1 801 20 view .LVU539
 1774 000e 0120     		movs	r0, #1
 1775              	.LVL101:
 802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return flag_state;
 1776              		.loc 1 803 5 is_stmt 1 view .LVU540
 804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1777              		.loc 1 804 1 is_stmt 0 view .LVU541
 1778 0010 7047     		bx	lr
 1779              	.L126:
 1780 0012 00BF     		.align	2
 1781              	.L125:
 1782 0014 00200040 		.word	1073750016
 1783              		.cfi_endproc
 1784              	.LFE139:
 1786              		.section	.text.rtc_flag_clear,"ax",%progbits
 1787              		.align	1
 1788              		.global	rtc_flag_clear
 1789              		.syntax unified
 1790              		.thumb
 1791              		.thumb_func
 1793              	rtc_flag_clear:
 1794              	.LVL102:
 1795              	.LFB140:
 805:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    clear specified flag
 808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TP1: RTC tamper 1 detected flag
 809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TP0: RTC tamper 0 detected flag
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TSOVR: time-stamp overflow flag
 811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TS: time-stamp flag
 812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_WT: wakeup timer occurs flag
 813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_ALARM0: alarm0 occurs flag
 814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_ALARM1: alarm1 occurs flag
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_RSYN: register synchronization flag
 816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_flag_clear(uint32_t flag)
 820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1796              		.loc 1 820 1 is_stmt 1 view -0
 1797              		.cfi_startproc
 1798              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 49


 1799              		@ frame_needed = 0, uses_anonymous_args = 0
 1800              		@ link register save eliminated.
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_STAT &= (uint32_t)(~flag);
 1801              		.loc 1 821 5 view .LVU543
 1802 0000 034A     		ldr	r2, .L128
 1803 0002 D2F80C38 		ldr	r3, [r2, #2060]
 1804              		.loc 1 821 14 is_stmt 0 view .LVU544
 1805 0006 23EA0003 		bic	r3, r3, r0
 1806 000a C2F80C38 		str	r3, [r2, #2060]
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1807              		.loc 1 822 1 view .LVU545
 1808 000e 7047     		bx	lr
 1809              	.L129:
 1810              		.align	2
 1811              	.L128:
 1812 0010 00200040 		.word	1073750016
 1813              		.cfi_endproc
 1814              	.LFE140:
 1816              		.section	.text.rtc_alarm_output_config,"ax",%progbits
 1817              		.align	1
 1818              		.global	rtc_alarm_output_config
 1819              		.syntax unified
 1820              		.thumb
 1821              		.thumb_func
 1823              	rtc_alarm_output_config:
 1824              	.LVL103:
 1825              	.LFB141:
 823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 825:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    configure rtc alarm output source
 826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  source: specify signal to output
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_ALARM0_HIGH: when the  alarm0 flag is set, the output pin is high
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_ALARM0_LOW: when the  alarm0 flag is set, the output pin is low
 829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_ALARM1_HIGH: when the  alarm1 flag is set, the output pin is high
 830:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_ALARM1_LOW: when the  alarm1 flag is set, the output pin is low
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_WAKEUP_HIGH: when the  wakeup flag is set, the output pin is high
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_WAKEUP_LOW: when the  wakeup flag is set, the output pin is low
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  mode: specify the output pin mode when output alarm signal
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_ALARM_OUTPUT_OD: open drain mode
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_ALARM_OUTPUT_PP: push pull mode
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 838:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_alarm_output_config(uint32_t source, uint32_t mode)
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1826              		.loc 1 840 1 is_stmt 1 view -0
 1827              		.cfi_startproc
 1828              		@ args = 0, pretend = 0, frame = 0
 1829              		@ frame_needed = 0, uses_anonymous_args = 0
 1830              		@ link register save eliminated.
 841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1831              		.loc 1 842 5 view .LVU547
 1832              		.loc 1 842 13 is_stmt 0 view .LVU548
 1833 0000 104B     		ldr	r3, .L131
 1834 0002 CA22     		movs	r2, #202
 1835 0004 C3F82428 		str	r2, [r3, #2084]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 50


 843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1836              		.loc 1 843 5 is_stmt 1 view .LVU549
 1837              		.loc 1 843 13 is_stmt 0 view .LVU550
 1838 0008 5322     		movs	r2, #83
 1839 000a C3F82428 		str	r2, [r3, #2084]
 844:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL &= ~(RTC_CTL_OS | RTC_CTL_OPOL);
 1840              		.loc 1 845 5 is_stmt 1 view .LVU551
 1841 000e D3F80828 		ldr	r2, [r3, #2056]
 1842              		.loc 1 845 13 is_stmt 0 view .LVU552
 1843 0012 22F4E002 		bic	r2, r2, #7340032
 1844 0016 C3F80828 		str	r2, [r3, #2056]
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= ~RTC_TAMP_AOT;
 1845              		.loc 1 846 5 is_stmt 1 view .LVU553
 1846 001a D3F84028 		ldr	r2, [r3, #2112]
 1847              		.loc 1 846 14 is_stmt 0 view .LVU554
 1848 001e 22F48022 		bic	r2, r2, #262144
 1849 0022 C3F84028 		str	r2, [r3, #2112]
 847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 848:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL |= (uint32_t)(source);
 1850              		.loc 1 848 5 is_stmt 1 view .LVU555
 1851 0026 D3F80828 		ldr	r2, [r3, #2056]
 1852              		.loc 1 848 13 is_stmt 0 view .LVU556
 1853 002a 0243     		orrs	r2, r2, r0
 1854 002c C3F80828 		str	r2, [r3, #2056]
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* alarm output */
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP |= (uint32_t)(mode);
 1855              		.loc 1 850 5 is_stmt 1 view .LVU557
 1856 0030 D3F84028 		ldr	r2, [r3, #2112]
 1857              		.loc 1 850 14 is_stmt 0 view .LVU558
 1858 0034 0A43     		orrs	r2, r2, r1
 1859 0036 C3F84028 		str	r2, [r3, #2112]
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1860              		.loc 1 853 5 is_stmt 1 view .LVU559
 1861              		.loc 1 853 13 is_stmt 0 view .LVU560
 1862 003a FF22     		movs	r2, #255
 1863 003c C3F82428 		str	r2, [r3, #2084]
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1864              		.loc 1 854 1 view .LVU561
 1865 0040 7047     		bx	lr
 1866              	.L132:
 1867 0042 00BF     		.align	2
 1868              	.L131:
 1869 0044 00200040 		.word	1073750016
 1870              		.cfi_endproc
 1871              	.LFE141:
 1873              		.section	.text.rtc_calibration_output_config,"ax",%progbits
 1874              		.align	1
 1875              		.global	rtc_calibration_output_config
 1876              		.syntax unified
 1877              		.thumb
 1878              		.thumb_func
 1880              	rtc_calibration_output_config:
 1881              	.LVL104:
 1882              	.LFB142:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 51


 855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    configure rtc calibration output source
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  source: specify signal to output
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CALIBRATION_512HZ: when the LSE freqency is 32768Hz and the RTC_PSC
 860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                          is the default value, output 512Hz signal
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CALIBRATION_1HZ: when the LSE freqency is 32768Hz and the RTC_PSC
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                        is the default value, output 1Hz signal
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_calibration_output_config(uint32_t source)
 867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1883              		.loc 1 867 1 is_stmt 1 view -0
 1884              		.cfi_startproc
 1885              		@ args = 0, pretend = 0, frame = 0
 1886              		@ frame_needed = 0, uses_anonymous_args = 0
 1887              		@ link register save eliminated.
 868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1888              		.loc 1 869 5 view .LVU563
 1889              		.loc 1 869 13 is_stmt 0 view .LVU564
 1890 0000 0A4B     		ldr	r3, .L134
 1891 0002 CA22     		movs	r2, #202
 1892 0004 C3F82428 		str	r2, [r3, #2084]
 870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1893              		.loc 1 870 5 is_stmt 1 view .LVU565
 1894              		.loc 1 870 13 is_stmt 0 view .LVU566
 1895 0008 5322     		movs	r2, #83
 1896 000a C3F82428 		str	r2, [r3, #2084]
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL &= (uint32_t)~(RTC_CTL_COEN | RTC_CTL_COS);
 1897              		.loc 1 872 5 is_stmt 1 view .LVU567
 1898 000e D3F80828 		ldr	r2, [r3, #2056]
 1899              		.loc 1 872 13 is_stmt 0 view .LVU568
 1900 0012 22F40802 		bic	r2, r2, #8912896
 1901 0016 C3F80828 		str	r2, [r3, #2056]
 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL |= (uint32_t)(source);
 1902              		.loc 1 874 5 is_stmt 1 view .LVU569
 1903 001a D3F80828 		ldr	r2, [r3, #2056]
 1904              		.loc 1 874 13 is_stmt 0 view .LVU570
 1905 001e 0243     		orrs	r2, r2, r0
 1906 0020 C3F80828 		str	r2, [r3, #2056]
 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1907              		.loc 1 876 5 is_stmt 1 view .LVU571
 1908              		.loc 1 876 13 is_stmt 0 view .LVU572
 1909 0024 FF22     		movs	r2, #255
 1910 0026 C3F82428 		str	r2, [r3, #2084]
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1911              		.loc 1 877 1 view .LVU573
 1912 002a 7047     		bx	lr
 1913              	.L135:
 1914              		.align	2
 1915              	.L134:
 1916 002c 00200040 		.word	1073750016
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 52


 1917              		.cfi_endproc
 1918              	.LFE142:
 1920              		.section	.text.rtc_hour_adjust,"ax",%progbits
 1921              		.align	1
 1922              		.global	rtc_hour_adjust
 1923              		.syntax unified
 1924              		.thumb
 1925              		.thumb_func
 1927              	rtc_hour_adjust:
 1928              	.LVL105:
 1929              	.LFB143:
 878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    adjust the daylight saving time by adding or substracting one hour from the current t
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  operation: hour adjustment operation
 882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CTL_A1H: add one hour
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CTL_S1H: substract one hour
 884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 887:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_hour_adjust(uint32_t operation)
 888:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1930              		.loc 1 888 1 is_stmt 1 view -0
 1931              		.cfi_startproc
 1932              		@ args = 0, pretend = 0, frame = 0
 1933              		@ frame_needed = 0, uses_anonymous_args = 0
 1934              		@ link register save eliminated.
 889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 890:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1935              		.loc 1 890 5 view .LVU575
 1936              		.loc 1 890 13 is_stmt 0 view .LVU576
 1937 0000 074B     		ldr	r3, .L137
 1938 0002 CA22     		movs	r2, #202
 1939 0004 C3F82428 		str	r2, [r3, #2084]
 891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1940              		.loc 1 891 5 is_stmt 1 view .LVU577
 1941              		.loc 1 891 13 is_stmt 0 view .LVU578
 1942 0008 5322     		movs	r2, #83
 1943 000a C3F82428 		str	r2, [r3, #2084]
 892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL |= (uint32_t)(operation);
 1944              		.loc 1 893 5 is_stmt 1 view .LVU579
 1945 000e D3F80828 		ldr	r2, [r3, #2056]
 1946              		.loc 1 893 13 is_stmt 0 view .LVU580
 1947 0012 0243     		orrs	r2, r2, r0
 1948 0014 C3F80828 		str	r2, [r3, #2056]
 894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1949              		.loc 1 896 5 is_stmt 1 view .LVU581
 1950              		.loc 1 896 13 is_stmt 0 view .LVU582
 1951 0018 FF22     		movs	r2, #255
 1952 001a C3F82428 		str	r2, [r3, #2084]
 897:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1953              		.loc 1 897 1 view .LVU583
 1954 001e 7047     		bx	lr
 1955              	.L138:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 53


 1956              		.align	2
 1957              	.L137:
 1958 0020 00200040 		.word	1073750016
 1959              		.cfi_endproc
 1960              	.LFE143:
 1962              		.section	.text.rtc_second_adjust,"ax",%progbits
 1963              		.align	1
 1964              		.global	rtc_second_adjust
 1965              		.syntax unified
 1966              		.thumb
 1967              		.thumb_func
 1969              	rtc_second_adjust:
 1970              	.LVL106:
 1971              	.LFB144:
 898:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    adjust RTC second or subsecond value of current time
 901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  add: add 1s to current time or not
 902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_SHIFT_ADD1S_RESET: no effect
 903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_SHIFT_ADD1S_SET: add 1s to current time
 904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  minus: number of subsecond to minus from current time(0x0 - 0x7FFF)
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 906:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 907:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 908:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_second_adjust(uint32_t add, uint32_t minus)
 909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1972              		.loc 1 909 1 is_stmt 1 view -0
 1973              		.cfi_startproc
 1974              		@ args = 0, pretend = 0, frame = 8
 1975              		@ frame_needed = 0, uses_anonymous_args = 0
 1976              		.loc 1 909 1 is_stmt 0 view .LVU585
 1977 0000 00B5     		push	{lr}
 1978              	.LCFI19:
 1979              		.cfi_def_cfa_offset 4
 1980              		.cfi_offset 14, -4
 1981 0002 83B0     		sub	sp, sp, #12
 1982              	.LCFI20:
 1983              		.cfi_def_cfa_offset 16
 910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_SHIFTCTL_TIMEOUT;
 1984              		.loc 1 910 5 is_stmt 1 view .LVU586
 1985              		.loc 1 910 23 is_stmt 0 view .LVU587
 1986 0004 4FF48053 		mov	r3, #4096
 1987 0008 0193     		str	r3, [sp, #4]
 911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 1988              		.loc 1 911 5 is_stmt 1 view .LVU588
 1989              	.LVL107:
 912:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 1990              		.loc 1 912 5 view .LVU589
 913:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t temp = 0U;
 1991              		.loc 1 913 5 view .LVU590
 914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 915:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1992              		.loc 1 915 5 view .LVU591
 1993              		.loc 1 915 13 is_stmt 0 view .LVU592
 1994 000a 164B     		ldr	r3, .L147
 1995 000c CA22     		movs	r2, #202
 1996 000e C3F82428 		str	r2, [r3, #2084]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 54


 916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1997              		.loc 1 916 5 is_stmt 1 view .LVU593
 1998              		.loc 1 916 13 is_stmt 0 view .LVU594
 1999 0012 5322     		movs	r2, #83
 2000 0014 C3F82428 		str	r2, [r3, #2084]
 2001              	.LVL108:
 2002              	.L141:
 917:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 918:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* check if a shift operation is ongoing */
 919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     do {
 2003              		.loc 1 919 5 is_stmt 1 discriminator 2 view .LVU595
 920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_SOPF;
 2004              		.loc 1 920 9 discriminator 2 view .LVU596
 2005              		.loc 1 920 23 is_stmt 0 discriminator 2 view .LVU597
 2006 0018 124B     		ldr	r3, .L147
 2007 001a D3F80C28 		ldr	r2, [r3, #2060]
 2008              		.loc 1 920 21 discriminator 2 view .LVU598
 2009 001e 02F00802 		and	r2, r2, #8
 2010              	.LVL109:
 921:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } while((--time_index > 0U) && ((uint32_t)RESET != flag_status));
 2011              		.loc 1 921 33 is_stmt 1 discriminator 2 view .LVU599
 2012              		.loc 1 921 14 is_stmt 0 discriminator 2 view .LVU600
 2013 0022 019B     		ldr	r3, [sp, #4]
 2014 0024 013B     		subs	r3, r3, #1
 2015              		.loc 1 921 33 discriminator 2 view .LVU601
 2016 0026 0193     		str	r3, [sp, #4]
 2017 0028 0BB1     		cbz	r3, .L140
 2018              		.loc 1 921 33 discriminator 1 view .LVU602
 2019 002a 002A     		cmp	r2, #0
 2020 002c F4D1     		bne	.L141
 2021              	.L140:
 922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 923:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* check if the function of reference clock detection is disabled */
 924:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     temp = RTC_CTL & RTC_CTL_REFEN;
 2022              		.loc 1 924 5 is_stmt 1 view .LVU603
 2023              		.loc 1 924 12 is_stmt 0 view .LVU604
 2024 002e 0D4B     		ldr	r3, .L147
 2025 0030 D3F80838 		ldr	r3, [r3, #2056]
 2026              		.loc 1 924 10 view .LVU605
 2027 0034 03F01003 		and	r3, r3, #16
 2028              	.LVL110:
 925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((RESET == flag_status) && (RESET == temp)) {
 2029              		.loc 1 925 5 is_stmt 1 view .LVU606
 2030              		.loc 1 925 7 is_stmt 0 view .LVU607
 2031 0038 5AB9     		cbnz	r2, .L143
 2032              		.loc 1 925 31 discriminator 1 view .LVU608
 2033 003a 0BB1     		cbz	r3, .L146
 911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 2034              		.loc 1 911 15 view .LVU609
 2035 003c 0020     		movs	r0, #0
 2036              	.LVL111:
 911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 2037              		.loc 1 911 15 view .LVU610
 2038 003e 09E0     		b	.L142
 2039              	.LVL112:
 2040              	.L146:
 926:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_SHIFTCTL = (uint32_t)(add | SHIFTCTL_SFS(minus));
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 55


 2041              		.loc 1 926 9 is_stmt 1 view .LVU611
 2042              		.loc 1 926 41 is_stmt 0 view .LVU612
 2043 0040 C1F30E01 		ubfx	r1, r1, #0, #15
 2044              	.LVL113:
 2045              		.loc 1 926 24 view .LVU613
 2046 0044 0843     		orrs	r0, r0, r1
 2047              	.LVL114:
 2048              		.loc 1 926 22 view .LVU614
 2049 0046 074B     		ldr	r3, .L147
 2050              	.LVL115:
 2051              		.loc 1 926 22 view .LVU615
 2052 0048 C3F82C08 		str	r0, [r3, #2092]
 927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = rtc_register_sync_wait();
 2053              		.loc 1 927 9 is_stmt 1 view .LVU616
 2054              		.loc 1 927 24 is_stmt 0 view .LVU617
 2055 004c FFF7FEFF 		bl	rtc_register_sync_wait
 2056              	.LVL116:
 2057              		.loc 1 927 24 view .LVU618
 2058 0050 00E0     		b	.L142
 2059              	.LVL117:
 2060              	.L143:
 911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 2061              		.loc 1 911 15 view .LVU619
 2062 0052 0020     		movs	r0, #0
 2063              	.LVL118:
 2064              	.L142:
 928:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 929:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 930:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2065              		.loc 1 931 5 is_stmt 1 view .LVU620
 2066              		.loc 1 931 13 is_stmt 0 view .LVU621
 2067 0054 034B     		ldr	r3, .L147
 2068 0056 FF22     		movs	r2, #255
 2069 0058 C3F82428 		str	r2, [r3, #2084]
 932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 933:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2070              		.loc 1 933 5 is_stmt 1 view .LVU622
 934:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2071              		.loc 1 934 1 is_stmt 0 view .LVU623
 2072 005c 03B0     		add	sp, sp, #12
 2073              	.LCFI21:
 2074              		.cfi_def_cfa_offset 4
 2075              		@ sp needed
 2076 005e 5DF804FB 		ldr	pc, [sp], #4
 2077              	.L148:
 2078 0062 00BF     		.align	2
 2079              	.L147:
 2080 0064 00200040 		.word	1073750016
 2081              		.cfi_endproc
 2082              	.LFE144:
 2084              		.section	.text.rtc_bypass_shadow_enable,"ax",%progbits
 2085              		.align	1
 2086              		.global	rtc_bypass_shadow_enable
 2087              		.syntax unified
 2088              		.thumb
 2089              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 56


 2091              	rtc_bypass_shadow_enable:
 2092              	.LFB145:
 935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 936:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable RTC bypass shadow registers function
 938:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 939:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 941:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_bypass_shadow_enable(void)
 943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2093              		.loc 1 943 1 is_stmt 1 view -0
 2094              		.cfi_startproc
 2095              		@ args = 0, pretend = 0, frame = 0
 2096              		@ frame_needed = 0, uses_anonymous_args = 0
 2097              		@ link register save eliminated.
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2098              		.loc 1 945 5 view .LVU625
 2099              		.loc 1 945 13 is_stmt 0 view .LVU626
 2100 0000 084B     		ldr	r3, .L150
 2101 0002 CA22     		movs	r2, #202
 2102 0004 C3F82428 		str	r2, [r3, #2084]
 946:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2103              		.loc 1 946 5 is_stmt 1 view .LVU627
 2104              		.loc 1 946 13 is_stmt 0 view .LVU628
 2105 0008 5322     		movs	r2, #83
 2106 000a C3F82428 		str	r2, [r3, #2084]
 947:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 948:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL |= RTC_CTL_BPSHAD;
 2107              		.loc 1 948 5 is_stmt 1 view .LVU629
 2108 000e D3F80828 		ldr	r2, [r3, #2056]
 2109              		.loc 1 948 13 is_stmt 0 view .LVU630
 2110 0012 42F02002 		orr	r2, r2, #32
 2111 0016 C3F80828 		str	r2, [r3, #2056]
 949:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 951:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2112              		.loc 1 951 5 is_stmt 1 view .LVU631
 2113              		.loc 1 951 13 is_stmt 0 view .LVU632
 2114 001a FF22     		movs	r2, #255
 2115 001c C3F82428 		str	r2, [r3, #2084]
 952:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2116              		.loc 1 952 1 view .LVU633
 2117 0020 7047     		bx	lr
 2118              	.L151:
 2119 0022 00BF     		.align	2
 2120              	.L150:
 2121 0024 00200040 		.word	1073750016
 2122              		.cfi_endproc
 2123              	.LFE145:
 2125              		.section	.text.rtc_bypass_shadow_disable,"ax",%progbits
 2126              		.align	1
 2127              		.global	rtc_bypass_shadow_disable
 2128              		.syntax unified
 2129              		.thumb
 2130              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 57


 2132              	rtc_bypass_shadow_disable:
 2133              	.LFB146:
 953:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 954:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disable RTC bypass shadow registers function
 956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 959:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 960:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_bypass_shadow_disable(void)
 961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2134              		.loc 1 961 1 is_stmt 1 view -0
 2135              		.cfi_startproc
 2136              		@ args = 0, pretend = 0, frame = 0
 2137              		@ frame_needed = 0, uses_anonymous_args = 0
 2138              		@ link register save eliminated.
 962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 963:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2139              		.loc 1 963 5 view .LVU635
 2140              		.loc 1 963 13 is_stmt 0 view .LVU636
 2141 0000 084B     		ldr	r3, .L153
 2142 0002 CA22     		movs	r2, #202
 2143 0004 C3F82428 		str	r2, [r3, #2084]
 964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2144              		.loc 1 964 5 is_stmt 1 view .LVU637
 2145              		.loc 1 964 13 is_stmt 0 view .LVU638
 2146 0008 5322     		movs	r2, #83
 2147 000a C3F82428 		str	r2, [r3, #2084]
 965:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL &= ~RTC_CTL_BPSHAD;
 2148              		.loc 1 966 5 is_stmt 1 view .LVU639
 2149 000e D3F80828 		ldr	r2, [r3, #2056]
 2150              		.loc 1 966 13 is_stmt 0 view .LVU640
 2151 0012 22F02002 		bic	r2, r2, #32
 2152 0016 C3F80828 		str	r2, [r3, #2056]
 967:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 968:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 969:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2153              		.loc 1 969 5 is_stmt 1 view .LVU641
 2154              		.loc 1 969 13 is_stmt 0 view .LVU642
 2155 001a FF22     		movs	r2, #255
 2156 001c C3F82428 		str	r2, [r3, #2084]
 970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2157              		.loc 1 970 1 view .LVU643
 2158 0020 7047     		bx	lr
 2159              	.L154:
 2160 0022 00BF     		.align	2
 2161              	.L153:
 2162 0024 00200040 		.word	1073750016
 2163              		.cfi_endproc
 2164              	.LFE146:
 2166              		.section	.text.rtc_refclock_detection_enable,"ax",%progbits
 2167              		.align	1
 2168              		.global	rtc_refclock_detection_enable
 2169              		.syntax unified
 2170              		.thumb
 2171              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 58


 2173              	rtc_refclock_detection_enable:
 2174              	.LFB147:
 971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable RTC reference clock detection function
 974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 975:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 976:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 977:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 978:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_refclock_detection_enable(void)
 979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2175              		.loc 1 979 1 is_stmt 1 view -0
 2176              		.cfi_startproc
 2177              		@ args = 0, pretend = 0, frame = 0
 2178              		@ frame_needed = 0, uses_anonymous_args = 0
 2179 0000 10B5     		push	{r4, lr}
 2180              	.LCFI22:
 2181              		.cfi_def_cfa_offset 8
 2182              		.cfi_offset 4, -8
 2183              		.cfi_offset 14, -4
 980:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2184              		.loc 1 980 5 view .LVU645
 2185              	.LVL119:
 981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 982:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2186              		.loc 1 983 5 view .LVU646
 2187              		.loc 1 983 13 is_stmt 0 view .LVU647
 2188 0002 0D4B     		ldr	r3, .L159
 2189 0004 CA22     		movs	r2, #202
 2190 0006 C3F82428 		str	r2, [r3, #2084]
 984:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2191              		.loc 1 984 5 is_stmt 1 view .LVU648
 2192              		.loc 1 984 13 is_stmt 0 view .LVU649
 2193 000a 5322     		movs	r2, #83
 2194 000c C3F82428 		str	r2, [r3, #2084]
 985:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 986:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enter init mode */
 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     error_status = rtc_init_mode_enter();
 2195              		.loc 1 987 5 is_stmt 1 view .LVU650
 2196              		.loc 1 987 20 is_stmt 0 view .LVU651
 2197 0010 FFF7FEFF 		bl	rtc_init_mode_enter
 2198              	.LVL120:
 988:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(ERROR != error_status) {
 2199              		.loc 1 989 5 is_stmt 1 view .LVU652
 2200              		.loc 1 989 7 is_stmt 0 view .LVU653
 2201 0014 0446     		mov	r4, r0
 2202 0016 28B9     		cbnz	r0, .L158
 2203              	.LVL121:
 2204              	.L156:
 990:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= (uint32_t)RTC_CTL_REFEN;
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* exit init mode */
 992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         rtc_init_mode_exit();
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 994:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 59


 996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2205              		.loc 1 996 5 is_stmt 1 view .LVU654
 2206              		.loc 1 996 13 is_stmt 0 view .LVU655
 2207 0018 074B     		ldr	r3, .L159
 2208 001a FF22     		movs	r2, #255
 2209 001c C3F82428 		str	r2, [r3, #2084]
 997:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2210              		.loc 1 998 5 is_stmt 1 view .LVU656
 999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2211              		.loc 1 999 1 is_stmt 0 view .LVU657
 2212 0020 2046     		mov	r0, r4
 2213 0022 10BD     		pop	{r4, pc}
 2214              	.LVL122:
 2215              	.L158:
 990:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= (uint32_t)RTC_CTL_REFEN;
 2216              		.loc 1 990 9 is_stmt 1 view .LVU658
 2217 0024 044A     		ldr	r2, .L159
 2218 0026 D2F80838 		ldr	r3, [r2, #2056]
 990:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= (uint32_t)RTC_CTL_REFEN;
 2219              		.loc 1 990 17 is_stmt 0 view .LVU659
 2220 002a 43F01003 		orr	r3, r3, #16
 2221 002e C2F80838 		str	r3, [r2, #2056]
 992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 2222              		.loc 1 992 9 is_stmt 1 view .LVU660
 2223 0032 FFF7FEFF 		bl	rtc_init_mode_exit
 2224              	.LVL123:
 992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 2225              		.loc 1 992 9 is_stmt 0 view .LVU661
 2226 0036 EFE7     		b	.L156
 2227              	.L160:
 2228              		.align	2
 2229              	.L159:
 2230 0038 00200040 		.word	1073750016
 2231              		.cfi_endproc
 2232              	.LFE147:
 2234              		.section	.text.rtc_refclock_detection_disable,"ax",%progbits
 2235              		.align	1
 2236              		.global	rtc_refclock_detection_disable
 2237              		.syntax unified
 2238              		.thumb
 2239              		.thumb_func
 2241              	rtc_refclock_detection_disable:
 2242              	.LFB148:
1000:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1001:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1002:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disable RTC reference clock detection function
1003:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
1004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1005:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_refclock_detection_disable(void)
1008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2243              		.loc 1 1008 1 is_stmt 1 view -0
 2244              		.cfi_startproc
 2245              		@ args = 0, pretend = 0, frame = 0
 2246              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 60


 2247 0000 10B5     		push	{r4, lr}
 2248              	.LCFI23:
 2249              		.cfi_def_cfa_offset 8
 2250              		.cfi_offset 4, -8
 2251              		.cfi_offset 14, -4
1009:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2252              		.loc 1 1009 5 view .LVU663
 2253              	.LVL124:
1010:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1012:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2254              		.loc 1 1012 5 view .LVU664
 2255              		.loc 1 1012 13 is_stmt 0 view .LVU665
 2256 0002 0D4B     		ldr	r3, .L165
 2257 0004 CA22     		movs	r2, #202
 2258 0006 C3F82428 		str	r2, [r3, #2084]
1013:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2259              		.loc 1 1013 5 is_stmt 1 view .LVU666
 2260              		.loc 1 1013 13 is_stmt 0 view .LVU667
 2261 000a 5322     		movs	r2, #83
 2262 000c C3F82428 		str	r2, [r3, #2084]
1014:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enter init mode */
1016:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     error_status = rtc_init_mode_enter();
 2263              		.loc 1 1016 5 is_stmt 1 view .LVU668
 2264              		.loc 1 1016 20 is_stmt 0 view .LVU669
 2265 0010 FFF7FEFF 		bl	rtc_init_mode_enter
 2266              	.LVL125:
1017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1018:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(ERROR != error_status) {
 2267              		.loc 1 1018 5 is_stmt 1 view .LVU670
 2268              		.loc 1 1018 7 is_stmt 0 view .LVU671
 2269 0014 0446     		mov	r4, r0
 2270 0016 28B9     		cbnz	r0, .L164
 2271              	.LVL126:
 2272              	.L162:
1019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)~RTC_CTL_REFEN;
1020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* exit init mode */
1021:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         rtc_init_mode_exit();
1022:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1025:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2273              		.loc 1 1025 5 is_stmt 1 view .LVU672
 2274              		.loc 1 1025 13 is_stmt 0 view .LVU673
 2275 0018 074B     		ldr	r3, .L165
 2276 001a FF22     		movs	r2, #255
 2277 001c C3F82428 		str	r2, [r3, #2084]
1026:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2278              		.loc 1 1027 5 is_stmt 1 view .LVU674
1028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2279              		.loc 1 1028 1 is_stmt 0 view .LVU675
 2280 0020 2046     		mov	r0, r4
 2281 0022 10BD     		pop	{r4, pc}
 2282              	.LVL127:
 2283              	.L164:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 61


1019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)~RTC_CTL_REFEN;
 2284              		.loc 1 1019 9 is_stmt 1 view .LVU676
 2285 0024 044A     		ldr	r2, .L165
 2286 0026 D2F80838 		ldr	r3, [r2, #2056]
1019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)~RTC_CTL_REFEN;
 2287              		.loc 1 1019 17 is_stmt 0 view .LVU677
 2288 002a 23F01003 		bic	r3, r3, #16
 2289 002e C2F80838 		str	r3, [r2, #2056]
1021:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 2290              		.loc 1 1021 9 is_stmt 1 view .LVU678
 2291 0032 FFF7FEFF 		bl	rtc_init_mode_exit
 2292              	.LVL128:
1021:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 2293              		.loc 1 1021 9 is_stmt 0 view .LVU679
 2294 0036 EFE7     		b	.L162
 2295              	.L166:
 2296              		.align	2
 2297              	.L165:
 2298 0038 00200040 		.word	1073750016
 2299              		.cfi_endproc
 2300              	.LFE148:
 2302              		.section	.text.rtc_wakeup_enable,"ax",%progbits
 2303              		.align	1
 2304              		.global	rtc_wakeup_enable
 2305              		.syntax unified
 2306              		.thumb
 2307              		.thumb_func
 2309              	rtc_wakeup_enable:
 2310              	.LFB149:
1029:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1030:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1031:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable RTC auto wakeup function
1032:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
1033:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1034:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
1035:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1036:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_wakeup_enable(void)
1037:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2311              		.loc 1 1037 1 is_stmt 1 view -0
 2312              		.cfi_startproc
 2313              		@ args = 0, pretend = 0, frame = 0
 2314              		@ frame_needed = 0, uses_anonymous_args = 0
 2315              		@ link register save eliminated.
1038:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2316              		.loc 1 1039 5 view .LVU681
 2317              		.loc 1 1039 13 is_stmt 0 view .LVU682
 2318 0000 084B     		ldr	r3, .L168
 2319 0002 CA22     		movs	r2, #202
 2320 0004 C3F82428 		str	r2, [r3, #2084]
1040:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2321              		.loc 1 1040 5 is_stmt 1 view .LVU683
 2322              		.loc 1 1040 13 is_stmt 0 view .LVU684
 2323 0008 5322     		movs	r2, #83
 2324 000a C3F82428 		str	r2, [r3, #2084]
1041:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1042:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL |= RTC_CTL_WTEN;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 62


 2325              		.loc 1 1042 5 is_stmt 1 view .LVU685
 2326 000e D3F80828 		ldr	r2, [r3, #2056]
 2327              		.loc 1 1042 13 is_stmt 0 view .LVU686
 2328 0012 42F48062 		orr	r2, r2, #1024
 2329 0016 C3F80828 		str	r2, [r3, #2056]
1043:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1044:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1045:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2330              		.loc 1 1045 5 is_stmt 1 view .LVU687
 2331              		.loc 1 1045 13 is_stmt 0 view .LVU688
 2332 001a FF22     		movs	r2, #255
 2333 001c C3F82428 		str	r2, [r3, #2084]
1046:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2334              		.loc 1 1046 1 view .LVU689
 2335 0020 7047     		bx	lr
 2336              	.L169:
 2337 0022 00BF     		.align	2
 2338              	.L168:
 2339 0024 00200040 		.word	1073750016
 2340              		.cfi_endproc
 2341              	.LFE149:
 2343              		.section	.text.rtc_wakeup_disable,"ax",%progbits
 2344              		.align	1
 2345              		.global	rtc_wakeup_disable
 2346              		.syntax unified
 2347              		.thumb
 2348              		.thumb_func
 2350              	rtc_wakeup_disable:
 2351              	.LFB150:
1047:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1048:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1049:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disable RTC auto wakeup function
1050:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
1051:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1052:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1053:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_wakeup_disable(void)
1055:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2352              		.loc 1 1055 1 is_stmt 1 view -0
 2353              		.cfi_startproc
 2354              		@ args = 0, pretend = 0, frame = 8
 2355              		@ frame_needed = 0, uses_anonymous_args = 0
 2356              		@ link register save eliminated.
 2357 0000 82B0     		sub	sp, sp, #8
 2358              	.LCFI24:
 2359              		.cfi_def_cfa_offset 8
1056:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2360              		.loc 1 1056 5 view .LVU691
 2361              	.LVL129:
1057:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_WTWF_TIMEOUT;
 2362              		.loc 1 1057 5 view .LVU692
 2363              		.loc 1 1057 23 is_stmt 0 view .LVU693
 2364 0002 4FF48043 		mov	r3, #16384
 2365 0006 0193     		str	r3, [sp, #4]
1058:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 2366              		.loc 1 1058 5 is_stmt 1 view .LVU694
 2367              	.LVL130:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 63


1059:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1060:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2368              		.loc 1 1060 5 view .LVU695
 2369              		.loc 1 1060 13 is_stmt 0 view .LVU696
 2370 0008 104B     		ldr	r3, .L176
 2371 000a CA22     		movs	r2, #202
 2372 000c C3F82428 		str	r2, [r3, #2084]
1061:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2373              		.loc 1 1061 5 is_stmt 1 view .LVU697
 2374              		.loc 1 1061 13 is_stmt 0 view .LVU698
 2375 0010 5322     		movs	r2, #83
 2376 0012 C3F82428 		str	r2, [r3, #2084]
1062:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL &= ~RTC_CTL_WTEN;
 2377              		.loc 1 1062 5 is_stmt 1 view .LVU699
 2378 0016 D3F80828 		ldr	r2, [r3, #2056]
 2379              		.loc 1 1062 13 is_stmt 0 view .LVU700
 2380 001a 22F48062 		bic	r2, r2, #1024
 2381 001e C3F80828 		str	r2, [r3, #2056]
 2382              	.LVL131:
 2383              	.L172:
1063:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* wait until the WTWF flag to be set */
1064:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     do {
 2384              		.loc 1 1064 5 is_stmt 1 discriminator 2 view .LVU701
1065:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_WTWF;
 2385              		.loc 1 1065 9 discriminator 2 view .LVU702
 2386              		.loc 1 1065 23 is_stmt 0 discriminator 2 view .LVU703
 2387 0022 0A4B     		ldr	r3, .L176
 2388 0024 D3F80C28 		ldr	r2, [r3, #2060]
 2389              		.loc 1 1065 21 discriminator 2 view .LVU704
 2390 0028 02F00402 		and	r2, r2, #4
 2391              	.LVL132:
1066:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 2392              		.loc 1 1066 33 is_stmt 1 discriminator 2 view .LVU705
 2393              		.loc 1 1066 14 is_stmt 0 discriminator 2 view .LVU706
 2394 002c 019B     		ldr	r3, [sp, #4]
 2395 002e 013B     		subs	r3, r3, #1
 2396              		.loc 1 1066 33 discriminator 2 view .LVU707
 2397 0030 0193     		str	r3, [sp, #4]
 2398 0032 0BB1     		cbz	r3, .L171
 2399              		.loc 1 1066 33 discriminator 1 view .LVU708
 2400 0034 002A     		cmp	r2, #0
 2401 0036 F4D0     		beq	.L172
 2402              	.L171:
1067:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1068:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET == flag_status) {
 2403              		.loc 1 1068 5 is_stmt 1 view .LVU709
 2404              		.loc 1 1068 7 is_stmt 0 view .LVU710
 2405 0038 32B9     		cbnz	r2, .L174
1069:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = ERROR;
 2406              		.loc 1 1069 22 view .LVU711
 2407 003a 0020     		movs	r0, #0
 2408              	.L173:
 2409              	.LVL133:
1070:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
1071:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = SUCCESS;
1072:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1073:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 64


1074:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2410              		.loc 1 1074 5 is_stmt 1 view .LVU712
 2411              		.loc 1 1074 13 is_stmt 0 view .LVU713
 2412 003c 034B     		ldr	r3, .L176
 2413 003e FF22     		movs	r2, #255
 2414              	.LVL134:
 2415              		.loc 1 1074 13 view .LVU714
 2416 0040 C3F82428 		str	r2, [r3, #2084]
1075:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2417              		.loc 1 1075 5 is_stmt 1 view .LVU715
1076:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2418              		.loc 1 1076 1 is_stmt 0 view .LVU716
 2419 0044 02B0     		add	sp, sp, #8
 2420              	.LCFI25:
 2421              		.cfi_remember_state
 2422              		.cfi_def_cfa_offset 0
 2423              		@ sp needed
 2424 0046 7047     		bx	lr
 2425              	.LVL135:
 2426              	.L174:
 2427              	.LCFI26:
 2428              		.cfi_restore_state
1071:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 2429              		.loc 1 1071 22 view .LVU717
 2430 0048 0120     		movs	r0, #1
 2431 004a F7E7     		b	.L173
 2432              	.L177:
 2433              		.align	2
 2434              	.L176:
 2435 004c 00200040 		.word	1073750016
 2436              		.cfi_endproc
 2437              	.LFE150:
 2439              		.section	.text.rtc_wakeup_clock_set,"ax",%progbits
 2440              		.align	1
 2441              		.global	rtc_wakeup_clock_set
 2442              		.syntax unified
 2443              		.thumb
 2444              		.thumb_func
 2446              	rtc_wakeup_clock_set:
 2447              	.LVL136:
 2448              	.LFB151:
1077:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1078:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1079:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    set RTC auto wakeup timer clock
1080:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  wakeup_clock:
1081:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        WAKEUP_RTCCK_DIV16: RTC auto wakeup timer clock is RTC clock divided by 16
1082:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        WAKEUP_RTCCK_DIV8: RTC auto wakeup timer clock is RTC clock divided by 8
1083:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        WAKEUP_RTCCK_DIV4: RTC auto wakeup timer clock is RTC clock divided by 4
1084:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        WAKEUP_RTCCK_DIV2: RTC auto wakeup timer clock is RTC clock divided by 2
1085:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        WAKEUP_CKSPRE: RTC auto wakeup timer clock is ckspre
1086:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        WAKEUP_CKSPRE_2EXP16: RTC auto wakeup timer clock is ckspre and wakeup timer add 
1087:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1088:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1089:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1090:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_wakeup_clock_set(uint8_t wakeup_clock)
1091:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2449              		.loc 1 1091 1 is_stmt 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 65


 2450              		.cfi_startproc
 2451              		@ args = 0, pretend = 0, frame = 8
 2452              		@ frame_needed = 0, uses_anonymous_args = 0
 2453              		@ link register save eliminated.
 2454              		.loc 1 1091 1 is_stmt 0 view .LVU719
 2455 0000 82B0     		sub	sp, sp, #8
 2456              	.LCFI27:
 2457              		.cfi_def_cfa_offset 8
1092:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2458              		.loc 1 1092 5 is_stmt 1 view .LVU720
 2459              	.LVL137:
1093:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_WTWF_TIMEOUT;
 2460              		.loc 1 1093 5 view .LVU721
 2461              		.loc 1 1093 23 is_stmt 0 view .LVU722
 2462 0002 4FF48043 		mov	r3, #16384
 2463 0006 0193     		str	r3, [sp, #4]
1094:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 2464              		.loc 1 1094 5 is_stmt 1 view .LVU723
 2465              	.LVL138:
1095:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1096:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2466              		.loc 1 1096 5 view .LVU724
 2467              		.loc 1 1096 13 is_stmt 0 view .LVU725
 2468 0008 134B     		ldr	r3, .L184
 2469 000a CA22     		movs	r2, #202
 2470 000c C3F82428 		str	r2, [r3, #2084]
1097:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2471              		.loc 1 1097 5 is_stmt 1 view .LVU726
 2472              		.loc 1 1097 13 is_stmt 0 view .LVU727
 2473 0010 5322     		movs	r2, #83
 2474 0012 C3F82428 		str	r2, [r3, #2084]
 2475              	.LVL139:
 2476              	.L180:
1098:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* only when RTC_CTL_WTEN=0 and RTC_STAT_WTWF=1 can write RTC_CTL[2��0] */
1099:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* wait until the WTWF flag to be set */
1100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     do {
 2477              		.loc 1 1100 5 is_stmt 1 discriminator 2 view .LVU728
1101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_WTWF;
 2478              		.loc 1 1101 9 discriminator 2 view .LVU729
 2479              		.loc 1 1101 23 is_stmt 0 discriminator 2 view .LVU730
 2480 0016 104B     		ldr	r3, .L184
 2481 0018 D3F80C28 		ldr	r2, [r3, #2060]
 2482              		.loc 1 1101 21 discriminator 2 view .LVU731
 2483 001c 02F00402 		and	r2, r2, #4
 2484              	.LVL140:
1102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 2485              		.loc 1 1102 33 is_stmt 1 discriminator 2 view .LVU732
 2486              		.loc 1 1102 14 is_stmt 0 discriminator 2 view .LVU733
 2487 0020 019B     		ldr	r3, [sp, #4]
 2488 0022 013B     		subs	r3, r3, #1
 2489              		.loc 1 1102 33 discriminator 2 view .LVU734
 2490 0024 0193     		str	r3, [sp, #4]
 2491 0026 0BB1     		cbz	r3, .L179
 2492              		.loc 1 1102 33 discriminator 1 view .LVU735
 2493 0028 002A     		cmp	r2, #0
 2494 002a F4D0     		beq	.L180
 2495              	.L179:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 66


1103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET == flag_status) {
 2496              		.loc 1 1104 5 is_stmt 1 view .LVU736
 2497              		.loc 1 1104 7 is_stmt 0 view .LVU737
 2498 002c 92B1     		cbz	r2, .L182
1105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = ERROR;
1106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
1107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)~ RTC_CTL_WTCS;
 2499              		.loc 1 1107 9 is_stmt 1 view .LVU738
 2500 002e 0A4B     		ldr	r3, .L184
 2501 0030 D3F80828 		ldr	r2, [r3, #2056]
 2502              	.LVL141:
 2503              		.loc 1 1107 17 is_stmt 0 view .LVU739
 2504 0034 22F00702 		bic	r2, r2, #7
 2505 0038 C3F80828 		str	r2, [r3, #2056]
1108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= (uint32_t)wakeup_clock;
 2506              		.loc 1 1108 9 is_stmt 1 view .LVU740
 2507 003c D3F80828 		ldr	r2, [r3, #2056]
 2508              		.loc 1 1108 17 is_stmt 0 view .LVU741
 2509 0040 0243     		orrs	r2, r2, r0
 2510 0042 C3F80828 		str	r2, [r3, #2056]
1109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = SUCCESS;
 2511              		.loc 1 1109 9 is_stmt 1 view .LVU742
 2512              	.LVL142:
 2513              		.loc 1 1109 22 is_stmt 0 view .LVU743
 2514 0046 0120     		movs	r0, #1
 2515              	.LVL143:
 2516              	.L181:
1110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2517              		.loc 1 1112 5 is_stmt 1 view .LVU744
 2518              		.loc 1 1112 13 is_stmt 0 view .LVU745
 2519 0048 034B     		ldr	r3, .L184
 2520 004a FF22     		movs	r2, #255
 2521 004c C3F82428 		str	r2, [r3, #2084]
1113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2522              		.loc 1 1114 5 is_stmt 1 view .LVU746
1115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2523              		.loc 1 1115 1 is_stmt 0 view .LVU747
 2524 0050 02B0     		add	sp, sp, #8
 2525              	.LCFI28:
 2526              		.cfi_remember_state
 2527              		.cfi_def_cfa_offset 0
 2528              		@ sp needed
 2529 0052 7047     		bx	lr
 2530              	.LVL144:
 2531              	.L182:
 2532              	.LCFI29:
 2533              		.cfi_restore_state
1105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 2534              		.loc 1 1105 22 view .LVU748
 2535 0054 0020     		movs	r0, #0
 2536              	.LVL145:
1105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 2537              		.loc 1 1105 22 view .LVU749
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 67


 2538 0056 F7E7     		b	.L181
 2539              	.L185:
 2540              		.align	2
 2541              	.L184:
 2542 0058 00200040 		.word	1073750016
 2543              		.cfi_endproc
 2544              	.LFE151:
 2546              		.section	.text.rtc_wakeup_timer_set,"ax",%progbits
 2547              		.align	1
 2548              		.global	rtc_wakeup_timer_set
 2549              		.syntax unified
 2550              		.thumb
 2551              		.thumb_func
 2553              	rtc_wakeup_timer_set:
 2554              	.LVL146:
 2555              	.LFB152:
1116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    set wakeup timer value
1119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  wakeup_timer: 0x0000-0xffff
1120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_wakeup_timer_set(uint16_t wakeup_timer)
1124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2556              		.loc 1 1124 1 is_stmt 1 view -0
 2557              		.cfi_startproc
 2558              		@ args = 0, pretend = 0, frame = 8
 2559              		@ frame_needed = 0, uses_anonymous_args = 0
 2560              		@ link register save eliminated.
 2561              		.loc 1 1124 1 is_stmt 0 view .LVU751
 2562 0000 82B0     		sub	sp, sp, #8
 2563              	.LCFI30:
 2564              		.cfi_def_cfa_offset 8
1125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2565              		.loc 1 1125 5 is_stmt 1 view .LVU752
 2566              	.LVL147:
1126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_WTWF_TIMEOUT;
 2567              		.loc 1 1126 5 view .LVU753
 2568              		.loc 1 1126 23 is_stmt 0 view .LVU754
 2569 0002 4FF48043 		mov	r3, #16384
 2570 0006 0193     		str	r3, [sp, #4]
1127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 2571              		.loc 1 1127 5 is_stmt 1 view .LVU755
 2572              	.LVL148:
1128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2573              		.loc 1 1129 5 view .LVU756
 2574              		.loc 1 1129 13 is_stmt 0 view .LVU757
 2575 0008 0F4B     		ldr	r3, .L192
 2576 000a CA22     		movs	r2, #202
 2577 000c C3F82428 		str	r2, [r3, #2084]
1130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2578              		.loc 1 1130 5 is_stmt 1 view .LVU758
 2579              		.loc 1 1130 13 is_stmt 0 view .LVU759
 2580 0010 5322     		movs	r2, #83
 2581 0012 C3F82428 		str	r2, [r3, #2084]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 68


 2582              	.LVL149:
 2583              	.L188:
1131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* wait until the WTWF flag to be set */
1132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     do {
 2584              		.loc 1 1132 5 is_stmt 1 discriminator 2 view .LVU760
1133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_WTWF;
 2585              		.loc 1 1133 9 discriminator 2 view .LVU761
 2586              		.loc 1 1133 23 is_stmt 0 discriminator 2 view .LVU762
 2587 0016 0C4B     		ldr	r3, .L192
 2588 0018 D3F80C28 		ldr	r2, [r3, #2060]
 2589              		.loc 1 1133 21 discriminator 2 view .LVU763
 2590 001c 02F00402 		and	r2, r2, #4
 2591              	.LVL150:
1134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 2592              		.loc 1 1134 33 is_stmt 1 discriminator 2 view .LVU764
 2593              		.loc 1 1134 14 is_stmt 0 discriminator 2 view .LVU765
 2594 0020 019B     		ldr	r3, [sp, #4]
 2595 0022 013B     		subs	r3, r3, #1
 2596              		.loc 1 1134 33 discriminator 2 view .LVU766
 2597 0024 0193     		str	r3, [sp, #4]
 2598 0026 0BB1     		cbz	r3, .L187
 2599              		.loc 1 1134 33 discriminator 1 view .LVU767
 2600 0028 002A     		cmp	r2, #0
 2601 002a F4D0     		beq	.L188
 2602              	.L187:
1135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET == flag_status) {
 2603              		.loc 1 1136 5 is_stmt 1 view .LVU768
 2604              		.loc 1 1136 7 is_stmt 0 view .LVU769
 2605 002c 4AB1     		cbz	r2, .L190
1137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = ERROR;
1138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
1139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_WUT = (uint32_t)wakeup_timer;
 2606              		.loc 1 1139 9 is_stmt 1 view .LVU770
 2607              		.loc 1 1139 17 is_stmt 0 view .LVU771
 2608 002e 064B     		ldr	r3, .L192
 2609 0030 C3F81408 		str	r0, [r3, #2068]
1140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = SUCCESS;
 2610              		.loc 1 1140 9 is_stmt 1 view .LVU772
 2611              	.LVL151:
 2612              		.loc 1 1140 22 is_stmt 0 view .LVU773
 2613 0034 0120     		movs	r0, #1
 2614              	.LVL152:
 2615              	.L189:
1141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2616              		.loc 1 1143 5 is_stmt 1 view .LVU774
 2617              		.loc 1 1143 13 is_stmt 0 view .LVU775
 2618 0036 044B     		ldr	r3, .L192
 2619 0038 FF22     		movs	r2, #255
 2620              	.LVL153:
 2621              		.loc 1 1143 13 view .LVU776
 2622 003a C3F82428 		str	r2, [r3, #2084]
1144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2623              		.loc 1 1144 5 is_stmt 1 view .LVU777
1145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 69


 2624              		.loc 1 1145 1 is_stmt 0 view .LVU778
 2625 003e 02B0     		add	sp, sp, #8
 2626              	.LCFI31:
 2627              		.cfi_remember_state
 2628              		.cfi_def_cfa_offset 0
 2629              		@ sp needed
 2630 0040 7047     		bx	lr
 2631              	.LVL154:
 2632              	.L190:
 2633              	.LCFI32:
 2634              		.cfi_restore_state
1137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 2635              		.loc 1 1137 22 view .LVU779
 2636 0042 0020     		movs	r0, #0
 2637              	.LVL155:
1137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 2638              		.loc 1 1137 22 view .LVU780
 2639 0044 F7E7     		b	.L189
 2640              	.L193:
 2641 0046 00BF     		.align	2
 2642              	.L192:
 2643 0048 00200040 		.word	1073750016
 2644              		.cfi_endproc
 2645              	.LFE152:
 2647              		.section	.text.rtc_wakeup_timer_get,"ax",%progbits
 2648              		.align	1
 2649              		.global	rtc_wakeup_timer_get
 2650              		.syntax unified
 2651              		.thumb
 2652              		.thumb_func
 2654              	rtc_wakeup_timer_get:
 2655              	.LFB153:
1146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    get wakeup timer value
1149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
1150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     wakeup timer value
1152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** uint16_t rtc_wakeup_timer_get(void)
1154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2656              		.loc 1 1154 1 is_stmt 1 view -0
 2657              		.cfi_startproc
 2658              		@ args = 0, pretend = 0, frame = 0
 2659              		@ frame_needed = 0, uses_anonymous_args = 0
 2660              		@ link register save eliminated.
1155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return (uint16_t)RTC_WUT;
 2661              		.loc 1 1155 5 view .LVU782
 2662              		.loc 1 1155 22 is_stmt 0 view .LVU783
 2663 0000 024B     		ldr	r3, .L195
 2664 0002 D3F81408 		ldr	r0, [r3, #2068]
1156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2665              		.loc 1 1156 1 view .LVU784
 2666 0006 80B2     		uxth	r0, r0
 2667 0008 7047     		bx	lr
 2668              	.L196:
 2669 000a 00BF     		.align	2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 70


 2670              	.L195:
 2671 000c 00200040 		.word	1073750016
 2672              		.cfi_endproc
 2673              	.LFE153:
 2675              		.section	.text.rtc_smooth_calibration_config,"ax",%progbits
 2676              		.align	1
 2677              		.global	rtc_smooth_calibration_config
 2678              		.syntax unified
 2679              		.thumb
 2680              		.thumb_func
 2682              	rtc_smooth_calibration_config:
 2683              	.LVL156:
 2684              	.LFB154:
1157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    configure RTC smooth calibration
1160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  window: select calibration window
1161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CALIBRATION_WINDOW_32S: 2exp20 RTCCLK cycles, 32s if RTCCLK = 32768 Hz
1162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CALIBRATION_WINDOW_16S: 2exp19 RTCCLK cycles, 16s if RTCCLK = 32768 Hz
1163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CALIBRATION_WINDOW_8S: 2exp18 RTCCLK cycles, 8s if RTCCLK = 32768 Hz
1164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  plus: add RTC clock or not
1165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CALIBRATION_PLUS_SET: add one RTC clock every 2048 rtc clock
1166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CALIBRATION_PLUS_RESET: no effect
1167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  minus: the RTC clock to minus during the calibration window(0x0 - 0x1FF)
1168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_smooth_calibration_config(uint32_t window, uint32_t plus, uint32_t minus)
1172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2685              		.loc 1 1172 1 is_stmt 1 view -0
 2686              		.cfi_startproc
 2687              		@ args = 0, pretend = 0, frame = 8
 2688              		@ frame_needed = 0, uses_anonymous_args = 0
 2689              		@ link register save eliminated.
 2690              		.loc 1 1172 1 is_stmt 0 view .LVU786
 2691 0000 10B4     		push	{r4}
 2692              	.LCFI33:
 2693              		.cfi_def_cfa_offset 4
 2694              		.cfi_offset 4, -4
 2695 0002 83B0     		sub	sp, sp, #12
 2696              	.LCFI34:
 2697              		.cfi_def_cfa_offset 16
1173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_HRFC_TIMEOUT;
 2698              		.loc 1 1173 5 is_stmt 1 view .LVU787
 2699              		.loc 1 1173 23 is_stmt 0 view .LVU788
 2700 0004 4FF00053 		mov	r3, #536870912
 2701 0008 0193     		str	r3, [sp, #4]
1174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2702              		.loc 1 1174 5 is_stmt 1 view .LVU789
 2703              	.LVL157:
1175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 2704              		.loc 1 1175 5 view .LVU790
1176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2705              		.loc 1 1178 5 view .LVU791
 2706              		.loc 1 1178 13 is_stmt 0 view .LVU792
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 71


 2707 000a 03F12023 		add	r3, r3, #536879104
 2708 000e CA24     		movs	r4, #202
 2709 0010 C3F82448 		str	r4, [r3, #2084]
1179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2710              		.loc 1 1179 5 is_stmt 1 view .LVU793
 2711              		.loc 1 1179 13 is_stmt 0 view .LVU794
 2712 0014 5324     		movs	r4, #83
 2713 0016 C3F82448 		str	r4, [r3, #2084]
 2714              	.LVL158:
 2715              	.L199:
1180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* check if a smooth calibration operation is ongoing */
1182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     do {
 2716              		.loc 1 1182 5 is_stmt 1 discriminator 2 view .LVU795
1183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_SCPF;
 2717              		.loc 1 1183 9 discriminator 2 view .LVU796
 2718              		.loc 1 1183 23 is_stmt 0 discriminator 2 view .LVU797
 2719 001a 0F4B     		ldr	r3, .L203
 2720 001c D3F80C48 		ldr	r4, [r3, #2060]
 2721              		.loc 1 1183 21 discriminator 2 view .LVU798
 2722 0020 04F48034 		and	r4, r4, #65536
 2723              	.LVL159:
1184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } while((--time_index > 0U) && ((uint32_t)RESET != flag_status));
 2724              		.loc 1 1184 33 is_stmt 1 discriminator 2 view .LVU799
 2725              		.loc 1 1184 14 is_stmt 0 discriminator 2 view .LVU800
 2726 0024 019B     		ldr	r3, [sp, #4]
 2727 0026 013B     		subs	r3, r3, #1
 2728              		.loc 1 1184 33 discriminator 2 view .LVU801
 2729 0028 0193     		str	r3, [sp, #4]
 2730 002a 0BB1     		cbz	r3, .L198
 2731              		.loc 1 1184 33 discriminator 1 view .LVU802
 2732 002c 002C     		cmp	r4, #0
 2733 002e F4D1     		bne	.L199
 2734              	.L198:
1185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET == flag_status) {
 2735              		.loc 1 1186 5 is_stmt 1 view .LVU803
 2736              		.loc 1 1186 7 is_stmt 0 view .LVU804
 2737 0030 7CB9     		cbnz	r4, .L201
1187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_HRFC = (uint32_t)(window | plus | HRFC_CMSK(minus));
 2738              		.loc 1 1187 9 is_stmt 1 view .LVU805
 2739              		.loc 1 1187 38 is_stmt 0 view .LVU806
 2740 0032 0843     		orrs	r0, r0, r1
 2741              	.LVL160:
 2742              		.loc 1 1187 47 view .LVU807
 2743 0034 C2F30802 		ubfx	r2, r2, #0, #9
 2744              	.LVL161:
 2745              		.loc 1 1187 20 view .LVU808
 2746 0038 1043     		orrs	r0, r0, r2
 2747              		.loc 1 1187 18 view .LVU809
 2748 003a 074B     		ldr	r3, .L203
 2749 003c C3F83C08 		str	r0, [r3, #2108]
1188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = SUCCESS;
 2750              		.loc 1 1188 9 is_stmt 1 view .LVU810
 2751              	.LVL162:
 2752              		.loc 1 1188 22 is_stmt 0 view .LVU811
 2753 0040 0120     		movs	r0, #1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 72


 2754              	.LVL163:
 2755              	.L200:
1189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2756              		.loc 1 1192 5 is_stmt 1 view .LVU812
 2757              		.loc 1 1192 13 is_stmt 0 view .LVU813
 2758 0042 054B     		ldr	r3, .L203
 2759 0044 FF22     		movs	r2, #255
 2760 0046 C3F82428 		str	r2, [r3, #2084]
1193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2761              		.loc 1 1194 5 is_stmt 1 view .LVU814
1195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2762              		.loc 1 1195 1 is_stmt 0 view .LVU815
 2763 004a 03B0     		add	sp, sp, #12
 2764              	.LCFI35:
 2765              		.cfi_remember_state
 2766              		.cfi_def_cfa_offset 4
 2767              		@ sp needed
 2768 004c 5DF8044B 		ldr	r4, [sp], #4
 2769              	.LCFI36:
 2770              		.cfi_restore 4
 2771              		.cfi_def_cfa_offset 0
 2772              	.LVL164:
 2773              		.loc 1 1195 1 view .LVU816
 2774 0050 7047     		bx	lr
 2775              	.LVL165:
 2776              	.L201:
 2777              	.LCFI37:
 2778              		.cfi_restore_state
1174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 2779              		.loc 1 1174 15 view .LVU817
 2780 0052 0020     		movs	r0, #0
 2781              	.LVL166:
1174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 2782              		.loc 1 1174 15 view .LVU818
 2783 0054 F5E7     		b	.L200
 2784              	.L204:
 2785 0056 00BF     		.align	2
 2786              	.L203:
 2787 0058 00200040 		.word	1073750016
 2788              		.cfi_endproc
 2789              	.LFE154:
 2791              		.section	.text.rtc_coarse_calibration_enable,"ax",%progbits
 2792              		.align	1
 2793              		.global	rtc_coarse_calibration_enable
 2794              		.syntax unified
 2795              		.thumb
 2796              		.thumb_func
 2798              	rtc_coarse_calibration_enable:
 2799              	.LFB155:
1196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable RTC coarse calibration
1199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 73


1200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_coarse_calibration_enable(void)
1204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2800              		.loc 1 1204 1 is_stmt 1 view -0
 2801              		.cfi_startproc
 2802              		@ args = 0, pretend = 0, frame = 0
 2803              		@ frame_needed = 0, uses_anonymous_args = 0
 2804 0000 10B5     		push	{r4, lr}
 2805              	.LCFI38:
 2806              		.cfi_def_cfa_offset 8
 2807              		.cfi_offset 4, -8
 2808              		.cfi_offset 14, -4
1205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2809              		.loc 1 1205 5 view .LVU820
 2810              	.LVL167:
1206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2811              		.loc 1 1207 5 view .LVU821
 2812              		.loc 1 1207 13 is_stmt 0 view .LVU822
 2813 0002 0D4B     		ldr	r3, .L209
 2814 0004 CA22     		movs	r2, #202
 2815 0006 C3F82428 		str	r2, [r3, #2084]
1208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2816              		.loc 1 1208 5 is_stmt 1 view .LVU823
 2817              		.loc 1 1208 13 is_stmt 0 view .LVU824
 2818 000a 5322     		movs	r2, #83
 2819 000c C3F82428 		str	r2, [r3, #2084]
1209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enter init mode */
1210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     error_status = rtc_init_mode_enter();
 2820              		.loc 1 1210 5 is_stmt 1 view .LVU825
 2821              		.loc 1 1210 20 is_stmt 0 view .LVU826
 2822 0010 FFF7FEFF 		bl	rtc_init_mode_enter
 2823              	.LVL168:
1211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(ERROR != error_status) {
 2824              		.loc 1 1212 5 is_stmt 1 view .LVU827
 2825              		.loc 1 1212 7 is_stmt 0 view .LVU828
 2826 0014 0446     		mov	r4, r0
 2827 0016 28B9     		cbnz	r0, .L208
 2828              	.LVL169:
 2829              	.L206:
1213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= (uint32_t)RTC_CTL_CCEN;
1214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* exit init mode */
1215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         rtc_init_mode_exit();
1216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2830              		.loc 1 1219 5 is_stmt 1 view .LVU829
 2831              		.loc 1 1219 13 is_stmt 0 view .LVU830
 2832 0018 074B     		ldr	r3, .L209
 2833 001a FF22     		movs	r2, #255
 2834 001c C3F82428 		str	r2, [r3, #2084]
1220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2835              		.loc 1 1220 5 is_stmt 1 view .LVU831
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 74


1221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2836              		.loc 1 1221 1 is_stmt 0 view .LVU832
 2837 0020 2046     		mov	r0, r4
 2838 0022 10BD     		pop	{r4, pc}
 2839              	.LVL170:
 2840              	.L208:
1213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= (uint32_t)RTC_CTL_CCEN;
 2841              		.loc 1 1213 9 is_stmt 1 view .LVU833
 2842 0024 044A     		ldr	r2, .L209
 2843 0026 D2F80838 		ldr	r3, [r2, #2056]
1213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= (uint32_t)RTC_CTL_CCEN;
 2844              		.loc 1 1213 17 is_stmt 0 view .LVU834
 2845 002a 43F08003 		orr	r3, r3, #128
 2846 002e C2F80838 		str	r3, [r2, #2056]
1215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 2847              		.loc 1 1215 9 is_stmt 1 view .LVU835
 2848 0032 FFF7FEFF 		bl	rtc_init_mode_exit
 2849              	.LVL171:
1215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 2850              		.loc 1 1215 9 is_stmt 0 view .LVU836
 2851 0036 EFE7     		b	.L206
 2852              	.L210:
 2853              		.align	2
 2854              	.L209:
 2855 0038 00200040 		.word	1073750016
 2856              		.cfi_endproc
 2857              	.LFE155:
 2859              		.section	.text.rtc_coarse_calibration_disable,"ax",%progbits
 2860              		.align	1
 2861              		.global	rtc_coarse_calibration_disable
 2862              		.syntax unified
 2863              		.thumb
 2864              		.thumb_func
 2866              	rtc_coarse_calibration_disable:
 2867              	.LFB156:
1222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disable RTC coarse calibration
1225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
1226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_coarse_calibration_disable(void)
1230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2868              		.loc 1 1230 1 is_stmt 1 view -0
 2869              		.cfi_startproc
 2870              		@ args = 0, pretend = 0, frame = 0
 2871              		@ frame_needed = 0, uses_anonymous_args = 0
 2872 0000 10B5     		push	{r4, lr}
 2873              	.LCFI39:
 2874              		.cfi_def_cfa_offset 8
 2875              		.cfi_offset 4, -8
 2876              		.cfi_offset 14, -4
1231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2877              		.loc 1 1231 5 view .LVU838
 2878              	.LVL172:
1232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 75


1233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2879              		.loc 1 1233 5 view .LVU839
 2880              		.loc 1 1233 13 is_stmt 0 view .LVU840
 2881 0002 0D4B     		ldr	r3, .L215
 2882 0004 CA22     		movs	r2, #202
 2883 0006 C3F82428 		str	r2, [r3, #2084]
1234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2884              		.loc 1 1234 5 is_stmt 1 view .LVU841
 2885              		.loc 1 1234 13 is_stmt 0 view .LVU842
 2886 000a 5322     		movs	r2, #83
 2887 000c C3F82428 		str	r2, [r3, #2084]
1235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enter init mode */
1236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     error_status = rtc_init_mode_enter();
 2888              		.loc 1 1236 5 is_stmt 1 view .LVU843
 2889              		.loc 1 1236 20 is_stmt 0 view .LVU844
 2890 0010 FFF7FEFF 		bl	rtc_init_mode_enter
 2891              	.LVL173:
1237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(ERROR != error_status) {
 2892              		.loc 1 1238 5 is_stmt 1 view .LVU845
 2893              		.loc 1 1238 7 is_stmt 0 view .LVU846
 2894 0014 0446     		mov	r4, r0
 2895 0016 28B9     		cbnz	r0, .L214
 2896              	.LVL174:
 2897              	.L212:
1239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)~RTC_CTL_CCEN;
1240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* exit init mode */
1241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         rtc_init_mode_exit();
1242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2898              		.loc 1 1245 5 is_stmt 1 view .LVU847
 2899              		.loc 1 1245 13 is_stmt 0 view .LVU848
 2900 0018 074B     		ldr	r3, .L215
 2901 001a FF22     		movs	r2, #255
 2902 001c C3F82428 		str	r2, [r3, #2084]
1246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2903              		.loc 1 1246 5 is_stmt 1 view .LVU849
1247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2904              		.loc 1 1247 1 is_stmt 0 view .LVU850
 2905 0020 2046     		mov	r0, r4
 2906 0022 10BD     		pop	{r4, pc}
 2907              	.LVL175:
 2908              	.L214:
1239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)~RTC_CTL_CCEN;
 2909              		.loc 1 1239 9 is_stmt 1 view .LVU851
 2910 0024 044A     		ldr	r2, .L215
 2911 0026 D2F80838 		ldr	r3, [r2, #2056]
1239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)~RTC_CTL_CCEN;
 2912              		.loc 1 1239 17 is_stmt 0 view .LVU852
 2913 002a 23F08003 		bic	r3, r3, #128
 2914 002e C2F80838 		str	r3, [r2, #2056]
1241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 2915              		.loc 1 1241 9 is_stmt 1 view .LVU853
 2916 0032 FFF7FEFF 		bl	rtc_init_mode_exit
 2917              	.LVL176:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 76


1241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 2918              		.loc 1 1241 9 is_stmt 0 view .LVU854
 2919 0036 EFE7     		b	.L212
 2920              	.L216:
 2921              		.align	2
 2922              	.L215:
 2923 0038 00200040 		.word	1073750016
 2924              		.cfi_endproc
 2925              	.LFE156:
 2927              		.section	.text.rtc_coarse_calibration_config,"ax",%progbits
 2928              		.align	1
 2929              		.global	rtc_coarse_calibration_config
 2930              		.syntax unified
 2931              		.thumb
 2932              		.thumb_func
 2934              	rtc_coarse_calibration_config:
 2935              	.LVL177:
 2936              	.LFB157:
1248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    config coarse calibration direction and step
1251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  direction: CALIB_INCREASE or CALIB_DECREASE
1252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  step: 0x00-0x1F
1253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 COSD=0:
1254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x00:+0 PPM
1255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x01:+4 PPM
1256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x02:+8 PPM
1257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ....
1258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x1F:+126 PPM
1259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 COSD=1:
1260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x00:-0 PPM
1261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x01:-2 PPM
1262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x02:-4 PPM
1263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ....
1264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x1F:-63 PPM
1265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_coarse_calibration_config(uint8_t direction, uint8_t step)
1269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2937              		.loc 1 1269 1 is_stmt 1 view -0
 2938              		.cfi_startproc
 2939              		@ args = 0, pretend = 0, frame = 0
 2940              		@ frame_needed = 0, uses_anonymous_args = 0
 2941              		.loc 1 1269 1 is_stmt 0 view .LVU856
 2942 0000 70B5     		push	{r4, r5, r6, lr}
 2943              	.LCFI40:
 2944              		.cfi_def_cfa_offset 16
 2945              		.cfi_offset 4, -16
 2946              		.cfi_offset 5, -12
 2947              		.cfi_offset 6, -8
 2948              		.cfi_offset 14, -4
 2949 0002 0546     		mov	r5, r0
 2950 0004 0C46     		mov	r4, r1
1270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2951              		.loc 1 1270 5 is_stmt 1 view .LVU857
 2952              	.LVL178:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 77


1271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2953              		.loc 1 1272 5 view .LVU858
 2954              		.loc 1 1272 13 is_stmt 0 view .LVU859
 2955 0006 194B     		ldr	r3, .L223
 2956 0008 CA22     		movs	r2, #202
 2957 000a C3F82428 		str	r2, [r3, #2084]
1273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2958              		.loc 1 1273 5 is_stmt 1 view .LVU860
 2959              		.loc 1 1273 13 is_stmt 0 view .LVU861
 2960 000e 5322     		movs	r2, #83
 2961 0010 C3F82428 		str	r2, [r3, #2084]
1274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enter init mode */
1276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     error_status = rtc_init_mode_enter();
 2962              		.loc 1 1276 5 is_stmt 1 view .LVU862
 2963              		.loc 1 1276 20 is_stmt 0 view .LVU863
 2964 0014 FFF7FEFF 		bl	rtc_init_mode_enter
 2965              	.LVL179:
1277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(ERROR != error_status) {
 2966              		.loc 1 1278 5 is_stmt 1 view .LVU864
 2967              		.loc 1 1278 7 is_stmt 0 view .LVU865
 2968 0018 0646     		mov	r6, r0
 2969 001a C0B1     		cbz	r0, .L218
1279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if(CALIB_DECREASE == direction) {
 2970              		.loc 1 1279 9 is_stmt 1 view .LVU866
 2971              		.loc 1 1279 11 is_stmt 0 view .LVU867
 2972 001c 022D     		cmp	r5, #2
 2973 001e 1CD0     		beq	.L222
1280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_COSC |= (uint32_t)RTC_COSC_COSD;
1281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } else {
1282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_COSC &= (uint32_t)~RTC_COSC_COSD;
 2974              		.loc 1 1282 13 is_stmt 1 view .LVU868
 2975 0020 124A     		ldr	r2, .L223
 2976 0022 D2F81838 		ldr	r3, [r2, #2072]
 2977              		.loc 1 1282 22 is_stmt 0 view .LVU869
 2978 0026 23F08003 		bic	r3, r3, #128
 2979 002a C2F81838 		str	r3, [r2, #2072]
 2980              	.L220:
1283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
1284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_COSC &= ~RTC_COSC_COSS;
 2981              		.loc 1 1284 9 is_stmt 1 view .LVU870
 2982 002e 0F4B     		ldr	r3, .L223
 2983 0030 D3F81828 		ldr	r2, [r3, #2072]
 2984              		.loc 1 1284 18 is_stmt 0 view .LVU871
 2985 0034 22F01F02 		bic	r2, r2, #31
 2986 0038 C3F81828 		str	r2, [r3, #2072]
1285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_COSC |= (uint32_t)((uint32_t)step & 0x1FU);
 2987              		.loc 1 1285 9 is_stmt 1 view .LVU872
 2988 003c D3F81828 		ldr	r2, [r3, #2072]
 2989              		.loc 1 1285 21 is_stmt 0 view .LVU873
 2990 0040 04F01F04 		and	r4, r4, #31
 2991              		.loc 1 1285 18 view .LVU874
 2992 0044 2243     		orrs	r2, r2, r4
 2993 0046 C3F81828 		str	r2, [r3, #2072]
1286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* exit init mode */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 78


1287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         rtc_init_mode_exit();
 2994              		.loc 1 1287 9 is_stmt 1 view .LVU875
 2995 004a FFF7FEFF 		bl	rtc_init_mode_exit
 2996              	.LVL180:
 2997              	.L218:
1288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2998              		.loc 1 1291 5 view .LVU876
 2999              		.loc 1 1291 13 is_stmt 0 view .LVU877
 3000 004e 074B     		ldr	r3, .L223
 3001 0050 FF22     		movs	r2, #255
 3002 0052 C3F82428 		str	r2, [r3, #2084]
1292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 3003              		.loc 1 1293 5 is_stmt 1 view .LVU878
1294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 3004              		.loc 1 1294 1 is_stmt 0 view .LVU879
 3005 0056 3046     		mov	r0, r6
 3006 0058 70BD     		pop	{r4, r5, r6, pc}
 3007              	.LVL181:
 3008              	.L222:
1280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } else {
 3009              		.loc 1 1280 13 is_stmt 1 view .LVU880
 3010 005a 044A     		ldr	r2, .L223
 3011 005c D2F81838 		ldr	r3, [r2, #2072]
1280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } else {
 3012              		.loc 1 1280 22 is_stmt 0 view .LVU881
 3013 0060 43F08003 		orr	r3, r3, #128
 3014 0064 C2F81838 		str	r3, [r2, #2072]
 3015 0068 E1E7     		b	.L220
 3016              	.L224:
 3017 006a 00BF     		.align	2
 3018              	.L223:
 3019 006c 00200040 		.word	1073750016
 3020              		.cfi_endproc
 3021              	.LFE157:
 3023              		.text
 3024              	.Letext0:
 3025              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 3026              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 3027              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 3028              		.file 5 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_rtc.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 79


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_rtc.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:21     .text.rtc_init_mode_enter:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:27     .text.rtc_init_mode_enter:00000000 rtc_init_mode_enter
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:108    .text.rtc_init_mode_enter:00000048 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:113    .text.rtc_init_mode_exit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:119    .text.rtc_init_mode_exit:00000000 rtc_init_mode_exit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:137    .text.rtc_init_mode_exit:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:142    .text.rtc_register_sync_wait:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:148    .text.rtc_register_sync_wait:00000000 rtc_register_sync_wait
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:246    .text.rtc_register_sync_wait:0000005c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:251    .text.rtc_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:257    .text.rtc_deinit:00000000 rtc_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:413    .text.rtc_deinit:000000a8 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:419    .text.rtc_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:425    .text.rtc_init:00000000 rtc_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:559    .text.rtc_init:000000a4 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:564    .text.rtc_current_time_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:570    .text.rtc_current_time_get:00000000 rtc_current_time_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:670    .text.rtc_current_time_get:00000064 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:675    .text.rtc_subsecond_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:681    .text.rtc_subsecond_get:00000000 rtc_subsecond_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:703    .text.rtc_subsecond_get:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:708    .text.rtc_alarm_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:714    .text.rtc_alarm_config:00000000 rtc_alarm_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:796    .text.rtc_alarm_config:00000058 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:801    .text.rtc_alarm_subsecond_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:807    .text.rtc_alarm_subsecond_config:00000000 rtc_alarm_subsecond_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:868    .text.rtc_alarm_subsecond_config:00000034 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:873    .text.rtc_alarm_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:879    .text.rtc_alarm_get:00000000 rtc_alarm_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:948    .text.rtc_alarm_get:00000040 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:953    .text.rtc_alarm_subsecond_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:959    .text.rtc_alarm_subsecond_get:00000000 rtc_alarm_subsecond_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:993    .text.rtc_alarm_subsecond_get:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:998    .text.rtc_alarm_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1004   .text.rtc_alarm_enable:00000000 rtc_alarm_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1050   .text.rtc_alarm_enable:0000003c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1055   .text.rtc_alarm_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1061   .text.rtc_alarm_disable:00000000 rtc_alarm_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1183   .text.rtc_alarm_disable:0000007c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1188   .text.rtc_timestamp_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1194   .text.rtc_timestamp_enable:00000000 rtc_timestamp_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1241   .text.rtc_timestamp_enable:0000002c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1246   .text.rtc_timestamp_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1252   .text.rtc_timestamp_disable:00000000 rtc_timestamp_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1282   .text.rtc_timestamp_disable:00000024 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1287   .text.rtc_timestamp_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1293   .text.rtc_timestamp_get:00000000 rtc_timestamp_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1353   .text.rtc_timestamp_get:00000038 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1358   .text.rtc_timestamp_subsecond_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1364   .text.rtc_timestamp_subsecond_get:00000000 rtc_timestamp_subsecond_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1380   .text.rtc_timestamp_subsecond_get:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1385   .text.rtc_timestamp_pin_map:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1391   .text.rtc_timestamp_pin_map:00000000 rtc_timestamp_pin_map
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1415   .text.rtc_timestamp_pin_map:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1420   .text.rtc_tamper_enable:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 80


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1426   .text.rtc_tamper_enable:00000000 rtc_tamper_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1570   .text.rtc_tamper_enable:000000e4 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1575   .text.rtc_tamper_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1581   .text.rtc_tamper_disable:00000000 rtc_tamper_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1600   .text.rtc_tamper_disable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1605   .text.rtc_tamper0_pin_map:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1611   .text.rtc_tamper0_pin_map:00000000 rtc_tamper0_pin_map
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1635   .text.rtc_tamper0_pin_map:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1640   .text.rtc_interrupt_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1646   .text.rtc_interrupt_enable:00000000 rtc_interrupt_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1687   .text.rtc_interrupt_enable:00000034 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1692   .text.rtc_interrupt_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1698   .text.rtc_interrupt_disable:00000000 rtc_interrupt_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1739   .text.rtc_interrupt_disable:00000038 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1744   .text.rtc_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1750   .text.rtc_flag_get:00000000 rtc_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1782   .text.rtc_flag_get:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1787   .text.rtc_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1793   .text.rtc_flag_clear:00000000 rtc_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1812   .text.rtc_flag_clear:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1817   .text.rtc_alarm_output_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1823   .text.rtc_alarm_output_config:00000000 rtc_alarm_output_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1869   .text.rtc_alarm_output_config:00000044 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1874   .text.rtc_calibration_output_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1880   .text.rtc_calibration_output_config:00000000 rtc_calibration_output_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1916   .text.rtc_calibration_output_config:0000002c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1921   .text.rtc_hour_adjust:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1927   .text.rtc_hour_adjust:00000000 rtc_hour_adjust
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1958   .text.rtc_hour_adjust:00000020 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1963   .text.rtc_second_adjust:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:1969   .text.rtc_second_adjust:00000000 rtc_second_adjust
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2080   .text.rtc_second_adjust:00000064 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2085   .text.rtc_bypass_shadow_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2091   .text.rtc_bypass_shadow_enable:00000000 rtc_bypass_shadow_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2121   .text.rtc_bypass_shadow_enable:00000024 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2126   .text.rtc_bypass_shadow_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2132   .text.rtc_bypass_shadow_disable:00000000 rtc_bypass_shadow_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2162   .text.rtc_bypass_shadow_disable:00000024 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2167   .text.rtc_refclock_detection_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2173   .text.rtc_refclock_detection_enable:00000000 rtc_refclock_detection_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2230   .text.rtc_refclock_detection_enable:00000038 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2235   .text.rtc_refclock_detection_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2241   .text.rtc_refclock_detection_disable:00000000 rtc_refclock_detection_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2298   .text.rtc_refclock_detection_disable:00000038 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2303   .text.rtc_wakeup_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2309   .text.rtc_wakeup_enable:00000000 rtc_wakeup_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2339   .text.rtc_wakeup_enable:00000024 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2344   .text.rtc_wakeup_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2350   .text.rtc_wakeup_disable:00000000 rtc_wakeup_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2435   .text.rtc_wakeup_disable:0000004c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2440   .text.rtc_wakeup_clock_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2446   .text.rtc_wakeup_clock_set:00000000 rtc_wakeup_clock_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2542   .text.rtc_wakeup_clock_set:00000058 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2547   .text.rtc_wakeup_timer_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2553   .text.rtc_wakeup_timer_set:00000000 rtc_wakeup_timer_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2643   .text.rtc_wakeup_timer_set:00000048 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2648   .text.rtc_wakeup_timer_get:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s 			page 81


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2654   .text.rtc_wakeup_timer_get:00000000 rtc_wakeup_timer_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2671   .text.rtc_wakeup_timer_get:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2676   .text.rtc_smooth_calibration_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2682   .text.rtc_smooth_calibration_config:00000000 rtc_smooth_calibration_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2787   .text.rtc_smooth_calibration_config:00000058 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2792   .text.rtc_coarse_calibration_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2798   .text.rtc_coarse_calibration_enable:00000000 rtc_coarse_calibration_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2855   .text.rtc_coarse_calibration_enable:00000038 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2860   .text.rtc_coarse_calibration_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2866   .text.rtc_coarse_calibration_disable:00000000 rtc_coarse_calibration_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2923   .text.rtc_coarse_calibration_disable:00000038 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2928   .text.rtc_coarse_calibration_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:2934   .text.rtc_coarse_calibration_config:00000000 rtc_coarse_calibration_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccDhCAIO.s:3019   .text.rtc_coarse_calibration_config:0000006c $d

NO UNDEFINED SYMBOLS
