#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Feb 27 00:05:29 2025
# Process ID: 18507
# Current directory: /home/blaine/Documents/Github/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/impl_1
# Command line: vivado -log top_file.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_file.tcl -notrace
# Log file: /home/blaine/Documents/Github/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/impl_1/top_file.vdi
# Journal file: /home/blaine/Documents/Github/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/impl_1/vivado.jou
# Running On        :localhost.localdomain
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :AMD Ryzen 5 5600 6-Core Processor
# CPU Frequency     :3500.000 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :33352 MB
# Swap memory       :8443 MB
# Total Virtual     :41795 MB
# Available Virtual :33451 MB
#-----------------------------------------------------------
source top_file.tcl -notrace
Command: open_checkpoint /home/blaine/Documents/Github/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/impl_1/top_file.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1659.242 ; gain = 0.000 ; free physical = 19155 ; free virtual = 31504
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Device 21-9227] Part: xc7a200tfbg676-2 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2138.734 ; gain = 0.000 ; free physical = 18659 ; free virtual = 31008
INFO: [Netlist 29-17] Analyzing 1368 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: design_1_i/util_ds_buf_0/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2271.547 ; gain = 7.250 ; free physical = 18526 ; free virtual = 30875
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.578 ; gain = 0.000 ; free physical = 18037 ; free virtual = 30386
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2773.578 ; gain = 0.000 ; free physical = 18037 ; free virtual = 30386
Read PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2773.578 ; gain = 0.000 ; free physical = 18037 ; free virtual = 30386
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.578 ; gain = 0.000 ; free physical = 18037 ; free virtual = 30386
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.609 ; gain = 64.031 ; free physical = 18037 ; free virtual = 30386
Read Physdb Files: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2837.609 ; gain = 64.031 ; free physical = 18037 ; free virtual = 30386
Restored from archive | CPU: 0.060000 secs | Memory: 1.473381 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2837.609 ; gain = 64.031 ; free physical = 18037 ; free virtual = 30386
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.609 ; gain = 0.000 ; free physical = 18037 ; free virtual = 30386
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 521 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 470 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 22 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2837.609 ; gain = 1178.367 ; free physical = 18037 ; free virtual = 30386
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2922.453 ; gain = 84.844 ; free physical = 18019 ; free virtual = 30368

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c8fba3c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2990.250 ; gain = 67.797 ; free physical = 17961 ; free virtual = 30310

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1c8fba3c7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3305.055 ; gain = 0.000 ; free physical = 17649 ; free virtual = 29999

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1c8fba3c7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3305.055 ; gain = 0.000 ; free physical = 17649 ; free virtual = 29999
Phase 1 Initialization | Checksum: 1c8fba3c7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3305.055 ; gain = 0.000 ; free physical = 17649 ; free virtual = 29999

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1c8fba3c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3305.055 ; gain = 0.000 ; free physical = 17649 ; free virtual = 29998

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1c8fba3c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3305.055 ; gain = 0.000 ; free physical = 17649 ; free virtual = 29998
Phase 2 Timer Update And Timing Data Collection | Checksum: 1c8fba3c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3305.055 ; gain = 0.000 ; free physical = 17649 ; free virtual = 29998

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 20 inverters resulting in an inversion of 148 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 72 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 215a9e57b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3329.066 ; gain = 24.012 ; free physical = 17649 ; free virtual = 29998
Retarget | Checksum: 215a9e57b
INFO: [Opt 31-389] Phase Retarget created 28 cells and removed 1169 cells
INFO: [Opt 31-1021] In phase Retarget, 74 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 40 inverter(s) to 96 load pin(s).
Phase 4 Constant propagation | Checksum: 197f937e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3329.066 ; gain = 24.012 ; free physical = 17648 ; free virtual = 29998
Constant propagation | Checksum: 197f937e6
INFO: [Opt 31-389] Phase Constant propagation created 1060 cells and removed 1865 cells
INFO: [Opt 31-1021] In phase Constant propagation, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1ea6c4bd4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3329.066 ; gain = 24.012 ; free physical = 17649 ; free virtual = 29998
Sweep | Checksum: 1ea6c4bd4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2743 cells
INFO: [Opt 31-1021] In phase Sweep, 269 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1c4dbcaca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3361.082 ; gain = 56.027 ; free physical = 17649 ; free virtual = 29998
BUFG optimization | Checksum: 1c4dbcaca
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1c4dbcaca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3361.082 ; gain = 56.027 ; free physical = 17649 ; free virtual = 29998
Shift Register Optimization | Checksum: 1c4dbcaca
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 3 pins
Phase 8 Post Processing Netlist | Checksum: 175d8cb57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3361.082 ; gain = 56.027 ; free physical = 17649 ; free virtual = 29998
Post Processing Netlist | Checksum: 175d8cb57
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 22287ae23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3361.082 ; gain = 56.027 ; free physical = 17649 ; free virtual = 29998

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3361.082 ; gain = 0.000 ; free physical = 17649 ; free virtual = 29998
Phase 9.2 Verifying Netlist Connectivity | Checksum: 22287ae23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3361.082 ; gain = 56.027 ; free physical = 17649 ; free virtual = 29998
Phase 9 Finalization | Checksum: 22287ae23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3361.082 ; gain = 56.027 ; free physical = 17649 ; free virtual = 29998
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              28  |            1169  |                                             74  |
|  Constant propagation         |            1060  |            1865  |                                             60  |
|  Sweep                        |               0  |            2743  |                                            269  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             84  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 22287ae23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3361.082 ; gain = 56.027 ; free physical = 17649 ; free virtual = 29998

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 31 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 28 Total Ports: 62
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 24853bf3d

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17334 ; free virtual = 29686
Ending Power Optimization Task | Checksum: 24853bf3d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3764.887 ; gain = 403.805 ; free physical = 17334 ; free virtual = 29686

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 21c0bbd4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17334 ; free virtual = 29686
Ending Final Cleanup Task | Checksum: 21c0bbd4d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17334 ; free virtual = 29686

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17334 ; free virtual = 29686
Ending Netlist Obfuscation Task | Checksum: 21c0bbd4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17334 ; free virtual = 29686
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3764.887 ; gain = 927.277 ; free physical = 17334 ; free virtual = 29686
INFO: [Vivado 12-24828] Executing command : report_drc -file top_file_drc_opted.rpt -pb top_file_drc_opted.pb -rpx top_file_drc_opted.rpx
Command: report_drc -file top_file_drc_opted.rpt -pb top_file_drc_opted.pb -rpx top_file_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/blaine/Vivado_2024.1/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/blaine/Documents/Github/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/impl_1/top_file_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17334 ; free virtual = 29687
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17334 ; free virtual = 29687
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17329 ; free virtual = 29684
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17326 ; free virtual = 29684
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17326 ; free virtual = 29684
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17326 ; free virtual = 29683
Write Physdb Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17326 ; free virtual = 29683
INFO: [Common 17-1381] The checkpoint '/home/blaine/Documents/Github/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/impl_1/top_file_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17317 ; free virtual = 29678
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1f82d605d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17317 ; free virtual = 29678
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17317 ; free virtual = 29678

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16fd5485d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17313 ; free virtual = 29674

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cda876a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17307 ; free virtual = 29670

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cda876a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17307 ; free virtual = 29670
Phase 1 Placer Initialization | Checksum: 1cda876a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17307 ; free virtual = 29670

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 214224684

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17304 ; free virtual = 29667

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 26cfcd5e6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17304 ; free virtual = 29667

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 26cfcd5e6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17304 ; free virtual = 29667

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2d38e9f80

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17301 ; free virtual = 29663

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 6 LUTNM shape to break, 1617 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 1, total 6, new lutff created 3
INFO: [Physopt 32-1138] End 1 Pass. Optimized 627 nets or LUTs. Breaked 6 LUTs, combined 621 existing LUTs and moved 0 existing LUT
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0/s_aresetn or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-1408] Pass 1. Identified 1 candidate net for high-fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/U0/inst/user_reset_out. Replicated 9 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/design_1_xdma_0_0_axi_stream_intf_i/design_1_xdma_0_0_rx_demux_i/tgt_brdg_fifo_inst/U0/s_aresetn or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-232] Optimized 1 net. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17301 ; free virtual = 29664
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17301 ; free virtual = 29664

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |            621  |                   627  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            9  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           15  |            621  |                   628  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 243fdd9c0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17302 ; free virtual = 29665
Phase 2.4 Global Placement Core | Checksum: 2634d9edc

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17302 ; free virtual = 29664
Phase 2 Global Placement | Checksum: 2634d9edc

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17302 ; free virtual = 29664

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28eaf7210

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17301 ; free virtual = 29664

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 269e4d8ee

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17302 ; free virtual = 29664

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1eb02fd7b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17301 ; free virtual = 29664

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22b2854bd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17301 ; free virtual = 29664

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2466bb493

Time (s): cpu = 00:01:00 ; elapsed = 00:00:22 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17300 ; free virtual = 29662

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2c3085644

Time (s): cpu = 00:01:05 ; elapsed = 00:00:27 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17301 ; free virtual = 29664

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2b1b7de63

Time (s): cpu = 00:01:06 ; elapsed = 00:00:28 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17301 ; free virtual = 29664

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2cee3edbf

Time (s): cpu = 00:01:06 ; elapsed = 00:00:28 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17301 ; free virtual = 29664

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2ca17484e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:31 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17300 ; free virtual = 29663
Phase 3 Detail Placement | Checksum: 2ca17484e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:31 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17300 ; free virtual = 29662

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 228232a3b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.412 | TNS=-1.949 |
Phase 1 Physical Synthesis Initialization | Checksum: 1144f6f22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660
INFO: [Place 46-33] Processed net design_1_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 24be0e411

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660
Phase 4.1.1.1 BUFG Insertion | Checksum: 228232a3b

Time (s): cpu = 00:01:27 ; elapsed = 00:00:35 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.255. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20d463b05

Time (s): cpu = 00:01:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660

Time (s): cpu = 00:01:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660
Phase 4.1 Post Commit Optimization | Checksum: 20d463b05

Time (s): cpu = 00:01:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20d463b05

Time (s): cpu = 00:01:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20d463b05

Time (s): cpu = 00:01:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660
Phase 4.3 Placer Reporting | Checksum: 20d463b05

Time (s): cpu = 00:01:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660

Time (s): cpu = 00:01:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 268236b15

Time (s): cpu = 00:01:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660
Ending Placer Task | Checksum: 1ba84c314

Time (s): cpu = 00:01:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660
90 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file top_file_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_file_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17297 ; free virtual = 29660
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_file_utilization_placed.rpt -pb top_file_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17288 ; free virtual = 29661
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17254 ; free virtual = 29662
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17254 ; free virtual = 29662
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17253 ; free virtual = 29662
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17250 ; free virtual = 29662
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17250 ; free virtual = 29662
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17250 ; free virtual = 29662
INFO: [Common 17-1381] The checkpoint '/home/blaine/Documents/Github/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/impl_1/top_file_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17286 ; free virtual = 29661
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.255 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17277 ; free virtual = 29662
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17241 ; free virtual = 29661
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17241 ; free virtual = 29661
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17241 ; free virtual = 29661
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17237 ; free virtual = 29661
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17237 ; free virtual = 29661
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3764.887 ; gain = 0.000 ; free physical = 17237 ; free virtual = 29661
INFO: [Common 17-1381] The checkpoint '/home/blaine/Documents/Github/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/impl_1/top_file_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9379554c ConstDB: 0 ShapeSum: 8ef08264 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: 4f02e12a | NumContArr: 34791197 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 208cde7fb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 3768.836 ; gain = 3.949 ; free physical = 17157 ; free virtual = 29544

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 208cde7fb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 3769.836 ; gain = 4.949 ; free physical = 17156 ; free virtual = 29543

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 208cde7fb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 3769.836 ; gain = 4.949 ; free physical = 17156 ; free virtual = 29543
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ca57197f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3898.594 ; gain = 133.707 ; free physical = 17060 ; free virtual = 29447
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.202  | TNS=0.000  | WHS=-0.541 | THS=-1686.098|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000627594 %
  Global Horizontal Routing Utilization  = 0.000991408 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 33286
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 33285
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 15ec98512

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 3898.594 ; gain = 133.707 ; free physical = 17060 ; free virtual = 29447

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 15ec98512

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 3898.594 ; gain = 133.707 ; free physical = 17060 ; free virtual = 29447

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1931cc234

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17057 ; free virtual = 29444
Phase 4 Initial Routing | Checksum: 1931cc234

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17057 ; free virtual = 29444
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=====================+=====================+===================================================================================================================================================================+
| Launch Setup Clock  | Launch Hold Clock   | Pin                                                                                                                                                               |
+=====================+=====================+===================================================================================================================================================================+
| clk_250mhz_mux_x0y0 | clk_250mhz_mux_x0y0 | design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/U0/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D |
| clk_250mhz_mux_x0y0 | clk_250mhz_mux_x0y0 | design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/U0/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D |
| userclk2            | userclk2            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_EN.curr_narrow_burst_reg/D                                      |
| clk_250mhz_mux_x0y0 | clk_250mhz_mux_x0y0 | design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/U0/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D |
+---------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3432
 Number of Nodes with overlaps = 431
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.379  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1e42bd83d

Time (s): cpu = 00:01:30 ; elapsed = 00:00:49 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17057 ; free virtual = 29444
Phase 5 Rip-up And Reroute | Checksum: 1e42bd83d

Time (s): cpu = 00:01:30 ; elapsed = 00:00:49 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17057 ; free virtual = 29444

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f1ad5cb0

Time (s): cpu = 00:01:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17057 ; free virtual = 29444
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.379  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1f1ad5cb0

Time (s): cpu = 00:01:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17057 ; free virtual = 29444

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f1ad5cb0

Time (s): cpu = 00:01:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17057 ; free virtual = 29444
Phase 6 Delay and Skew Optimization | Checksum: 1f1ad5cb0

Time (s): cpu = 00:01:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17057 ; free virtual = 29444

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.379  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 257279fdf

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17057 ; free virtual = 29444
Phase 7 Post Hold Fix | Checksum: 257279fdf

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17057 ; free virtual = 29444

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.83423 %
  Global Horizontal Routing Utilization  = 3.90337 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 257279fdf

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17057 ; free virtual = 29444

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 257279fdf

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17055 ; free virtual = 29442

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/design_1_xdma_0_0_pcie2_to_pcie3_wrapper_i/pcie2_ip_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0 to physical pin GTPE2_COMMON_X0Y1/GTGREFCLK1
Phase 10 Depositing Routes | Checksum: 29cb8292a

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17054 ; free virtual = 29442

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 29cb8292a

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17054 ; free virtual = 29442

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.379  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 29cb8292a

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17054 ; free virtual = 29442
Total Elapsed time in route_design: 52.12 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1ae3951c1

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17054 ; free virtual = 29442
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1ae3951c1

Time (s): cpu = 00:01:39 ; elapsed = 00:00:53 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17054 ; free virtual = 29442

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:00:54 . Memory (MB): peak = 3902.594 ; gain = 137.707 ; free physical = 17054 ; free virtual = 29441
INFO: [Vivado 12-24828] Executing command : report_drc -file top_file_drc_routed.rpt -pb top_file_drc_routed.pb -rpx top_file_drc_routed.rpx
Command: report_drc -file top_file_drc_routed.rpt -pb top_file_drc_routed.pb -rpx top_file_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/blaine/Documents/Github/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/impl_1/top_file_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_file_methodology_drc_routed.rpt -pb top_file_methodology_drc_routed.pb -rpx top_file_methodology_drc_routed.rpx
Command: report_methodology -file top_file_methodology_drc_routed.rpt -pb top_file_methodology_drc_routed.pb -rpx top_file_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/blaine/Documents/Github/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/impl_1/top_file_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_file_timing_summary_routed.rpt -pb top_file_timing_summary_routed.pb -rpx top_file_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_file_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_file_bus_skew_routed.rpt -pb top_file_bus_skew_routed.pb -rpx top_file_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_file_route_status.rpt -pb top_file_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file top_file_power_routed.rpt -pb top_file_power_summary_routed.pb -rpx top_file_power_routed.rpx
Command: report_power -file top_file_power_routed.rpt -pb top_file_power_summary_routed.pb -rpx top_file_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
138 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_file_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3990.637 ; gain = 88.043 ; free physical = 17033 ; free virtual = 29438
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3990.637 ; gain = 0.000 ; free physical = 17022 ; free virtual = 29438
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3990.637 ; gain = 0.000 ; free physical = 16989 ; free virtual = 29439
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3990.637 ; gain = 0.000 ; free physical = 16989 ; free virtual = 29439
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3990.637 ; gain = 0.000 ; free physical = 16984 ; free virtual = 29439
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3990.637 ; gain = 0.000 ; free physical = 16980 ; free virtual = 29439
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3990.637 ; gain = 0.000 ; free physical = 16980 ; free virtual = 29439
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3990.637 ; gain = 0.000 ; free physical = 16980 ; free virtual = 29439
INFO: [Common 17-1381] The checkpoint '/home/blaine/Documents/Github/AC701_I2C_PCIe_example/PCIe_Artix_7_eval/project_1/project_1.runs/impl_1/top_file_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 00:08:02 2025...
