/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  reg [17:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = !(celloutsig_1_1z[3] ? in_data[182] : in_data[140]);
  assign celloutsig_1_8z = !(in_data[184] ? celloutsig_1_3z : celloutsig_1_4z);
  assign celloutsig_1_9z = !(celloutsig_1_1z[3] ? celloutsig_1_3z : celloutsig_1_1z[4]);
  assign celloutsig_1_3z = ~celloutsig_1_2z;
  reg [3:0] _04_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 4'h0;
    else _04_ <= in_data[72:69];
  assign out_data[3:0] = _04_;
  assign celloutsig_1_1z = { in_data[130:125], celloutsig_1_0z } & in_data[134:128];
  assign celloutsig_1_4z = ! in_data[118:100];
  assign celloutsig_1_13z = { in_data[161:140], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z } || { in_data[121:100], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_11z = { celloutsig_1_7z[6:0], celloutsig_1_0z } !== { celloutsig_1_1z[6:2], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_0z = in_data[76:67] | in_data[44:35];
  assign celloutsig_1_0z = in_data[128] & in_data[166];
  assign celloutsig_1_18z = ^ celloutsig_1_17z[9:4];
  assign celloutsig_1_17z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_9z } << { celloutsig_1_12z[7:3], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_1_12z = { 2'h3, celloutsig_1_1z } >> in_data[171:163];
  always_latch
    if (!clkin_data[32]) celloutsig_1_7z = 18'h00000;
    else if (!clkin_data[64]) celloutsig_1_7z = { 4'hf, celloutsig_1_5z[1], 5'h1f, celloutsig_1_5z[1:0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_19z = ~((celloutsig_1_11z & celloutsig_1_0z) | (celloutsig_1_11z & celloutsig_1_13z));
  assign { celloutsig_1_5z[0], celloutsig_1_5z[1] } = { celloutsig_1_3z, celloutsig_1_1z[0] } ~^ { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z[6:2] = 5'h1f;
  assign { out_data[128], out_data[96], out_data[41:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z };
endmodule
