+incdir+../../src/includes/
+incdir+../../src/uart_access/
../../src/tb/timescale.v
../../src/altera_ip_sim/ALTPLL1_sim.v
../../src/uart_access/remote_access_intrfc.sv
../../src/fpga_device/fpga_device.sv
../../src/my_design/my_design_example.sv
../../src/my_design_intrfc_wrap/my_design_intrfc_wrap.sv
../../src/tb/uart_tb.sv
../../src/uart_access/access_regs_and_mem.sv
../../src/uart_access/uart_access.sv
../../src/uart_access/uart_rx.sv
../../src/uart_access/uart_tx.sv
../../src/misc/pb_debounce.sv
../../src/tb/tb.sv
../../src/mem/dp_ram_32bit_byte_en.sv
../../src/mem/dp_ram_wrap_512x32_byte_enable.sv
../../fpga_project/dp_ram_512x32.v
// C:/intelFPGA_lite/18.1/quartus/eda/sim_lib/altera_mf.v
// C:/intelFPGA_lite/20.1/quartus/eda/sim_lib/altera_mf.v
