mips_sys/constraint_zz_pc_o
mips_core
mips_sys
rf_stage
pc_gen
ctl_FSM
pc
r32_reg_clr_cls
mips_dvc
ext
decode_pipe
r1_reg_clr_cls
fwd_mux
pipelinedregs
reg_array
decoder
wb_mux
pc_gen_ctl_reg_clr_cls
ext_ctl_reg_clr_cls
exec_stage
mips_alu
alu
alu_muxa
shifter_tak
muldiv_ff
add32
compare
cmp_ctl_reg_clr_cls
forward
forward_node
jack
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ext/always_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
mips_core/input_zz_ins_i
mips_sys/input_zz_ins_i
ctl_FSM/input_id_cmd
reg_array/always_1/if_1/block_1
ctl_FSM/always_5/block_1/case_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_4/if_1/if_1/stmt_1
rf_stage/wire_pc_next
pc_gen/reg_pc_next
pc_gen/wire_br_addr
decoder/always_1
ext/always_1/case_1/stmt_4
decoder/assign_2_inst_func
mips_sys/inst_i_mips_core
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1
pc/input_pc_i
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
ext_ctl_reg_clr_cls/always_1
mips_sys/inst_imips_dvc
rf_stage/wire_BUS6061
rf_stage/wire_rs_o
fwd_mux/always_1
ctl_FSM/always_5/block_1
exec_stage/wire_BUS2332
ctl_FSM/always_5/block_1/case_1
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1
decoder/always_1/block_1/case_1/block_13
ctl_FSM/reg_CurrState
jack/wire_rt_o
rf_stage/inst_jack2
pc/wire_lpause
r1_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu/always_1/block_1
mips_core/wire_BUS422
decoder/reg_ext_ctl
rf_stage/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
ctl_FSM/always_6/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
exec_stage/input_pause
decoder/always_1/block_1/case_1/block_1
exec_stage/input_pc_i
rf_stage/input_fw_cmp_rs
ctl_FSM/reg_NextState
rf_stage/wire_NET6658
fwd_mux/always_1/case_1/stmt_3
rf_stage/inst_reg_bank
compare/input_t
cmp_ctl_reg_clr_cls/input_cls
wb_mux/always_1
alu/always_1/block_1/case_1
alu_muxa/always_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
decoder/reg_fsm_dly
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
shifter_tak/always_1/case_1
muldiv_ff/assign_2_res
pc/wire_pc_cls
r32_reg_clr_cls/input_cls
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ext/input_ctl
pc_gen/input_pause
r32_reg_clr_cls/input_r32_i
forward/inst_fw_cmp_rs
wb_mux/always_1/if_1
alu_muxa/always_1/block_1/case_1
mips_alu/input_a
exec_stage/wire_BUS476
fwd_mux/input_din
decoder/always_1/block_1/case_1/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
r32_reg_clr_cls/reg_r32_o
rf_stage/wire_ext_o
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
decoder/wire_inst_func
mips_core/input_pause
ctl_FSM/always_4
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_3
rf_stage/inst_rs_fwd_rs
ext/input_ins_i
ext_ctl_reg_clr_cls/input_cls
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
muldiv_ff/wire_res
mips_core/inst_iforward
fwd_mux/input_fw_ctl
pc_gen_ctl_reg_clr_cls/input_clr
cmp_ctl_reg_clr_cls/reg_cmp_ctl_o
r1_reg_clr_cls/input_r1_i
ext/reg_res
ctl_FSM/always_4/if_1
rf_stage/input_id_cmd
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
mips_sys/input_pause
mips_alu/inst_mips_alu
pc_gen/always_1/if_1/block_1/if_1/block_2
add32/always_1
rf_stage/wire_id2ra_ctl_cls_o
pc_gen/input_s
mips_core/wire_BUS197
pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i
r32_reg_clr_cls/always_1
cmp_ctl_reg_clr_cls/always_1
wb_mux/input_alu_i
exec_stage/inst_i_alu_muxa
reg_array/always_1/if_1
compare/always_1/case_1
ctl_FSM/always_4/if_1/if_1
reg_array/input_data
ext/wire_instr25_0
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ctl_FSM/always_6/block_1/case_1/block_8/stmt_6
rf_stage/input_ins_i
forward/wire_cmp_rs_fw
ctl_FSM/reg_id2ra_ins_cls
rf_stage/inst_i_cmp
pc_gen/always_1/if_1/block_1
rf_stage/wire_BUS2085
fwd_mux/reg_dout
mips_core/wire_BUS2140
rf_stage/inst_i_ext
add32/always_1/stmt_1
alu/input_a
rf_stage/wire_BUS3236
cmp_ctl_reg_clr_cls/always_1/if_1
pc/input_pause
ext/always_1/case_1
pc_gen/always_1/if_1/block_1/if_1
ctl_FSM/always_6/block_1/case_1/block_3
shifter_tak/always_1/case_1/stmt_1
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1
ctl_FSM/reg_pc_prectl
pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o
r32_reg_clr_cls/always_1/if_1
mips_alu/inst_mips_shifter
reg_array/input_pause
decoder/always_1/block_1/case_1/block_5
mips_core/inst_alu_pass0
decoder/assign_1_inst_op
add32/input_d_i
reg_array/input_rd_clk_cls
reg_array/wire_qa
rf_stage/input_pause
mips_core/wire_BUS9589
rf_stage/inst_i_pc_gen
exec_stage/inst_pc_nxt
cmp_ctl_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/always_5
forward_node/always_1
ctl_FSM/always_6
forward_node/reg_mux_fw
pc_gen/always_1/if_1/block_1/if_1/block_1
r1_reg_clr_cls/always_1
jack/assign_2_rt_o
mips_alu/inst_muldiv_ff
r32_reg_clr_cls/always_1/if_1/if_1
reg_array/always_1/if_1/block_1/stmt_1
mips_core/inst_alu_pass1
add32/reg_d_o
jack/input_ins_i
r1_reg_clr_cls/always_1/if_1
mips_alu/wire_alu_c
r32_reg_clr_cls/always_1/if_1/if_1/stmt_1
wb_mux/reg_wb_o
mips_core/inst_wb_mux
decoder/input_ins_i
cmp_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
mips_core/wire_BUS27031
reg_array/wire_qb
rf_stage/input_pc_gen_ctl
pc/inst_pause_latch
ctl_FSM/always_6/block_1
rf_stage/inst_ins_reg
ext_ctl_reg_clr_cls/always_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1
ctl_FSM/input_pause
pc_gen/assign_1_br_addr
decoder/always_1/block_1
forward_node/always_1/if_1
pc_gen_ctl_reg_clr_cls/always_1
jack/wire_rs_o
rf_stage/wire_BUS6095
alu/always_1
pc/inst_pc_latch
rf_stage/wire_rt_o
mips_alu/wire_c
alu/reg_alu_out
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1
pc_gen_ctl_reg_clr_cls/always_1/if_1
mips_core/wire_BUS109
cmp_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/reg_cmp_ctl
compare/input_ctl
r1_reg_clr_cls/always_1/if_1/if_1
mips_core/wire_BUS271
ctl_FSM/always_5/block_1/case_1/block_2
mips_core/wire_NET1572
ctl_FSM/always_6/block_1/case_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1
reg_array/input_rdaddress_b
rf_stage/input_cmp_ctl_i
rf_stage/input_pc_i
forward_node/always_1/if_1/if_1
decoder/always_1/block_1/case_1
fwd_mux/always_1/case_1
alu_muxa/always_1
reg_array/always_2
mips_alu/wire_mul_div_c
compare/input_s
shifter_tak/always_1
mips_core/wire_NET1606
mips_sys/wire_zz_pc_o
decoder/always_1/block_1/case_1/block_5/stmt_5
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1
exec_stage/wire_BUS2446
pc_gen/input_ctl
ext/assign_1_instr25_0
shifter_tak/reg_shift_out
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
alu_muxa/input_pc
reg_array/always_2/if_1
mips_alu/assign_1_c
mips_alu/wire_shift_c
decoder/always_1/block_1/case_1/block_1/case_1
mips_core/inst_iRF_stage
mips_core/wire_BUS117
decoder/always_1/block_1/case_1/block_25
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1
pc_gen/input_imm
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu/always_1/block_1/case_1/stmt_1
decoder/reg_pc_gen_ctl
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
cmp_ctl_reg_clr_cls/input_cmp_ctl_i
reg_array/always_2/if_1/block_1
compare/reg_res
mips_core/inst_iexec_stage
reg_array/reg_r_data
mips_core/wire_BUS15471
ctl_FSM/always_6/block_1/case_1/block_8
rf_stage/input_wb_din_i
ctl_FSM/reg_id2ra_ctl_clr
rf_stage/inst_rf_fwd_rt
muldiv_ff/input_op_type
rf_stage/wire_NET904
pc/wire_pc_o
ctl_FSM/reg_id2ra_ctl_cls
mips_core/wire_cop_addr_o
pc_gen/always_1
pc_gen/input_pc
exec_stage/inst_MIPS_alu
exec_stage/wire_alu_ur_o
reg_array/always_1
decoder/wire_inst_op
alu_muxa/always_1/block_1/case_1/stmt_2
reg_array/always_2/if_1/block_1/stmt_2
alu_muxa/reg_a_o
exec_stage/inst_add4
mips_core/wire_zz_pc_o
reg_array/reg_r_rdaddress_b
ext_ctl_reg_clr_cls/input_ext_ctl_i
rf_stage/inst_MAIN_FSM
compare/always_1
rf_stage/wire_BUS1013
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
pc/assign_1_pc_cls
pc_gen/always_1/if_1
rf_stage/wire_id2ra_ctl_clr_o
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4
pc_gen_ctl_reg_clr_cls/input_cls
wb_mux/always_1/if_1/stmt_2
mips_core/inst_new_pc
r1_reg_clr_cls/reg_r1_o
pc_gen/input_check
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
pc_gen/input_pc_prectl
pc_gen/always_1/if_1/cond
fwd_mux/always_1/case_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/cond
add32/always_1/stmt_1/expr_1
ctl_FSM/always_5/block_1/case_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2/expr_1
r32_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
reg_array/always_2/if_1/cond
ext/always_1/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4/expr_1
mips_alu/assign_1_c/expr_1
reg_array/always_2/if_1/cond/expr_1
cmp_ctl_reg_clr_cls/always_1/if_1/if_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
reg_array/always_2/if_1/cond/expr_2
compare/always_1/case_1/cond
mips_alu/assign_1_c/expr_1/expr_1
rf_stage/inst_ins_reg/expr_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
muldiv_ff/assign_2_res/expr_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/cond
muldiv_ff/assign_2_res/expr_1/expr_2
