---
outline: 2
---

# Banco de Registradores <Badge type="info" text="MODULE_REGISTER_FILE.vhd"/>

![Diagrama de portas do módulo escrita de resposta](/images/referencia/componentes/module_register_file.drawio.svg)

[Ver código fonte](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/MODULE_REGISTER_FILE.vhd).

## Interface genérica

::: danger TO DO

Work in progress.

:::

## Interface de portas

### `clock` <Badge type="warning" text="INPUT" />

Entrada do sinal de clock.

- Tipo: `std_logic`

::: danger TO DO

Work in progress.

:::

## Diagrama RTL

<img src="/images/referencia/componentes/module_register_file_netlist.svg" alt="Diagrama de RTL do Banco de Registradores" style="width: 100%; background-color: white;">

## Casos de teste

`test_MODULE_REGISTER_FILE.py`.
[Ver código fonte](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_MODULE_REGISTER_FILE.py).

::: danger TO DO

Work in progress.

:::
