<HTML>
<HEAD>
<TITLE>What is RISC?</TITLE>
</HEAD>
<BODY BGCOLOR=#FFFFFF LINK=#000000 VLINK="#CCCC99">
<CENTER>
<TABLE BORDER=0 CELLPADDING=0 CELLSPACING=0>
	<TR>
		<TD BGCOLOR="#000000" HEIGHT=1 WIDTH=1><IMG SRC="options/spacer.gif" WIDTH=1 HEIGHT=1></TD>
		<TD BGCOLOR="#000000" HEIGHT=1><IMG SRC="options/spacer.gif" WIDTH=1 HEIGHT=1></TD>
		<TD BGCOLOR="#000000" HEIGHT=1 WIDTH=1><IMG SRC="options/spacer.gif" WIDTH=1 HEIGHT=1></TD>
	</TR>
	<TR>
		<TD BGCOLOR="#000000" WIDTH=1><IMG SRC="options/spacer.gif" WIDTH=1 HEIGHT=1></TD>
		<TD>
			<TABLE BORDER=0 CELLPADDING=0 CELLSPACING=0>
				<TR>
					<TD>
						<IMG SRC="options/index_01.gif" WIDTH=607 HEIGHT=28></TD>
				</TR>
				<TR>
					<TD>
						<IMG SRC="options/index_02.jpg" WIDTH=607 HEIGHT=33></TD>
				</TR>
				<TR>
					<TD>
						<TABLE BORDER=0 CELLSPACING=7 CELLPADDING=0 WIDTH=607>
							<TR>
								<TD WIDTH=100% ALIGN=LEFT VALIGN=TOP>
									<FONT SIZE=-1 FACE="Verdana,Arial">

										<!-- main text area here -->

										<B>RISC?</B><BR>
										RISC, or <I>Reduced Instruction Set Computer</I>. is a type of microprocessor architecture
										that utilizes a small, highly-optimized set of instructions, rather than a more specialized
										set of instructions often found in other types of architectures.<P>
										
										<B>History</B><BR>
										The first RISC projects came from IBM, Stanford, and UC-Berkeley in the late 70s and early
										80s.  The IBM 801, Stanford MIPS, and Berkeley RISC 1 and 2 were all designed with a similar
										philosophy which has become known as RISC.  Certain design features have been characteristic of 
										most RISC processors:<P>
										
										<UL>
											<LI><I>one cycle execution time</I>: RISC processors have a CPI (clock per instruction) of one cycle.
													This is due to the optimization of each instruction on the CPU and a technique called <I.pipelining</I>;<P>
											<LI><I>pipelining</I>: a techique that allows for simultaneous execution of parts, or stages, of instructions
													to more efficiently process instructions;<P>
											<LI><I>large number of registers</I>: the RISC design philosophy generally incorporates a larger number 
													of registers to prevent in large amounts of interactions with memory
										</UL>
										
										<B>This Site</B><BR>
										We will first examine <A HREF="../mips/index.html">MIPS</A> in detail as an example of an early RISC architecture 
										to better understand the features and design of RISC architectures.  We will then study <A HREF="../pipelining/index.html">pipelining</A> 
										to see the performance benefits of such a technique.  Then we will look at the <A HREF="../risccisc">advantages and disadvantages</A> of such a RISC-based
										architecture as compared to CISC architectures.  Finally, we will discuss some of the <A HREF="../developments/index.html">recent developments</A> and future directions
										of RISC processor technology in particular, and processor technology as a whole in general.<P>
										
										<!-- end main text -->

									</FONT>
								</TD>
							</TR>
						</TABLE>
					</TD>
				</TR>
			</TABLE>
		</TD>
		<TD BGCOLOR="#000000" WIDTH=1><IMG SRC="options/spacer.gif" WIDTH=1 HEIGHT=1></TD>
	</TR>
	<TR?
		<TD BGCOLOR="#000000" HEIGHT=1 WIDTH=1><IMG SRC="options/spacer.gif" WIDTH=1 HEIGHT=1></TD>
		<TD BGCOLOR="#000000" HEIGHT=1><IMG SRC="options/spacer.gif" WIDTH=1 HEIGHT=1></TD>
		<TD BGCOLOR="#000000" HEIGHT=1 WIDTH=1><IMG SRC="options/spacer.gif" WIDTH=1 HEIGHT=1></TD>
	</TR>
</TABLE>
<FONT FACE="Verdana,Arial" SIZE=-1><A HREF="../mips/index.html">mips</A> &middot; <A HREF="../pipelining/index.html">pipelining</A> &middot; <A HREF="../risccisc/index.html">risc vs. cisc</A> &middot; <A HREF="../developments/index.html">recent developments</A> &middot; <A HREF="../bibliography/index.html">bibliography</A> &middot; <A HREF="../about/index.html">about this site</A></FONT>
</CENTER>
</BODY>
</HTML>
