`timescale 1ns / 1ps

module inv_tb;

reg a0,a1;

wire d0,d1,d2,d3;

inv u_inv (
.a0 (a0 ),
.a1 (a1 ),
.d0 (d0 ),
.d1 (d1 ),
.d2 (d2 ),
.d3 (d3 )
 );

initial a0 = 1'b0;
initial a1 = 1'b0;
always a0 = #200 ~a0;
always a1 = #100 ~a1;

initial begin
    #1000
    $finish;
end

endmodule