// Copyright 2025 Xenon Emulator Project

#pragma once

#include <string>
#include <unordered_map>

std::string GetRegisterNameById(uint32_t id) {
  static const std::unordered_map<uint32_t, std::string> registerMap = {
      {0x0000, "RBBM_RTL_RELEASE"},
      {0x0001, "RBBM_PATCH_RELEASE"},
      {0x0002, "RBBM_AUXILIARY_CONFIG"},
      {0x0004, "BIOS_0_SCRATCH"},
      {0x0005, "BIOS_1_SCRATCH"},
      {0x0006, "BIOS_2_SCRATCH"},
      {0x0007, "BIOS_3_SCRATCH"},
      {0x0008, "BIOS_4_SCRATCH"},
      {0x0009, "BIOS_5_SCRATCH"},
      {0x000A, "BIOS_6_SCRATCH"},
      {0x000B, "BIOS_7_SCRATCH"},
      {0x0038, "CONFIG_CNTL"},
      {0x0039, "CONFIG_XSTRAP"},
      {0x003A, "CONFIG_XSTRAP2"},
      {0x003B, "RBBM_CNTL"},
      {0x003C, "RBBM_SOFT_RESET"},
      {0x003D, "RBBM_SKEW_CNTL"},
      {0x0040, "MH_MMU_CONFIG"},
      {0x0041, "MH_MMU_VA_RANGE"},
      {0x0042, "MH_MMU_PT_BASE"},
      {0x0043, "MH_MMU_PAGE_FAULT"},
      {0x0044, "MH_MMU_TRAN_ERROR"},
      {0x0045, "MH_MMU_INVALIDATE"},
      {0x0046, "MH_MMU_MPU_BASE"},
      {0x0047, "MH_MMU_MPU_END"},
      {0x0048, "BIF_PERFCOUNTER0_SELECT"},
      {0x0049, "BIF_PERFCOUNTER0_HI"},
      {0x004A, "BIF_PERFCOUNTER0_LOW"},
      {0x0064, "ROM_PAR_DATA_REG"},
      {0x0065, "ROM_BAD_PIPE_DISABLE_REGISTER"},
      {0x0066, "ROM_PAR_ADDR_REG"},
      {0x0067, "ROM_CLK_REG"},
      {0x0068, "ROM_BAD_PIPE_FUSE_REG"},
      {0x0069, "DBG_CNTL1_REG"},
      {0x006A, "ROM_SIMD_PIPE_DISABLE_REGISTER"},
      {0x006B, "DBG_READ_REG"},
      {0x006C, "ROM_PADS_REG"},
      {0x006D, "SOFT_STRAP_CNTL"},
      {0x006E, "CONFIG_XSTRAP3"},
      {0x006F, "EXTERN_TRIG_CNTL"},
      {0x0070, "ROM_STATUS_REG"},
      {0x0071, "ROM_PORT_REG"},
      {0x0080, "SCLK_PWRMGT_CNTL1_REG"},
      {0x0081, "SCLK_PWRMGT_CNTL2_REG"},
      {0x0082, "SCLK_PWRMGT_CNTL3_REG"},
      {0x0083, "FSB_STOP_CLK_REG"},
      {0x0083, "STOP_SCLK_REG"},
      {0x0084, "SPLL_CNTL_REG"},
      {0x0085, "CG_SCRATCH1"},
      {0x0086, "RCLK_PWRMGT_CNTL_REG"},
      {0x0087, "PSRO_REG"},
      {0x0091, "RPLL_CNTL_REG"},
      {0x0092, "FPLL_CNTL_REG"},
      {0x0093, "CG_INT_MASK_REG"},
      {0x0094, "CG_INT_STAT_REG"},
      {0x0095, "CG_INT_ACK_REG"},
      {0x00A0, "MCLK_CNTL1_REG"},
      {0x00A1, "MPLL_CNTL_REG"},
      {0x00A2, "YCLK_CNTL1_REG"},
      {0x00A3, "MDLL_CNTL1_REG"},
      {0x00A6, "MCLK_PWRMGT_CNTL_REG"},
      {0x00A7, "MCLK_TEST_CNTL1_REG"},
      {0x00A8, "CGM_MC0_IO_CNTL"},
      {0x00A8, "CGM_CAL_CNTL_REG"},
      {0x00A9, "CGM_DRAM_CNTL_REG"},
      {0x00AA, "CGM_MC1_IO_CNTL"},
      {0x0128, "PCLK_SOFT_RESET"},
      {0x0129, "DCCG_SCLK_R_DISP_CNTL"},
      {0x012F, "SCLK_G_SCL1_CNTL"},
      {0x0132, "SCLK_SOFT_RESET"},
      {0x0133, "DCCG_CLK_CNTL"},
      {0x0135, "TEST_COUNT_CNTL"},
      {0x0136, "DCCG_TEST_CLK_SEL"},
      {0x013C, "DVOACLK_CNTL"},
      {0x0140, "DCCG_ONE_SHOT_CLOCKING_CNTL"},
      {0x0141, "DCCG_ONE_SHOT_STOP_CLOCKS_CNTL"},
      {0x0142, "DCCG_ONE_SHOT_RUN_CLOCKS_CNTL"},
      {0x0143, "DCCG_ONE_SHOT_RUN_CLOCKS_COUNT"},
      {0x0144, "DCCG_DEBUG"},
      {0x015C, "SCLK_G_DCP_CNTL"},
      {0x01C0, "CP_RB_BASE"},
      {0x01C1, "CP_RB_CNTL"},
      {0x01C3, "CP_RB_RPTR_ADDR"},
      {0x01C4, "CP_RB_RPTR"},
      {0x01C5, "CP_RB_WPTR"},
      {0x01C6, "CP_RB_WPTR_DELAY"},
      {0x01C7, "CP_RB_RPTR_WR"},
      {0x01C8, "CP_DMA_SRC_ADDR"},
      {0x01C9, "CP_DMA_DST_ADDR"},
      {0x01CA, "CP_DMA_COMMAND"},
      {0x01CC, "CP_IB1_BASE"},
      {0x01CD, "CP_IB1_BUFSZ"},
      {0x01CE, "CP_IB2_BASE"},
      {0x01CF, "CP_IB2_BUFSZ"},
      {0x01D0, "CP_RT_BASE"},
      {0x01D1, "CP_RT_BUFSZ"},
      {0x01D2, "CP_RT_ST_BASE"},
      {0x01D3, "CP_RT_ST_BUFSZ"},
      {0x01D5, "CP_QUEUE_THRESHOLDS"},
      {0x01D6, "CP_MEQ_THRESHOLDS"},
      {0x01D7, "CP_CSQ_AVAIL"},
      {0x01D8, "CP_STQ_AVAIL"},
      {0x01D9, "CP_MEQ_AVAIL"},
      {0x01DA, "CP_CMD_INDEX"},
      {0x01DB, "CP_CMD_DATA"},
      {0x01DC, "SCRATCH_UMSK"},
      {0x01DD, "SCRATCH_ADDR"},
      {0x01DE, "SCRATCH_CMP_HI"},
      {0x01DF, "SCRATCH_CMP_LO"},
      {0x01E0, "CP_DMA_TABLE_ADDR"},
      {0x01E1, "CP_DMA_SRC_ADDR_STAT"},
      {0x01E2, "CP_DMA_DST_ADDR_STAT"},
      {0x01E3, "CP_DMA_COMMAND_STAT"},
      {0x01E4, "CP_DMA_STAT"},
      {0x01E5, "CP_DMA_ACT_DSCR_STAT"},
      {0x01E6, "CP_PERFCOUNTER_SELECT"},
      {0x01E7, "CP_PERFCOUNTER_LO"},
      {0x01E8, "CP_PERFCOUNTER_HI"},
      {0x01E9, "SCRATCH_CMP_CNTL"},
      {0x01EA, "CP_ME_RDADDR"},
      {0x01EC, "CP_STATE_DEBUG_INDEX"},
      {0x01ED, "CP_STATE_DEBUG_DATA"},
      {0x01EE, "CP_NV_FLAGS_0"},
      {0x01EF, "CP_NV_FLAGS_1"},
      {0x01F0, "CP_NV_FLAGS_2"},
      {0x01F1, "CP_NV_FLAGS_3"},
      {0x01F2, "CP_INT_CNTL"},
      {0x01F3, "CP_INT_STATUS"},
      {0x01F4, "CP_INT_ACK"},
      {0x01F5, "CP_PERFMON_CNTL"},
      {0x01F6, "CP_ME_CNTL"},
      {0x01F7, "CP_ME_STATUS"},
      {0x01F8, "CP_ME_RAM_WADDR"},
      {0x01F9, "CP_ME_RAM_RADDR"},
      {0x01FA, "CP_ME_RAM_DATA"},
      {0x01FB, "CP_SNOOP_CNTL"},
      {0x01FC, "CP_DEBUG"},
      {0x01FD, "CP_CSQ_RB_STAT"},
      {0x01FE, "CP_CSQ_IB1_STAT"},
      {0x01FF, "CP_CSQ_IB2_STAT"},
      {0x0394, "NQWAIT_UNTIL"},
      {0x0395, "RBBM_PERFCOUNTER0_SELECT"},
      {0x0396, "RBBM_PERFCOUNTER2_SELECT"},
      {0x0397, "RBBM_PERFCOUNTER0_LO"},
      {0x0398, "RBBM_PERFCOUNTER0_HI"},
      {0x0399, "RBBM_PERFCOUNTER2_LO"},
      {0x039A, "RBBM_PERFCOUNTER2_HI"},
      {0x039B, "RBBM_DEBUG"},
      {0x039C, "RBBM_STATUS2"},
      {0x039D, "RBBM_CRC32"},
      {0x03B2, "RBBM_WAIT_IDLE_CLOCKS"},
      {0x03B3, "RBBM_READ_ERROR"},
      {0x03B4, "RBBM_INT_CNTL"},
      {0x03B5, "RBBM_INT_STATUS"},
      {0x03B6, "RBBM_INT_ACK"},
      {0x03B7, "MASTER_INT_SIGNAL"},
      {0x0440, "CP_NON_PREFETCH_CNTRS"},
      {0x0442, "CP_STQ_RT_STAT"},
      {0x0443, "CP_STQ_ST_STAT"},
      {0x0444, "CP_STQ_RT_ST_STAT"},
      {0x0445, "CP_RT_DMA_SRC_ADDR"},
      {0x0446, "CP_RT_DMA_DST_ADDR"},
      {0x0447, "CP_RT_DMA_COMMAND"},
      {0x0448, "CP_RT_ME_RAM_WADDR"},
      {0x0449, "CP_RT_ME_RAM_RADDR"},
      {0x044A, "CP_RT_ME_RAM_DATA"},
      {0x044B, "CP_PROG_COUNTER"},
      {0x044C, "CP_RT_ME_RDADDR"},
      {0x044D, "CP_ST_BASE"},
      {0x044E, "CP_ST_BUFSZ"},
      {0x044F, "CP_MEQ_STAT"},
      {0x0452, "CP_MIU_TAG_STAT0"},
      {0x0453, "CP_MIU_TAG_STAT1"},
      {0x0454, "CP_BIN_MASK_LO"},
      {0x0455, "CP_BIN_MASK_HI"},
      {0x0456, "CP_BIN_SELECT_LO"},
      {0x0457, "CP_BIN_SELECT_HI"},
      {0x0458, "CP_RT_BIN_MASK_LO"},
      {0x0459, "CP_RT_BIN_MASK_HI"},
      {0x045A, "CP_RT_BIN_SELECT_LO"},
      {0x045B, "CP_RT_BIN_SELECT_HI"},
      {0x045C, "CP_CPU_INT_CNTL"},
      {0x045D, "CP_CPU_INT_STATUS"},
      {0x045E, "CP_CPU_INT_ACK"},
      {0x045F, "CP_PFP_UCODE_ADDR"},
      {0x0460, "CP_PFP_UCODE_DATA"},
      {0x0461, "CP_PFP_RT_UCODE_ADDR"},
      {0x0462, "CP_PFP_RT_UCODE_DATA"},
      {0x047E, "CP_RT_STAT"},
      {0x047F, "CP_STAT"},
      {0x04C0, "CP_RT0_COMMAND"},
      {0x04C1, "CP_RT0_POLL_ADDRESS"},
      {0x04C2, "CP_RT0_REFERENCE"},
      {0x04C3, "CP_RT0_MASK"},
      {0x04C4, "CP_RT0_BADR"},
      {0x04C5, "CP_RT0_SIZE"},
      {0x04C6, "CP_RT1_COMMAND"},
      {0x04C7, "CP_RT1_POLL_ADDRESS"},
      {0x04C8, "CP_RT1_REFERENCE"},
      {0x04C9, "CP_RT1_MASK"},
      {0x04CA, "CP_RT1_BADR"},
      {0x04CB, "CP_RT1_SIZE"},
      {0x04CC, "CP_RT2_COMMAND"},
      {0x04CD, "CP_RT2_POLL_ADDRESS"},
      {0x04CE, "CP_RT2_REFERENCE"},
      {0x04CF, "CP_RT2_MASK"},
      {0x04D0, "CP_RT2_BADR"},
      {0x04D1, "CP_RT2_SIZE"},
      {0x04D2, "CP_RT3_COMMAND"},
      {0x04D3, "CP_RT3_POLL_ADDRESS"},
      {0x04D4, "CP_RT3_REFERENCE"},
      {0x04D5, "CP_RT3_MASK"},
      {0x04D6, "CP_RT3_BADR"},
      {0x04D7, "CP_RT3_SIZE"},
      {0x04D8, "CP_RT4_COMMAND"},
      {0x04D9, "CP_RT4_POLL_ADDRESS"},
      {0x04DA, "CP_RT4_REFERENCE"},
      {0x04DB, "CP_RT4_MASK"},
      {0x04DC, "CP_RT4_BADR"},
      {0x04DD, "CP_RT4_SIZE"},
      {0x04DE, "CP_RT5_COMMAND"},
      {0x04DF, "CP_RT5_POLL_ADDRESS"},
      {0x04E0, "CP_RT5_REFERENCE"},
      {0x04E1, "CP_RT5_MASK"},
      {0x04E2, "CP_RT5_BADR"},
      {0x04E3, "CP_RT5_SIZE"},
      {0x04E4, "CP_RT6_COMMAND"},
      {0x04E5, "CP_RT6_POLL_ADDRESS"},
      {0x04E6, "CP_RT6_REFERENCE"},
      {0x04E7, "CP_RT6_MASK"},
      {0x04E8, "CP_RT6_BADR"},
      {0x04E9, "CP_RT6_SIZE"},
      {0x04EA, "CP_RT7_COMMAND"},
      {0x04EB, "CP_RT7_POLL_ADDRESS"},
      {0x04EC, "CP_RT7_REFERENCE"},
      {0x04ED, "CP_RT7_MASK"},
      {0x04EE, "CP_RT7_BADR"},
      {0x04EF, "CP_RT7_SIZE"},
      {0x04F0, "CP_RT8_COMMAND"},
      {0x04F1, "CP_RT8_POLL_ADDRESS"},
      {0x04F2, "CP_RT8_REFERENCE"},
      {0x04F3, "CP_RT8_MASK"},
      {0x04F4, "CP_RT8_BADR"},
      {0x04F5, "CP_RT8_SIZE"},
      {0x04F6, "CP_RT9_COMMAND"},
      {0x04F7, "CP_RT9_POLL_ADDRESS"},
      {0x04F8, "CP_RT9_REFERENCE"},
      {0x04F9, "CP_RT9_MASK"},
      {0x04FA, "CP_RT9_BADR"},
      {0x04FB, "CP_RT9_SIZE"},
      {0x04FC, "CP_RT10_COMMAND"},
      {0x04FD, "CP_RT10_POLL_ADDRESS"},
      {0x04FE, "CP_RT10_REFERENCE"},
      {0x04FF, "CP_RT10_MASK"},
      {0x0500, "CP_RT10_BADR"},
      {0x0501, "CP_RT10_SIZE"},
      {0x0502, "CP_RT11_COMMAND"},
      {0x0503, "CP_RT11_POLL_ADDRESS"},
      {0x0504, "CP_RT11_REFERENCE"},
      {0x0505, "CP_RT11_MASK"},
      {0x0506, "CP_RT11_BADR"},
      {0x0507, "CP_RT11_SIZE"},
      {0x0508, "CP_RT12_COMMAND"},
      {0x0509, "CP_RT12_POLL_ADDRESS"},
      {0x050A, "CP_RT12_REFERENCE"},
      {0x050B, "CP_RT12_MASK"},
      {0x050C, "CP_RT12_BADR"},
      {0x050D, "CP_RT12_SIZE"},
      {0x050E, "CP_RT13_COMMAND"},
      {0x050F, "CP_RT13_POLL_ADDRESS"},
      {0x0510, "CP_RT13_REFERENCE"},
      {0x0511, "CP_RT13_MASK"},
      {0x0512, "CP_RT13_BADR"},
      {0x0513, "CP_RT13_SIZE"},
      {0x0514, "CP_RT14_COMMAND"},
      {0x0515, "CP_RT14_POLL_ADDRESS"},
      {0x0516, "CP_RT14_REFERENCE"},
      {0x0517, "CP_RT14_MASK"},
      { 0x0518, "CP_RT14_RADR" },
      { 0x0519, "CP_RT14_SIZE" },
      { 0x051A, "CP_RT15_COMMAND" },
      { 0x051B, "CP_RT15_POLL_ADDRESS" },
      { 0x051C, "CP_RT15_REFERENCE" },
      { 0x051D, "CP_RT15_MASK" },
      { 0x051E, "CP_RT15_BADR" },
      { 0x051F, "CP_RT15_SIZE" },
      { 0x0520, "CP_RT_POLL_INTERVAL" },
      { 0x0521, "CP_VIP_EOL_EOF_COUNTER" },
      { 0x0522, "CP_D1_EOL_SOF_COUNTER" },
      { 0x0523, "CP_D2_EOL_SOF_COUNTER" },
      { 0x0578, "SCRATCH_REG0" },
      { 0x0579, "SCRATCH_REG1" },
      { 0x057A, "SCRATCH_REG2" },
      { 0x057B, "SCRATCH_REG3" },
      { 0x057C, "SCRATCH_REG4" },
      { 0x057D, "SCRATCH_REG5" },
      { 0x057E, "SCRATCH_REG6" },
      { 0x057F, "SCRATCH_REG7" },
      { 0x0580, "BIOS_8_SCRATCH" },
      { 0x0581, "BIOS_9_SCRATCH" },
      { 0x0582, "BIOS_10_SCRATCH" },
      { 0x0583, "BIOS_11_SCRATCH" },
      { 0x0584, "BIOS_12_SCRATCH" },
      { 0x0585, "BIOS_13_SCRATCH" },
      { 0x0586, "BIOS_14_SCRATCH" },
      { 0x0587, "BIOS_15_SCRATCH" },
      { 0x05C8, "WAIT_UNTIL" },
      { 0x05C9, "RBBM_ISYNC_CNTL" },
      { 0x05D0, "RBBM_STATUS" },
      { 0x05F0, "CP_IB2D_BASE" },
      { 0x05F1, "CP_IB2D_BUFSZ" },
      { 0x05F2, "CP_DEFAULT_PITCH_OFFSET" },
      { 0x05F3, "CP_DEFAULT2_PITCH_OFFSET" },
      { 0x05F4, "CP_DEFAULT_SC_BOTTOM_RIGHT" },
      { 0x05F5, "CP_DEFAULT2_SC_BOTTOM_RIGHT" },
      { 0x05F6, "CP_2D_BRUSH_BASE" },
      { 0x05F7, "CP_2D_PALETTE_BASE" },
      { 0x05F8, "CP_2D_IMMD_BASE" },
      { 0x05F9, "CP_2D_BOOLEANS" },
      { 0x0600, "CP_ME_VS_EVENT_SRC" },
      { 0x0601, "CP_ME_VS_EVENT_ADDR" },
      { 0x0602, "CP_ME_VS_EVENT_DATA" },
      { 0x0603, "CP_ME_VS_EVENT_ADDR_SWM" },
      { 0x0604, "CP_ME_VS_EVENT_DATA_SWM" },
      { 0x0605, "CP_ME_PS_EVENT_SRC" },
      { 0x0606, "CP_ME_PS_EVENT_ADDR" },
      { 0x0607, "CP_ME_PS_EVENT_DATA" },
      { 0x0608, "CP_ME_PS_EVENT_ADDR_SWM" },
      { 0x0609, "CP_ME_PS_EVENT_DATA_SWM" },
      { 0x060A, "CP_ME_CF_EVENT_SRC" },
      { 0x060B, "CP_ME_CF_EVENT_ADDR" },
      { 0x060C, "CP_ME_CF_EVENT_DATA" },
      { 0x060D, "CP_ME_NRT_ADDR" },
      { 0x060E, "CP_ME_NRT_DATA" },
      { 0x060F, "CP_ME_RT_ADDR" },
      { 0x0610, "CP_ME_RT_DATA" },
      { 0x0611, "CP_ME_SCREEN_EXT_RPT_ADDR" },
      { 0x0612, "CP_ME_VS_FETCH_DONE_SRC" },
      { 0x0613, "CP_ME_VS_FETCH_DONE_ADDR" },
      { 0x0614, "CP_ME_VS_FETCH_DONE_DATA" },
      { 0x0800, "MC0_CNTL" },
      { 0x0801, "MC0_DRAM_CONFIG" },
      { 0x0802, "MC0_BSB_SNOOPED_TIMER_CNTL" },
      { 0x0803, "MC0_TUNING_0" },
      { 0x0804, "MC0_TUNING_1" },
      { 0x0805, "MC0_RD_BUFFER_CNTL_0" },
      { 0x0806, "MC0_ARBITRATION_CNTL" },
      { 0x0807, "MC0_TIMING_CNTL_0" },
      { 0x0808, "MC0_TIMING_CNTL_1" },
      { 0x0809, "MC0_TIMING_CNTL_2" },
      { 0x080A, "MC0_PAD_CAL_CNTL" },
      { 0x080B, "MC0_DRAM_CMD" },
      { 0x080C, "MC0_DRAM_DATA" },
      { 0x080D, "MC0_POINTER" },
      { 0x080E, "MC0_RDBUF_DATA" },
      { 0x080F, "MC0_DRAM_DQ" },
      { 0x0810, "MC0_STATUS_0" },
      { 0x0811, "MC0_STATUS_1" },
      { 0x0812, "MC0_CRC_CNTL" },
      { 0x0813, "MC0_DEBUG" },
      { 0x0814, "MC0_CRC_READ" },
      { 0x0815, "MC0_PERFCOUNTER0_CNTL" },
      { 0x0816, "MC0_PERFCOUNTER0_HI" },
      { 0x0817, "MC0_PERFCOUNTER0_LOW" },
      { 0x0818, "MC0_PERFCOUNTER1_CNTL" },
      { 0x0819, "MC0_PERFCOUNTER1_HI" },
      { 0x081A, "MC0_PERFCOUNTER1_LOW" },
      { 0x081B, "MC0_INTERRUPT_MASK" },
      { 0x081C, "MC0_INTERRUPT_STATUS" },
      { 0x081D, "MC0_INTERRUPT_ACK" },
      { 0x081E, "MC0_SECURE_MEMORY_APERTURE_LOG_MH" },
      { 0x081F, "MC0_SECURE_MEMORY_APERTURE_LOG_BIU" },
      { 0x0820, "MC0_WR_STR_DLL_0" },
      { 0x0821, "MC0_WR_STR_DLL_1" },
      { 0x0822, "MC0_DLL_MASTER_ADJ_0" },
      { 0x0823, "MC0_DLL_MASTER_ADJ_1" },
      { 0x0824, "MC0_TERM_CNTL" },
      { 0x0825, "MC0_WR_DATA_DLY_0" },
      { 0x0826, "MC0_WR_DATA_DLY_1" },
      { 0x0827, "MC0_RD_STR_DLY_0" },
      { 0x0828, "MC0_RD_STR_DLY_1" },
      { 0x0829, "MC0_WR_STR_DLY" },
      { 0x082A, "MC0_PAD_CAL_STATUS" },
      { 0x082B, "MC0_RD_STR_DLY_CNTL" },
      { 0x0830, "MC0_PAD_IF_CNTL" },
      { 0x0831, "MC0_PAD_IF_CNTL_2" },
      { 0x0832, "MC0_RD_BUFFER_CNTL_1" },
      { 0x0840, "MC1_CNTL" },
      { 0x0841, "MC1_DRAM_CONFIG" },
      { 0x0842, "MC1_BSB_SNOOPED_TIMER_CNTL" },
      { 0x0843, "MC1_TUNING_0" },
      { 0x0844, "MC1_TUNING_1" },
      { 0x0845, "MC1_RD_BUFFER_CNTL_0" },
      { 0x0846, "MC1_ARBITRATION_CNTL" },
      { 0x0847, "MC1_TIMING_CNTL_0" },
      { 0x0848, "MC1_TIMING_CNTL_1" },
      { 0x0849, "MC1_TIMING_CNTL_2" },
      { 0x084A, "MC1_PAD_CAL_CNTL" },
      { 0x084B, "MC1_DRAM_CMD" },
      { 0x084C, "MC1_DRAM_DATA" },
      { 0x084D, "MC1_POINTER" },
      { 0x084E, "MC1_RDBUF_DATA" },
      { 0x084F, "MC1_DRAM_DQ" },
      { 0x0850, "MC1_STATUS_0" },
      { 0x0851, "MC1_STATUS_1" },
      { 0x0852, "MC1_CRC_CNTL" },
      { 0x0853, "MC1_DEBUG" },
      { 0x0854, "MC1_CRC_READ" },
      { 0x0855, "MC1_PERFCOUNTER0_CNTL" },
      { 0x0856, "MC1_PERFCOUNTER0_HI" },
      { 0x0857, "MC1_PERFCOUNTER0_LOW" },
      { 0x0858, "MC1_PERFCOUNTER1_CNTL" },
      { 0x0859, "MC1_PERFCOUNTER1_HI" },
      { 0x085A, "MC1_PERFCOUNTER1_LOW" },
      { 0x085B, "MC1_INTERRUPT_MASK" },
      { 0x085C, "MC1_INTERRUPT_STATUS" },
      { 0x085D, "MC1_INTERRUPT_ACK" },
      { 0x085E, "MC1_SECURE_MEMORY_APERTURE_LOG_MH" },
      { 0x085F, "MC1_SECURE_MEMORY_APERTURE_LOG_BIU" },
      { 0x0860, "MC1_WR_STR_DLL_0" },
      { 0x0861, "MC1_WR_STR_DLL_1" },
      { 0x0862, "MC1_DLL_MASTER_ADJ_0" },
      { 0x0863, "MC1_DLL_MASTER_ADJ_1" },
      { 0x0864, "MC1_TERM_CNTL" },
      { 0x0865, "MC1_WR_DATA_DLY_0" },
      { 0x0866, "MC1_WR_DATA_DLY_1" },
      { 0x0867, "MC1_RD_STR_DLY_0" },
      { 0x0868, "MC1_RD_STR_DLY_1" },
      { 0x0869, "MC1_WR_STR_DLY" },
      { 0x086A, "MC1_PAD_CAL_STATUS" },
      { 0x086B, "MC1_RD_STR_DLY_CNTL" },
      { 0x0870, "MC1_PAD_IF_CNTL" },
      { 0x0871, "MC1_PAD_IF_CNTL_2" },
      { 0x0872, "MC1_RD_BUFFER_CNTL_1" },
      { 0x0A00, "FB_START" },
      { 0x0A01, "FB_SIZE" },
      { 0x0A02, "PG_START" },
      { 0x0A03, "PG_SIZE" },
      { 0x0A04, "WRITEBACK_START" },
      { 0x0A05, "WRITEBACK_SIZE" },
      { 0x0A06, "MH_CNTL" },
      { 0x0A07, "MH_STATUS" },
      { 0x0A08, "MH_INT_MASK" },
      { 0x0A09, "MH_INT_STATUS" },
      { 0x0A0A, "MH_INT_CLEAR" },
      { 0x0A0B, "MH_INT_SIGNAL" },
      { 0x0A0C, "PGL_CTL0" },
      { 0x0A0D, "PGL_CTL1" },
      { 0x0A10, "DC_SURFACE_0_BASE" },
      { 0x0A11, "DC_SURFACE_0_EXTENT" },
      { 0x0A12, "DC_SURFACE_0_INFO" },
      { 0x0A13, "DC_SURFACE_2_BASE" },
      { 0x0A14, "DC_SURFACE_2_EXTENT" },
      { 0x0A15, "DC_SURFACE_2_INFO" },
      { 0x0A18, "MH_PERFMON_PERFCOUNTER0_SELECT" },
      { 0x0A19, "MH_PERFMON_PERFCOUNTER0_HI" },
      { 0x0A1A, "MH_PERFMON_PERFCOUNTER0_LOW" },
      { 0x0A1B, "MH_PERFMON_PERFCOUNTER1_SELECT" },
      { 0x0A1C, "MH_PERFMON_PERFCOUNTER1_HI" },
      { 0x0A1D, "MH_PERFMON_PERFCOUNTER1_LOW" },
      { 0x0A1E, "MH_PERFMON_PERFCOUNTER2_SELECT" },
      { 0x0A1F, "MH_PERFMON_PERFCOUNTER2_HI" },
      { 0x0A20, "MH_PERFMON_PERFCOUNTER2_LOW" },
      { 0x0A21, "DC_SURFACE_1_BASE" },
      { 0x0A22, "DC_SURFACE_1_EXTENT" },
      { 0x0A23, "DC_SURFACE_1_INFO" },
      { 0x0A29, "COHER_SIZE_PM4" },
      { 0x0A2A, "COHER_BASE_PM4" },
      { 0x0A2B, "COHER_STATUS_PM4" },
      { 0x0A2C, "COHER_SIZE_RT" },
      { 0x0A2D, "COHER_BASE_RT" },
      { 0x0A2E, "COHER_STATUS_RT" },
      { 0x0A2F, "COHER_SIZE_HOST" },
      { 0x0A30, "COHER_BASE_HOST" },
      { 0x0A31, "COHER_STATUS_HOST" },
      { 0x0BFE, "MH_DEBUG_INDEX" },
      { 0x0BFF, "MH_DEBUG_DATA" },
      { 0x0C00, "RTS_INITIATOR" },
      { 0x0C01, "RTS_BOUNDBOX_START" },
      { 0x0C02, "RTS_BOUNDBOX_END" },
      { 0x0C03, "RTS_BARYC_REF_VTX_X" },
      { 0x0C04, "RTS_BARYC_REF_VTX_Y" },
      { 0x0C05, "RTS_I_W_DX" },
      { 0x0C06, "RTS_J_W_DY" },
      { 0x0C07, "RTS_INV_W_REF" },
      { 0x0C08, "RTS_INV_W_DX" },
      { 0x0C09, "RTS_INV_W_DY" },
      { 0x0C0A, "RTS_I_W_REF" },
      { 0x0C0B, "RTS_I_W_DY" },
      { 0x0C0C, "RTS_J_W_REF" },
      { 0x0C0D, "RTS_J_W_DX" },
      { 0x0C0E, "RTS_Z_REF" },
      { 0x0C0F, "RTS_Z_DX_MSBS" },
      { 0x0C10, "RTS_Z_DY_MSBS" },
      { 0x0C11, "RTS_Z_DX_DY_LSBS" },
      { 0x0C12, "RTS_Z_MIN" },
      { 0x0C13, "RTS_Z_MAX" },
      { 0x0C14, "RTS_EDGE_0_DIST_LSBS" },
      { 0x0C15, "RTS_EDGE_1_DIST_LSBS" },
      { 0x0C16, "RTS_EDGE_2_DIST_LSBS" },
      { 0x0C17, "RTS_EDGE_DIST_MSBS" },
      { 0x0C18, "RTS_WD_EDGE_0_DIST_LSBS" },
      { 0x0C19, "RTS_WD_EDGE_1_DIST_LSBS" },
      { 0x0C1A, "RTS_WD_EDGE_2_DIST_LSBS" },
      { 0x0C1B, "RTS_WD_EDGE_DIST_MSBS" },
      { 0x0C1C, "RTS_EDGE_0_DX" },
      { 0x0C1D, "RTS_EDGE_0_DY" },
      { 0x0C1E, "RTS_EDGE_1_DX" },
      { 0x0C1F, "RTS_EDGE_1_DY" },
      { 0x0C20, "RTS_EDGE_2_DX" },
      { 0x0C21, "RTS_EDGE_2_DY" },
      { 0x0C22, "RTS_MISC" },
      { 0x0C2C, "VGT_VTX_VECT_EJECT_REG" },
      { 0x0C2D, "VGT_DMA_DATA_FIFO_DEPTH" },
      { 0x0C2E, "VGT_DMA_REQ_FIFO_DEPTH" },
      { 0x0C2F, "VGT_DRAW_INIT_FIFO_DEPTH" },
      { 0x0C30, "VGT_LAST_COPY_STATE" },
      { 0x0C38, "VGT_DEBUG_CNTL" },
      { 0x0C39, "VGT_DEBUG_DATA" },
      { 0x0C3A, "VGT_CRC_SQ_DATA" },
      { 0x0C3B, "VGT_CRC_SQ_CTRL" },
      { 0x0C3C, "VGT_CNTL_STATUS" },
      { 0x0C40, "PA_SC_LINE_STIPPLE_STATE" },
      { 0x0C41, "PA_SC_MULTI_CHIP_CNTL" },
      { 0x0C44, "PA_SC_VIZ_QUERY_STATUS_0" },
      { 0x0C45, "PA_SC_VIZ_QUERY_STATUS_1" },
      { 0x0C48, "VGT_PERFCOUNTER0_SELECT" },
      { 0x0C49, "VGT_PERFCOUNTER1_SELECT" },
      { 0x0C4A, "VGT_PERFCOUNTER2_SELECT" },
      { 0x0C4B, "VGT_PERFCOUNTER3_SELECT" },
      { 0x0C4C, "VGT_PERFCOUNTER0_LOW" },
      { 0x0C4D, "VGT_PERFCOUNTER0_HI" },
      { 0x0C4E, "VGT_PERFCOUNTER1_LOW" },
      { 0x0C4F, "VGT_PERFCOUNTER1_HI" },
      { 0x0C50, "VGT_PERFCOUNTER2_LOW" },
      { 0x0C51, "VGT_PERFCOUNTER2_HI" },
      { 0x0C52, "VGT_PERFCOUNTER3_LOW" },
      { 0x0C53, "VGT_PERFCOUNTER3_HI" },
      { 0x0C80, "PA_SU_DEBUG_CNTL" },
      { 0x0C81, "PA_SU_DEBUG_DATA" },
      { 0x0C82, "PA_SC_DEBUG_CNTL" },
      { 0x0C83, "PA_SC_DEBUG_DATA" },
      { 0x0C84, "PA_CL_CNTL_STATUS" },
      { 0x0C85, "PA_CL_ENHANCE" },
      { 0x0C88, "PA_SU_PERFCOUNTER0_SELECT" },
      { 0x0C89, "PA_SU_PERFCOUNTER1_SELECT" },
      { 0x0C8A, "PA_SU_PERFCOUNTER2_SELECT" },
      { 0x0C8B, "PA_SU_PERFCOUNTER3_SELECT" },
      { 0x0C8C, "PA_SU_PERFCOUNTER0_LOW" },
      { 0x0C8D, "PA_SU_PERFCOUNTER0_HI" },
      { 0x0C8E, "PA_SU_PERFCOUNTER1_LOW" },
      { 0x0C8F, "PA_SU_PERFCOUNTER1_HI" },
      { 0x0C90, "PA_SU_PERFCOUNTER2_LOW" },
      { 0x0C91, "PA_SU_PERFCOUNTER2_HI" },
      { 0x0C92, "PA_SU_PERFCOUNTER3_LOW" },
      { 0x0C93, "PA_SU_PERFCOUNTER3_HI" },
      { 0x0C94, "PA_SU_CNTL_STATUS" },
      { 0x0C98, "PA_SC_PERFCOUNTER0_SELECT" },
      { 0x0C99, "PA_SC_PERFCOUNTER1_SELECT" },
      { 0x0C9A, "PA_SC_PERFCOUNTER2_SELECT" },
      { 0x0C9B, "PA_SC_PERFCOUNTER3_SELECT" },
      { 0x0C9C, "PA_SC_PERFCOUNTER0_LOW" },
      { 0x0C9D, "PA_SC_PERFCOUNTER0_HI" },
      { 0x0C9E, "PA_SC_PERFCOUNTER1_LOW" },
      { 0x0C9F, "PA_SC_PERFCOUNTER1_HI" },
      { 0x0CA0, "PA_SC_PERFCOUNTER2_LOW" },
      { 0x0CA1, "PA_SC_PERFCOUNTER2_HI" },
      { 0x0CA2, "PA_SC_PERFCOUNTER3_LOW" },
      { 0x0CA3, "PA_SC_PERFCOUNTER3_HI" },
      { 0x0CA4, "PA_SC_CNTL_STATUS" },
      { 0x0CA5, "PA_SC_ENHANCE" },
      { 0x0CC0, "PA_SC_FIFO_SIZE" },
      { 0x0D00, "SQ_GPR_MANAGEMENT" },
      { 0x0D01, "SQ_FLOW_CNTL" },
      { 0x0D02, "SQ_INST_STORE_MANAGEMENT" },
      { 0x0D03, "SQ_RESOURCE_MANAGMENT" },
      { 0x0D04, "SQ_EO_RT" },
      { 0x0D05, "SQ_DEBUG_MISC" },
      { 0x0D06, "SQ_ACTIVITY_METER_CNTL" },
      { 0x0D07, "SQ_ACTIVITY_METER_STATUS" },
      { 0x0D08, "SQ_INPUT_ARB_PRIORITY" },
      { 0x0D09, "SQ_THREAD_ARB_PRIORITY" },
      { 0x0DC8, "SQ_PERFCOUNTER0_SELECT" },
      { 0x0DC9, "SQ_PERFCOUNTER1_SELECT" },
      { 0x0DCA, "SQ_PERFCOUNTER2_SELECT" },
      { 0x0DCB, "SQ_PERFCOUNTER3_SELECT" },
      { 0x0DCC, "SQ_PERFCOUNTER0_LOW" },
      { 0x0DCD, "SQ_PERFCOUNTER0_HI" },
      { 0x0DCE, "SQ_PERFCOUNTER1_LOW" },
      { 0x0DCF, "SQ_PERFCOUNTER1_HI" },
      { 0x0DD0, "SQ_PERFCOUNTER2_LOW" },
      { 0x0DD1, "SQ_PERFCOUNTER2_HI" },
      { 0x0DD2, "SQ_PERFCOUNTER3_LOW" },
      { 0x0DD3, "SQ_PERFCOUNTER3_HI" },
      { 0x0DD4, "SX_PERFCOUNTER0_SELECT" },
      { 0x0DD5, "SX_PERFCOUNTER1_SELECT" },
      { 0x0DD6, "SX_PERFCOUNTER2_SELECT" },
      { 0x0DD7, "SX_PERFCOUNTER3_SELECT" },
      { 0x0DD8, "SX_PERFCOUNTER0_LOW" },
      { 0x0DD9, "SX_PERFCOUNTER0_HI" },
      { 0x0DDA, "SX_PERFCOUNTER1_LOW" },
      { 0x0DDB, "SX_PERFCOUNTER1_HI" },
      { 0x0DDC, "SX_PERFCOUNTER2_LOW" },
      { 0x0DDD, "SX_PERFCOUNTER2_HI" },
      { 0x0DDE, "SX_PERFCOUNTER3_LOW" },
      { 0x0DDF, "SX_PERFCOUNTER3_HI" },
      { 0x0E00, "TC_CNTL_STATUS" },
      { 0x0E01, "TP_DEBUG0" },
      { 0x0E02, "TCR_CHICKEN" },
      { 0x0E03, "TCF_CHICKEN" },
      { 0x0E04, "TCM_CHICKEN" },
      { 0x0E05, "TCR_PERFCOUNTER0_SELECT" },
      { 0x0E06, "TCR_PERFCOUNTER0_HI" },
      { 0x0E07, "TCR_PERFCOUNTER0_LOW" },
      { 0x0E08, "TCR_PERFCOUNTER1_SELECT" },
      { 0x0E09, "TCR_PERFCOUNTER1_HI" },
      { 0x0E0A, "TCR_PERFCOUNTER1_LOW" },
      { 0x0E17, "TP_TC_CLKGATE_CNTL" },
      { 0x0E18, "TPC_CNTL_STATUS" },
      { 0x0E19, "TPC_DEBUG0" },
      { 0x0E1A, "TPC_DEBUG1" },
      { 0x0E1B, "TPC_CHICKEN" },
      { 0x0E1C, "TP0_CNTL_STATUS" },
      { 0x0E1D, "TP0_DEBUG" },
      { 0x0E1E, "TP0_CHICKEN" },
      { 0x0E1F, "TP0_PERFCOUNTER0_SELECT" },
      { 0x0E20, "TP0_PERFCOUNTER0_HI" },
      { 0x0E21, "TP0_PERFCOUNTER0_LOW" },
      { 0x0E22, "TP0_PERFCOUNTER1_SELECT" },
      { 0x0E23, "TP0_PERFCOUNTER1_HI" },
      { 0x0E24, "TP0_PERFCOUNTER1_LOW" },
      { 0x0E25, "TP1_CNTL_STATUS" },
      { 0x0E26, "TP1_DEBUG" },
      { 0x0E27, "TP1_CHICKEN" },
      { 0x0E28, "TP1_PERFCOUNTER0_SELECT" },
      { 0x0E29, "TP1_PERFCOUNTER0_HI" },
      { 0x0E2A, "TP1_PERFCOUNTER0_LOW" },
      { 0x0E2B, "TP1_PERFCOUNTER1_SELECT" },
      { 0x0E2C, "TP1_PERFCOUNTER1_HI" },
      { 0x0E2D, "TP1_PERFCOUNTER1_LOW" },
      { 0x0E2E, "TP2_CNTL_STATUS" },
      { 0x0E2F, "TP2_DEBUG" },
      { 0x0E30, "TP2_CHICKEN" },
      { 0x0E31, "TP2_PERFCOUNTER0_SELECT" },
      { 0x0E32, "TP2_PERFCOUNTER0_HI" },
      { 0x0E33, "TP2_PERFCOUNTER0_LOW" },
      { 0x0E34, "TP2_PERFCOUNTER1_SELECT" },
      { 0x0E35, "TP2_PERFCOUNTER1_HI" },
      { 0x0E36, "TP2_PERFCOUNTER1_LOW" },
      { 0x0E37, "TP3_CNTL_STATUS" },
      { 0x0E38, "TP3_DEBUG" },
      { 0x0E39, "TP3_CHICKEN" },
      { 0x0E3A, "TP3_PERFCOUNTER0_SELECT" },
      { 0x0E3B, "TP3_PERFCOUNTER0_HI" },
      { 0x0E3C, "TP3_PERFCOUNTER0_LOW" },
      { 0x0E3D, "TP3_PERFCOUNTER1_SELECT" },
      { 0x0E3E, "TP3_PERFCOUNTER1_HI" },
      { 0x0E3F, "TP3_PERFCOUNTER1_LOW" },
      { 0x0E40, "VC_CNTL" },
      { 0x0E41, "VC_CNTL_STATUS" },
      { 0x0E42, "VC_FIFO_DEPTHS" },
      { 0x0E43, "VC_DEBUG_CNTL" },
      { 0x0E44, "VC_DEBUG_DATA" },
      { 0x0E45, "VC_ENHANCE" },
      { 0x0E48, "VC_PERFCOUNTER0_SELECT" },
      { 0x0E49, "VC_PERFCOUNTER0_HI" },
      { 0x0E4A, "VC_PERFCOUNTER0_LOW" },
      { 0x0E4B, "VC_PERFCOUNTER1_SELECT" },
      { 0x0E4C, "VC_PERFCOUNTER1_HI" },
      { 0x0E4D, "VC_PERFCOUNTER1_LOW" },
      { 0x0E4E, "VC_PERFCOUNTER2_SELECT" },
      { 0x0E4F, "VC_PERFCOUNTER2_HI" },
      { 0x0E50, "VC_PERFCOUNTER2_LOW" },
      { 0x0E51, "VC_PERFCOUNTER3_SELECT" },
      { 0x0E52, "VC_PERFCOUNTER3_HI" },
      { 0x0E53, "VC_PERFCOUNTER3_LOW" },
      { 0x0F01, "RB_BC_CONTROL" },
      { 0x0F26, "RB_DEBUG_CNTL" },
      { 0x0F27, "RB_DEBUG_DATA" },
      { 0x1004, "HZ_PERFCOUNTER0_SELECT" },
      { 0x1005, "HZ_PERFCOUNTER0_HI" },
      { 0x1006, "HZ_PERFCOUNTER0_LOW" },
      { 0x1007, "HZ_PERFCOUNTER1_SELECT" },
      { 0x1008, "HZ_PERFCOUNTER1_HI" },
      { 0x1009, "HZ_PERFCOUNTER1_LOW" },
      { 0x1800, "D1CRTC_H_TOTAL" },
      { 0x1801, "D1CRTC_H_BLANK_START_END" },
      { 0x1802, "D1CRTC_H_SYNC_A" },
      { 0x1803, "D1CRTC_H_SYNC_A_CNTL" },
      { 0x1804, "D1CRTC_V_TOTAL" },
      { 0x1805, "D1CRTC_V_BLANK_START_END" },
      { 0x1806, "D1CRTC_V_SYNC_A" },
      { 0x1807, "D1CRTC_V_SYNC_A_CNTL" },
      { 0x1808, "D1CRTC_FORCE_COUNT_NOW_CNTL" },
      { 0x1809, "D1CRTC_PIXEL_DATA_READBACK" },
      { 0x180A, "D1CRTC_CONTROL" },
      { 0x180B, "D1CRTC_BLANK_CONTROL" },
      { 0x180C, "D1CRTC_INTERLACE_CONTROL" },
      { 0x180D, "D1CRTC_INTERLACE_STATUS" },
      { 0x180E, "D1CRTC_BLANK_DATA_COLOR" },
      { 0x180F, "D1CRTC_OVERSCAN_COLOR" },
      { 0x1810, "D1CRTC_BLACK_COLOR" },
      { 0x1811, "D1CRTC_OVERSCAN_TOP" },
      { 0x1812, "D1CRTC_OVERSCAN_BOTTOM" },
      { 0x1813, "D1CRTC_OVERSCAN_LEFT" },
      { 0x1814, "D1CRTC_OVERSCAN_RIGHT" },
      { 0x1815, "D1CRTC_STATUS" },
      { 0x1816, "D1CRTC_STATUS_POSITION" },
      { 0x1817, "D1CRTC_FRAME_COUNT_CONTROL" },
      { 0x1818, "D1CRTC_STATUS_FRAME_COUNT" },
      { 0x1819, "D1CRTC_STATUS_VF_COUNT" },
      { 0x181A, "D1CRTC_STATUS_HV_COUNT" },
      { 0x181B, "D1CRTC_FRAME_COUNT_START" },
      { 0x181C, "D1CRTC_COUNT_CONTROL" },
      { 0x181D, "D1CRTC_STEREO_STATUS" },
      { 0x181E, "D1CRTC_STEREO_CONTROL" },
      { 0x181F, "D1CRTC_FRAME_RESET_CONTRO" },
      { 0x1838, "D1MODE_MASTER_UPDATE_LOCK" },
      { 0x1839, "D1MODE_MASTER_UPDATE_MODE" },
      { 0x183A, "D1CRTC_UPDATE_LOCK" },
      { 0x183B, "D1CRTC_DOUBLE_BUFFER_CONTROL" },
      { 0x183C, "CRTC_DEBUG" },
      { 0x1840, "D1GRPH_ENABLE" },
      { 0x1841, "D1GRPH_CONTROL" },
      { 0x1842, "D1GRPH_LUT_10BIT_BYPASS_CNTL" },
      { 0x1843, "D1GRPH_LUT_AFTER_CSC" },
      { 0x1844, "D1GRPH_PRIMARY_SURFACE_ADDRESS" },
      { 0x1846, "D1GRPH_SECONDARY_SURFACE_ADDRESS" },
      { 0x1848, "D1GRPH_PITCH" },
      { 0x1849, "D1GRPH_SURFACE_OFFSET_X" },
      { 0x184A, "D1GRPH_SURFACE_OFFSET_Y" },
      { 0x184B, "D1GRPH_X_START" },
      { 0x184C, "D1GRPH_Y_START" },
      { 0x184D, "D1GRPH_X_END" },
      { 0x184E, "D1GRPH_Y_END" },
      { 0x184F, "D1COLOR_SUBSAMPLE_CRCB_CNTL" },
      { 0x1851, "D1GRPH_UPDATE" },
      { 0x1852, "D1GRPH_FLIP_CONTROL" },
      { 0x1860, "D1OVL_ENABLE" },
      { 0x1861, "D1OVL_CONTROL1" },
      { 0x1864, "D1OVL_SURFACE_ADDRESS" },
      { 0x1866, "D1OVL_PITCH" },
      { 0x1867, "D1OVL_SURFACE_OFFSET_X" },
      { 0x1868, "D1OVL_SURFACE_OFFSET_Y" },
      { 0x1869, "D1OVL_START" },
      { 0x186A, "D1OVL_END" },
      { 0x186B, "D1OVL_UPDATE" },
      { 0x18C1, "D1OVL_ALPHA_OUTSIDE_OVL_WINDOW" },
      { 0x18C2, "D1OVL_ALPHA_INSIDE_OVL_WINDOW" },
      { 0x18C3, "D1OVL_ALPHA_CONTROL" },
      { 0x18E0, "D1GRPH_COLOR_MATRIX_CNTL" },
      { 0x18E1, "D1GRPH_COLOR_MATRIX_COEF_1_1" },
      { 0x18E2, "D1GRPH_COLOR_MATRIX_COEF_1_2" },
      { 0x18E3, "D1GRPH_COLOR_MATRIX_COEF_1_3" },
      { 0x18E4, "D1GRPH_COLOR_MATRIX_COEF_1_4" },
      { 0x18E5, "D1GRPH_COLOR_MATRIX_COEF_2_1" },
      { 0x18E6, "D1GRPH_COLOR_MATRIX_COEF_2_2" },
      { 0x18E7, "D1GRPH_COLOR_MATRIX_COEF_2_3" },
      { 0x18E8, "D1GRPH_COLOR_MATRIX_COEF_2_4" },
      { 0x18E9, "D1GRPH_COLOR_MATRIX_COEF_3_1" },
      { 0x18EA, "D1GRPH_COLOR_MATRIX_COEF_3_2" },
      { 0x18EB, "D1GRPH_COLOR_MATRIX_COEF_3_3" },
      { 0x18EC, "D1GRPH_COLOR_MATRIX_COEF_3_4" },
      { 0x1921, "DC_LUT_RW_MODE" },
      { 0x1922, "DC_LUT_RW_INDEX" },
      { 0x1923, "DC_LUT_SEQ_COLOR" },
      { 0x1924, "DC_LUT_PWL_DATA" },
      { 0x1925, "DC_LUT_30_COLOR" },
      { 0x1927, "DC_LUT_WRITE_EN_MASK" },
      { 0x1928, "DC_LUT_AUTOFILL" },
      { 0x1930, "DC_LUTA_CONTROL" },
      { 0x1931, "DC_LUTA_BLACK_OFFSET_BLUE" },
      { 0x1932, "DC_LUTA_BLACK_OFFSET_GREEN" },
      { 0x1933, "DC_LUTA_BLACK_OFFSET_RED" },
      { 0x1934, "DC_LUTA_WHITE_OFFSET_BLUE" },
      { 0x1935, "DC_LUTA_WHITE_OFFSET_GREEN" },
      { 0x1936, "DC_LUTA_WHITE_OFFSET_RED" },
      { 0x1949, "D1MODE_UNDERFLOW_STATUS" },
      { 0x194A, "D1MODE_DATA_FORMAT" },
      { 0x194B, "D1MODE_DESKTOP_HEIGHT" },
      { 0x194C, "D1MODE_V_COUNTER" },
      { 0x194D, "D1MODE_VBLANK_STATUS" },
      { 0x194E, "D1MODE_VLINE_START_END" },
      { 0x194F, "D1MODE_VLINE_STATUS" },
      { 0x1950, "D1MODE_INT_MASK" },
      { 0x1951, "D1MODE_VBLANK_VLINE_STATUS" },
      { 0x1952, "D1MODE_MAX_CHUNK_SIZE" },
      { 0x1953, "D1MODE_CHUNK_SIZE_DEBUG" },
      { 0x1954, "D1MODE_PRIORITY_A_CNT" },
      { 0x1955, "D1MODE_URGENCY_STAT" },
      { 0x195E, "D1SCL_COEF_RAM_SELECT" },
      { 0x195F, "D1SCL_COEF_RAM_TAP_DATA" },
      { 0x1960, "D1MODE_VIEWPORT_START" },
      { 0x1961, "D1MODE_VIEWPORT_SIZE" },
      { 0x1964, "D1SCL_SCALER_ENABLE" },
      { 0x1965, "D1SCL_TAP_CONTROL" },
      { 0x1968, "D1SCL_MANUAL_REPLICATE_CONTROL" },
      { 0x196C, "D1SCL_HORZ_FILTER_CONTROL" },
      { 0x196D, "D1SCL_HORZ_FILTER_SCALE_RATIO" },
      { 0x196E, "D1SCL_HORZ_FILTER_INIT_RGB_LUMA" },
      { 0x196F, "D1SCL_HORZ_FILTER_INIT_CHROMA" },
      { 0x1970, "D1SCL_VERT_FILTER_CONTROL" },
      { 0x1971, "D1SCL_VERT_FILTER_SCALE_RATIO" },
      { 0x1972, "D1SCL_VERT_FILTER_INIT" },
      { 0x1973, "D1SCL_UPDATE" },
      { 0x1974, "D1SCL_UNDERFLOW_STATUS" },
      { 0x1977, "D1SCL_VERT_FILTER_INIT_BOT" },
      { 0x1978, "D1SCL_COEF_RAM_CONFLICT_STATUS" },
      { 0x1979, "D1SCL_ONE_SHOT_WATERMARK" },
      { 0x197A, "D1MODE_LB_PITCH_IN_WORDS" },
      { 0x198C, "DISP_RBBMIF_RDWR_TIMEOUT" },
      { 0x19BA, "D1SCL_CRC_ENABLE" },
      { 0x19BC, "D1SCL_CRC_SOURCE_SEL" },
      { 0x19BD, "D1SCL_CRC_MAS" },
      { 0x19BE, "D1SCL_CRC_CURRENT" },
      { 0x19BF, "D1SCL_CRC_LAST" },
      { 0x1B20, "DCP_CRC_CONTROL" },
      { 0x1B21, "DCP_CRC_MASK" },
      { 0x1B22, "DCP_CRC_P0_CURRENT" },
      { 0x1B24, "DCP_CRC_P0_LAST" },
      { 0x1B25, "DCP_DEBUG" },
      { 0x1B2E, "DMIF_STATUS" },
      { 0x1B2F, "DCP_LB_DATA_GAP_BETWEEN_CHUNK" },
      { 0x1C46, "DC_LB_MEM_SIZE" },
      { 0x1E40, "XDVO_ENABLE" },
      { 0x1E43, "XDVO_BIT_DEPTH_CONTROL" },
      { 0x1E44, "XDVO_CLOCK_INV" },
      { 0x1E45, "XDVO_CONTROL" },
      { 0x1E46, "XDVO_CRC_EN" },
      { 0x1E47, "XDVO_CRC_CNTL" },
      { 0x1E48, "XDVO_CRC_MASK_SIG_RGB" },
      { 0x1E49, "XDVO_CRC_MASK_SIG_CNTL" },
      { 0x1E4A, "XDVO_CRC_SIG_RGB" },
      { 0x1E4B, "XDVO_CRC_SIG_CNTL" },
      { 0x1E4C, "XDVO_STRENGTH_CONTROL" },
      { 0x1E4D, "XDVO_DATA_STRENGTH_CONTROL" },
      { 0x1E4E, "XDVO_FORCE_OUTPUT_CNTL" },
      { 0x1E4F, "XDVO_FORCE_DATA" },
      { 0x1E50, "XDVO_2ND_CRC_EN" },
      { 0x1E51, "XDVO_2ND_CRC_CNTL" },
      { 0x1E52, "XDVO_2ND_CRC_MASK_SIG" },
      { 0x1E53, "XDVO_2ND_CRC_SIG" },
      { 0x1E54, "XDVO_REGISTER_INDEX" },
      { 0x1E55, "XDVO_REGISTER_DATA" },
      { 0x1F98, "DC_GPIO_XDVODATA_MASK" },
      { 0x1F99, "DC_GPIO_XDVODATA_A" },
      { 0x1F9A, "DC_GPIO_XDVODATA_EN" },
      { 0x1F9B, "DC_GPIO_XDVODATA_Y" },
      { 0x1F9C, "DC_HSYNC_DEBUG_TEST" },
      { 0x1FB4, "CAPTURE_START_STATUS" },
      { 0x1FB7, "DISP_INTERRUPT_STATUS" },
      { 0x1FB8, "DOUT_DEBUG" },
      { 0x1FC0, "DO_PERFCOUNTER0_SELECT" },
      { 0x1FC1, "DO_PERFCOUNTER0_HI" },
      { 0x1FC2, "DO_PERFCOUNTER0_LOW" },
      { 0x1FC3, "DO_PERFCOUNTER1_SELECT" },
      { 0x1FC4, "DO_PERFCOUNTER1_HI" },
      { 0x1FC5, "DO_PERFCOUNTER1_LOW" },
      { 0x1FC8, "DC_PERFCOUNTER0_SELECT" },
      { 0x1FC9, "DC_PERFCOUNTER0_HI" },
      { 0x1FCA, "DC_PERFCOUNTER0_LOW" },
      { 0x1FCB, "DC_PERFCOUNTER1_SELECT" },
      { 0x1FCC, "DC_PERFCOUNTER1_HI" },
      { 0x1FCD, "DC_PERFCOUNTER1_LOW" },
      { 0x1FCE, "DC_PERFMON_CNTL" },
      { 0x1FD0, "DC_DOUT_DEBUG_MUX_CNTL" },
      { 0x1FE6, "DC_TEST_DEBUG_BUS_CLK1_SEL" },
      { 0x1FE7, "DC_TEST_DEBUG_OUT_PIN_MASK" },
      { 0x1FE8, "DC_TEST_DEBUG_TRIGGER_CNTL" },
      { 0x1FE9, "DC_TEST_DEBUG_TRIGGER_STAT" },
      { 0x1FEA, "DC_TEST_DEBUG_EDGE_TRIGGER_MASK" },
      { 0x1FEB, "DC_TEST_DEBUG_EDGE_TRIGGER_PATTERN" },
      { 0x1FEC, "DC_TEST_DEBUG_DATA_TRIGGER_MASK" },
      { 0x1FED, "DC_TEST_DEBUG_DATA_TRIGGER_PATTERN" },
      { 0x1FEE, "DC_TEST_DEBUG_OUT_TEST_DATA" },
      { 0x1FEF, "DC_TEST_DEBUG_OUT_CNTL" },
      { 0x1FF2, "DO_TEST_DEBUG_BUS_CLK1_SEL" },
      { 0x1FF3, "DO_TEST_DEBUG_OUT_PIN_MASK" },
      { 0x1FF4, "DO_TEST_DEBUG_TRIGGER_CNTL" },
      { 0x1FF5, "DO_TEST_DEBUG_TRIGGER_STAT" },
      { 0x1FF6, "DO_TEST_DEBUG_EDGE_TRIGGER_MASK" },
      { 0x1FF7, "DO_TEST_DEBUG_EDGE_TRIGGER_PATTERN" },
      { 0x1FF8, "DO_TEST_DEBUG_DATA_TRIGGER_MASK" },
      { 0x1FF9, "DO_TEST_DEBUG_DATA_TRIGGER_PATTERN" },
      { 0x1FFA, "DO_TEST_DEBUG_OUT_TEST_DATA" },
      { 0x1FFB, "DO_TEST_DEBUG_OUT_CNTL" },
      { 0x1FFC, "DC_TEST_DEBUG_INDEX" },
      { 0x1FFD, "DC_TEST_DEBUG_DATA" },
      { 0x1FFE, "DO_TEST_DEBUG_INDEX" },
      { 0x1FFF, "DO_TEST_DEBUG_DATA" },
      { 0x2000, "RB_SURFACE_INFO" },
      { 0x2001, "RB_COLOR_INFO" },
      { 0x2002, "RB_DEPTH_INFO" },
      { 0x2003, "RB_COLOR1_INFO" },
      { 0x2004, "RB_COLOR2_INFO" },
      { 0x2005, "RB_COLOR3_INFO" },
      { 0x2006, "COHER_DEST_BASE_0" },
      { 0x2007, "COHER_DEST_BASE_1" },
      { 0x2008, "COHER_DEST_BASE_2" },
      { 0x2009, "COHER_DEST_BASE_3" },
      { 0x200A, "COHER_DEST_BASE_4" },
      { 0x200B, "COHER_DEST_BASE_5" },
      { 0x200C, "COHER_DEST_BASE_6" },
      { 0x200D, "COHER_DEST_BASE_7" },
      { 0x200E, "PA_SC_SCREEN_SCISSOR_TL" },
      { 0x200F, "PA_SC_SCREEN_SCISSOR_BR" },
      { 0x2080, "PA_SC_WINDOW_OFFSET" },
      { 0x2081, "PA_SC_WINDOW_SCISSOR_TL" },
      { 0x2082, "PA_SC_WINDOW_SCISSOR_BR" },
      { 0x2083, "PA_SC_CLIPRECT_RULE" },
      { 0x2084, "PA_SC_CLIPRECT_0_TL" },
      { 0x2085, "PA_SC_CLIPRECT_0_BR" },
      { 0x2086, "PA_SC_CLIPRECT_1_TL" },
      { 0x2087, "PA_SC_CLIPRECT_1_BR" },
      { 0x2088, "PA_SC_CLIPRECT_2_TL" },
      { 0x2089, "PA_SC_CLIPRECT_2_BR" },
      { 0x208A, "PA_SC_CLIPRECT_3_TL" },
      { 0x208B, "PA_SC_CLIPRECT_3_BR" },
      { 0x2100, "VGT_MAX_VTX_INDX" },
      { 0x2101, "VGT_MIN_VTX_INDX" },
      { 0x2102, "VGT_INDX_OFFSET" },
      { 0x2103, "VGT_MULTI_PRIM_IB_RESET_INDX" },
      { 0x2104, "RB_COLOR_MASK" },
      { 0x2105, "RB_BLEND_RED" },
      { 0x2106, "RB_BLEND_GREEN" },
      { 0x2107, "RB_BLEND_BLUE" },
      { 0x2108, "RB_BLEND_ALPHA" },
      { 0x2109, "RB_FOG_COLOR_RED" },
      { 0x210A, "RB_FOG_COLOR_GREEN" },
      { 0x210B, "RB_FOG_COLOR_BLUE" },
      { 0x210C, "RB_STENCILREFMASK_BF" },
      { 0x210D, "RB_STENCILREFMASK" },
      { 0x210E, "RB_ALPHA_REF" },
      { 0x210F, "PA_CL_VPORT_XSCALE" },
      { 0x2110, "PA_CL_VPORT_XOFFSET" },
      { 0x2111, "PA_CL_VPORT_YSCALE" },
      { 0x2112, "PA_CL_VPORT_YOFFSET" },
      { 0x2113, "PA_CL_VPORT_ZSCALE" },
      { 0x2114, "PA_CL_VPORT_ZOFFSET" },
      { 0x2180, "SQ_PROGRAM_CNTL" },
      { 0x2181, "SQ_CONTEXT_MISC" },
      { 0x2182, "SQ_INTERPOLATOR_CNTL" },
      { 0x2183, "SQ_WRAPPING_0" },
      { 0x2184, "SQ_WRAPPING_1" },
      { 0x21F4, "GFX_COPY_STATE" },
      { 0x21F5, "SQ_CF_RD_BASE" },
      { 0x21F6, "SQ_PS_PROGRAM" },
      { 0x21F7, "SQ_VS_PROGRAM" },
      { 0x21F9, "VGT_EVENT_INITIATOR" },
      { 0x21FA, "VGT_DMA_BASE" },
      { 0x21FB, "VGT_DMA_SIZE" },
      { 0x21FC, "VGT_DRAW_INITIATOR" },
      { 0x21FD, "VGT_IMMED_DATA" },
      { 0x2200, "RB_DEPTHCONTROL" },
      { 0x2201, "RB_BLENDCONTROL0" },
      { 0x2202, "RB_COLORCONTROL" },
      { 0x2203, "RB_TILECONTROL" },
      { 0x2204, "PA_CL_CLIP_CNTL" },
      { 0x2205, "PA_SU_SC_MODE_CNTL" },
      { 0x2206, "PA_CL_VTE_CNTL" },
      { 0x2208, "RB_MODECONTROL" },
      { 0x2209, "RB_BLENDCONTROL1" },
      { 0x220A, "RB_BLENDCONTROL2" },
      { 0x220B, "RB_BLENDCONTROL3" },
      { 0x2280, "PA_SU_POINT_SIZE" },
      { 0x2281, "PA_SU_POINT_MINMAX" },
      { 0x2282, "PA_SU_LINE_CNTL" },
      { 0x2283, "PA_SC_LINE_STIPPLE" },
      { 0x2284, "VGT_OUTPUT_PATH_CNTL" },
      { 0x2285, "VGT_HOS_CNTL" },
      { 0x2286, "VGT_HOS_MAX_TESS_LEVEL" },
      { 0x2287, "VGT_HOS_MIN_TESS_LEVEL" },
      { 0x2288, "VGT_HOS_REUSE_DEPTH" },
      { 0x2289, "VGT_GROUP_PRIM_TYPE" },
      { 0x228A, "VGT_GROUP_FIRST_DECR" },
      { 0x228B, "VGT_GROUP_DECR" },
      { 0x228C, "VGT_GROUP_VECT_0_CNTL" },
      { 0x228D, "VGT_GROUP_VECT_1_CNTL" },
      { 0x228E, "VGT_GROUP_VECT_0_FMT_CNTL" },
      { 0x228F, "VGT_GROUP_VECT_1_FMT_CNTL" },
      { 0x2292, "PA_SC_MPASS_PS_CNTL" },
      { 0x2293, "PA_SC_VIZ_QUERY" },
      { 0x2294, "VGT_ENHANCE" },
      { 0x2300, "PA_SC_LINE_CNTL" },
      { 0x2301, "PA_SC_AA_CONFIG" },
      { 0x2302, "PA_SU_VTX_CNTL" },
      { 0x2303, "PA_CL_GB_VERT_CLIP_ADJ" },
      { 0x2304, "PA_CL_GB_VERT_DISC_ADJ" },
      { 0x2305, "PA_CL_GB_HORZ_CLIP_ADJ" },
      { 0x2306, "PA_CL_GB_HORZ_DISC_ADJ" },
      { 0x2307, "SQ_VS_CONST" },
      { 0x2308, "SQ_PS_CONST" },
      { 0x2309, "SQ_DEBUG_MISC_0" },
      { 0x230A, "SQ_DEBUG_MISC_1" },
      { 0x2312, "PA_SC_AA_MASK" },
      { 0x2315, "SQ_CF_PROGRAM_SIZE" },
      { 0x2316, "VGT_VERTEX_REUSE_BLOCK_CNTL" },
      { 0x2317, "VGT_OUT_DEALLOC_CNTL" },
      { 0x2318, "RB_COPY_CONTROL" },
      { 0x2319, "RB_COPY_DEST_BASE" },
      { 0x231A, "RB_COPY_DEST_PITCH" },
      { 0x231B, "RB_COPY_DEST_INFO" },
      { 0x231C, "RB_HIZ_CLEAR" },
      { 0x231D, "RB_DEPTH_CLEAR" },
      { 0x231E, "RB_COLOR_CLEAR" },
      { 0x231F, "RB_COLOR_CLEAR_LO" },
      { 0x2320, "RB_COPY_FUNC" },
      { 0x2321, "RB_COPY_REF" },
      { 0x2322, "RB_COPY_MASK" },
      { 0x2323, "RB_COPY_SURFACE_SLICE" },
      { 0x2324, "RB_SAMPLE_COUNT_CTL" },
      { 0x2325, "RB_SAMPLE_COUNT_ADDR" },
      { 0x2380, "PA_SU_POLY_OFFSET_FRONT_SCALE" },
      { 0x2381, "PA_SU_POLY_OFFSET_FRONT_OFFSET" },
      { 0x2382, "PA_SU_POLY_OFFSET_BACK_SCALE" },
      { 0x2383, "PA_SU_POLY_OFFSET_BACK_OFFSET" },
      { 0x2384, "PA_CL_POINT_X_RAD" },
      { 0x2385, "PA_CL_POINT_Y_RAD" },
      { 0x2386, "PA_CL_POINT_SIZE" },
      { 0x2387, "PA_CL_POINT_CULL_RAD" },
      { 0x2388, "PA_CL_UCP_0_X" },
      { 0x2389, "PA_CL_UCP_0_Y" },
      { 0x238A, "PA_CL_UCP_0_Z" },
      { 0x238B, "PA_CL_UCP_0_W" },
      { 0x238C, "PA_CL_UCP_1_X" },
      { 0x238D, "PA_CL_UCP_1_Y" },
      { 0x238E, "PA_CL_UCP_1_Z" },
      { 0x238F, "PA_CL_UCP_1_W" },
      { 0x2390, "PA_CL_UCP_2_X" },
      { 0x2391, "PA_CL_UCP_2_Y" },
      { 0x2392, "PA_CL_UCP_2_Z" },
      { 0x2393, "PA_CL_UCP_2_W" },
      { 0x2394, "PA_CL_UCP_3_X" },
      { 0x2395, "PA_CL_UCP_3_Y" },
      { 0x2396, "PA_CL_UCP_3_Z" },
      { 0x2397, "PA_CL_UCP_3_W" },
      { 0x2398, "PA_CL_UCP_4_X" },
      { 0x2399, "PA_CL_UCP_4_Y" },
      { 0x239A, "PA_CL_UCP_4_Z" },
      { 0x239B, "PA_CL_UCP_4_W" },
      { 0x239C, "PA_CL_UCP_5_X" },
      { 0x239D, "PA_CL_UCP_5_Y" },
      { 0x239E, "PA_CL_UCP_5_Z" },
      { 0x239F, "PA_CL_UCP_5_W" },
      { 0x4000, "SQ_CONSTANT_0" },
      { 0x4800, "SQ_FETCH_0" },
      { 0x4900, "SQ_CF_BOOLEANS" },
      { 0x4908, "SQ_CF_LOOP" }
  };
  auto it = registerMap.find(id);
  if (it != registerMap.end()) {
    return it->second;
  }
  else {
    return "Unknown register";
  }
}

// Xenos Registers by ID, multiply the ID by 4 to get the register offset.
enum class XeRegister {
  RBBM_RTL_RELEASE = 0x0000,
  RBBM_PATCH_RELEASE = 0x0001,
  RBBM_AUXILIARY_CONFIG = 0x0002,

  BIOS_0_SCRATCH = 0x0004,
  BIOS_1_SCRATCH = 0x0005,
  BIOS_2_SCRATCH = 0x0006,
  BIOS_3_SCRATCH = 0x0007,
  BIOS_4_SCRATCH = 0x0008,
  BIOS_5_SCRATCH = 0x0009,
  BIOS_6_SCRATCH = 0x000A,
  BIOS_7_SCRATCH = 0x000B,

  CONFIG_CNTL = 0x0038,
  CONFIG_XSTRAP = 0x0039,
  CONFIG_XSTRAP2 = 0x003A,
  RBBM_CNTL = 0x003B,
  RBBM_SOFT_RESET = 0x003C,
  RBBM_SKEW_CNTL = 0x003D,

  MH_MMU_CONFIG = 0x0040,
  MH_MMU_VA_RANGE = 0x0041,
  MH_MMU_PT_BASE = 0x0042,
  MH_MMU_PAGE_FAULT = 0x0043,
  MH_MMU_TRAN_ERROR = 0x0044,
  MH_MMU_INVALIDATE = 0x0045,
  MH_MMU_MPU_BASE = 0x0046,
  MH_MMU_MPU_END = 0x0047,
  BIF_PERFCOUNTER0_SELECT = 0x0048,
  BIF_PERFCOUNTER0_HI = 0x0049,
  BIF_PERFCOUNTER0_LOW = 0x004A,

  ROM_PAR_DATA_REG = 0x0064,
  ROM_BAD_PIPE_DISABLE_REGISTER = 0x0065,
  ROM_PAR_ADDR_REG = 0x0066,
  ROM_CLK_REG = 0x0067,
  ROM_BAD_PIPE_FUSE_REG = 0x0068,
  DBG_CNTL1_REG = 0x0069,
  ROM_SIMD_PIPE_DISABLE_REGISTER = 0x006A,
  DBG_READ_REG = 0x006B,
  ROM_PADS_REG = 0x006C,
  SOFT_STRAP_CNTL = 0x006D,
  CONFIG_XSTRAP3 = 0x006E,
  EXTERN_TRIG_CNTL = 0x006F,
  ROM_STATUS_REG = 0x0070,
  ROM_PORT_REG = 0x0071,

  SCLK_PWRMGT_CNTL1_REG = 0x0080,
  SCLK_PWRMGT_CNTL2_REG = 0x0081,
  SCLK_PWRMGT_CNTL3_REG = 0x0082,
  FSB_STOP_CLK_REG = 0x0083,
  STOP_SCLK_REG = 0x0083,
  SPLL_CNTL_REG = 0x0084,
  CG_SCRATCH1 = 0x0085,
  RCLK_PWRMGT_CNTL_REG = 0x0086,
  PSRO_REG = 0x0087,

  RPLL_CNTL_REG = 0x0091,
  FPLL_CNTL_REG = 0x0092,
  CG_INT_MASK_REG = 0x0093,
  CG_INT_STAT_REG = 0x0094,
  CG_INT_ACK_REG = 0x0095,

  MCLK_CNTL1_REG = 0x00A0,
  MPLL_CNTL_REG = 0x00A1,
  YCLK_CNTL1_REG = 0x00A2,
  MDLL_CNTL1_REG = 0x00A3,

  MCLK_PWRMGT_CNTL_REG = 0x00A6,
  MCLK_TEST_CNTL1_REG = 0x00A7,
  CGM_MC0_IO_CNTL = 0x00A8,
  CGM_CAL_CNTL_REG = 0x00A8,
  CGM_DRAM_CNTL_REG = 0x00A9,
  CGM_MC1_IO_CNTL = 0x00AA,

  PCLK_SOFT_RESET = 0x0128,
  DCCG_SCLK_R_DISP_CNTL = 0x0129,

  SCLK_G_SCL1_CNTL = 0x012F,

  SCLK_SOFT_RESET = 0x0132,
  DCCG_CLK_CNTL = 0x0133,

  TEST_COUNT_CNTL = 0x0135,
  DCCG_TEST_CLK_SEL = 0x0136,

  DVOACLK_CNTL = 0x013C,

  DCCG_ONE_SHOT_CLOCKING_CNTL = 0x0140,
  DCCG_ONE_SHOT_STOP_CLOCKS_CNTL = 0x0141,
  DCCG_ONE_SHOT_RUN_CLOCKS_CNTL = 0x0142,
  DCCG_ONE_SHOT_RUN_CLOCKS_COUNT = 0x0143,
  DCCG_DEBUG = 0x0144,

  SCLK_G_DCP_CNTL = 0x015C,

  CP_RB_BASE = 0x01C0,
  CP_RB_CNTL = 0x01C1,

  CP_RB_RPTR_ADDR = 0x01C3,
  CP_RB_RPTR = 0x01C4,
  CP_RB_WPTR = 0x01C5,
  CP_RB_WPTR_DELAY = 0x01C6,
  CP_RB_RPTR_WR = 0x01C7,
  CP_DMA_SRC_ADDR = 0x01C8,
  CP_DMA_DST_ADDR = 0x01C9,
  CP_DMA_COMMAND = 0x01CA,

  CP_IB1_BASE = 0x01CC,
  CP_IB1_BUFSZ = 0x01CD,
  CP_IB2_BASE = 0x01CE,
  CP_IB2_BUFSZ = 0x01CF,
  CP_RT_BASE = 0x01D0,
  CP_RT_BUFSZ = 0x01D1,
  CP_RT_ST_BASE = 0x01D2,
  CP_RT_ST_BUFSZ = 0x01D3,

  CP_QUEUE_THRESHOLDS = 0x01D5,
  CP_MEQ_THRESHOLDS = 0x01D6,
  CP_CSQ_AVAIL = 0x01D7,
  CP_STQ_AVAIL = 0x01D8,
  CP_MEQ_AVAIL = 0x01D9,
  CP_CMD_INDEX = 0x01DA,
  CP_CMD_DATA = 0x01DB,
  SCRATCH_UMSK = 0x01DC,
  SCRATCH_ADDR = 0x01DD,
  SCRATCH_CMP_HI = 0x01DE,
  SCRATCH_CMP_LO = 0x01DF,
  CP_DMA_TABLE_ADDR = 0x01E0,
  CP_DMA_SRC_ADDR_STAT = 0x01E1,
  CP_DMA_DST_ADDR_STAT = 0x01E2,
  CP_DMA_COMMAND_STAT = 0x01E3,
  CP_DMA_STAT = 0x01E4,
  CP_DMA_ACT_DSCR_STAT = 0x01E5,
  CP_PERFCOUNTER_SELECT = 0x01E6,
  CP_PERFCOUNTER_LO = 0x01E7,
  CP_PERFCOUNTER_HI = 0x01E8,
  SCRATCH_CMP_CNTL = 0x01E9,
  CP_ME_RDADDR = 0x01EA,

  CP_STATE_DEBUG_INDEX = 0x01EC,
  CP_STATE_DEBUG_DATA = 0x01ED,
  CP_NV_FLAGS_0 = 0x01EE,
  CP_NV_FLAGS_1 = 0x01EF,
  CP_NV_FLAGS_2 = 0x01F0,
  CP_NV_FLAGS_3 = 0x01F1,
  CP_INT_CNTL = 0x01F2,
  CP_INT_STATUS = 0x01F3,
  CP_INT_ACK = 0x01F4,
  CP_PERFMON_CNTL = 0x01F5,
  CP_ME_CNTL = 0x01F6,
  CP_ME_STATUS = 0x01F7,
  CP_ME_RAM_WADDR = 0x01F8,
  CP_ME_RAM_RADDR = 0x01F9,
  CP_ME_RAM_DATA = 0x01FA,
  CP_SNOOP_CNTL = 0x01FB,
  CP_DEBUG = 0x01FC,
  CP_CSQ_RB_STAT = 0x01FD,
  CP_CSQ_IB1_STAT = 0x01FE,
  CP_CSQ_IB2_STAT = 0x01FF,

  NQWAIT_UNTIL = 0x0394,
  RBBM_PERFCOUNTER0_SELECT = 0x0395,
  RBBM_PERFCOUNTER2_SELECT = 0x0396,
  RBBM_PERFCOUNTER0_LO = 0x0397,
  RBBM_PERFCOUNTER0_HI = 0x0398,
  RBBM_PERFCOUNTER2_LO = 0x0399,
  RBBM_PERFCOUNTER2_HI = 0x039A,
  RBBM_DEBUG = 0x039B,
  RBBM_STATUS2 = 0x039C,
  RBBM_CRC32 = 0x039D,

  RBBM_WAIT_IDLE_CLOCKS = 0x03B2,
  RBBM_READ_ERROR = 0x03B3,
  RBBM_INT_CNTL = 0x03B4,
  RBBM_INT_STATUS = 0x03B5,
  RBBM_INT_ACK = 0x03B6,
  MASTER_INT_SIGNAL = 0x03B7,

  CP_NON_PREFETCH_CNTRS = 0x0440,

  CP_STQ_RT_STAT = 0x0442,
  CP_STQ_ST_STAT = 0x0443,
  CP_STQ_RT_ST_STAT = 0x0444,
  CP_RT_DMA_SRC_ADDR = 0x0445,
  CP_RT_DMA_DST_ADDR = 0x0446,
  CP_RT_DMA_COMMAND = 0x0447,
  CP_RT_ME_RAM_WADDR = 0x0448,
  CP_RT_ME_RAM_RADDR = 0x0449,
  CP_RT_ME_RAM_DATA = 0x044A,
  CP_PROG_COUNTER = 0x044B,
  CP_RT_ME_RDADDR = 0x044C,
  CP_ST_BASE = 0x044D,
  CP_ST_BUFSZ = 0x044E,
  CP_MEQ_STAT = 0x044F,

  CP_MIU_TAG_STAT0 = 0x0452,
  CP_MIU_TAG_STAT1 = 0x0453,
  CP_BIN_MASK_LO = 0x0454,
  CP_BIN_MASK_HI = 0x0455,
  CP_BIN_SELECT_LO = 0x0456,
  CP_BIN_SELECT_HI = 0x0457,
  CP_RT_BIN_MASK_LO = 0x0458,
  CP_RT_BIN_MASK_HI = 0x0459,
  CP_RT_BIN_SELECT_LO = 0x045A,
  CP_RT_BIN_SELECT_HI = 0x045B,
  CP_CPU_INT_CNTL = 0x045C,
  CP_CPU_INT_STATUS = 0x045D,
  CP_CPU_INT_ACK = 0x045E,
  CP_PFP_UCODE_ADDR = 0x045F,
  CP_PFP_UCODE_DATA = 0x0460,
  CP_PFP_RT_UCODE_ADDR = 0x0461,
  CP_PFP_RT_UCODE_DATA = 0x0462,

  CP_RT_STAT = 0x047E,
  CP_STAT = 0x047F,

  CP_RT0_COMMAND = 0x04C0,
  CP_RT0_POLL_ADDRESS = 0x04C1,
  CP_RT0_REFERENCE = 0x04C2,
  CP_RT0_MASK = 0x04C3,
  CP_RT0_BADR = 0x04C4,
  CP_RT0_SIZE = 0x04C5,
  CP_RT1_COMMAND = 0x04C6,
  CP_RT1_POLL_ADDRESS = 0x04C7,
  CP_RT1_REFERENCE = 0x04C8,
  CP_RT1_MASK = 0x04C9,
  CP_RT1_BADR = 0x04CA,
  CP_RT1_SIZE = 0x04CB,
  CP_RT2_COMMAND = 0x04CC,
  CP_RT2_POLL_ADDRESS = 0x04CD,
  CP_RT2_REFERENCE = 0x04CE,
  CP_RT2_MASK = 0x04CF,
  CP_RT2_BADR = 0x04D0,
  CP_RT2_SIZE = 0x04D1,
  CP_RT3_COMMAND = 0x04D2,
  CP_RT3_POLL_ADDRESS = 0x04D3,
  CP_RT3_REFERENCE = 0x04D4,
  CP_RT3_MASK = 0x04D5,
  CP_RT3_BADR = 0x04D6,
  CP_RT3_SIZE = 0x04D7,
  CP_RT4_COMMAND = 0x04D8,
  CP_RT4_POLL_ADDRESS = 0x04D9,
  CP_RT4_REFERENCE = 0x04DA,
  CP_RT4_MASK = 0x04DB,
  CP_RT4_BADR = 0x04DC,
  CP_RT4_SIZE = 0x04DD,
  CP_RT5_COMMAND = 0x04DE,
  CP_RT5_POLL_ADDRESS = 0x04DF,
  CP_RT5_REFERENCE = 0x04E0,
  CP_RT5_MASK = 0x04E1,
  CP_RT5_BADR = 0x04E2,
  CP_RT5_SIZE = 0x04E3,
  CP_RT6_COMMAND = 0x04E4,
  CP_RT6_POLL_ADDRESS = 0x04E5,
  CP_RT6_REFERENCE = 0x04E6,
  CP_RT6_MASK = 0x04E7,
  CP_RT6_BADR = 0x04E8,
  CP_RT6_SIZE = 0x04E9,
  CP_RT7_COMMAND = 0x04EA,
  CP_RT7_POLL_ADDRESS = 0x04EB,
  CP_RT7_REFERENCE = 0x04EC,
  CP_RT7_MASK = 0x04ED,
  CP_RT7_BADR = 0x04EE,
  CP_RT7_SIZE = 0x04EF,
  CP_RT8_COMMAND = 0x04F0,
  CP_RT8_POLL_ADDRESS = 0x04F1,
  CP_RT8_REFERENCE = 0x04F2,
  CP_RT8_MASK = 0x04F3,
  CP_RT8_BADR = 0x04F4,
  CP_RT8_SIZE = 0x04F5,
  CP_RT9_COMMAND = 0x04F6,
  CP_RT9_POLL_ADDRESS = 0x04F7,
  CP_RT9_REFERENCE = 0x04F8,
  CP_RT9_MASK = 0x04F9,
  CP_RT9_BADR = 0x04FA,
  CP_RT9_SIZE = 0x04FB,
  CP_RT10_COMMAND = 0x04FC,
  CP_RT10_POLL_ADDRESS = 0x04FD,
  CP_RT10_REFERENCE = 0x04FE,
  CP_RT10_MASK = 0x04FF,
  CP_RT10_BADR = 0x0500,
  CP_RT10_SIZE = 0x0501,
  CP_RT11_COMMAND = 0x0502,
  CP_RT11_POLL_ADDRESS = 0x0503,
  CP_RT11_REFERENCE = 0x0504,
  CP_RT11_MASK = 0x0505,
  CP_RT11_BADR = 0x0506,
  CP_RT11_SIZE = 0x0507,
  CP_RT12_COMMAND = 0x0508,
  CP_RT12_POLL_ADDRESS = 0x0509,
  CP_RT12_REFERENCE = 0x050A,
  CP_RT12_MASK = 0x050B,
  CP_RT12_BADR = 0x050C,
  CP_RT12_SIZE = 0x050D,
  CP_RT13_COMMAND = 0x050E,
  CP_RT13_POLL_ADDRESS = 0x050F,
  CP_RT13_REFERENCE = 0x0510,
  CP_RT13_MASK = 0x0511,
  CP_RT13_BADR = 0x0512,
  CP_RT13_SIZE = 0x0513,
  CP_RT14_COMMAND = 0x0514,
  CP_RT14_POLL_ADDRESS = 0x0515,
  CP_RT14_REFERENCE = 0x0516,
  CP_RT14_MASK = 0x0517,
  CP_RT14_BADR = 0x0518,
  CP_RT14_SIZE = 0x0519,
  CP_RT15_COMMAND = 0x051A,
  CP_RT15_POLL_ADDRESS = 0x051B,
  CP_RT15_REFERENCE = 0x051C,
  CP_RT15_MASK = 0x0451D,
  CP_RT15_BADR = 0x051E,
  CP_RT15_SIZE = 0x051F,
  CP_RT_POLL_INTERVAL = 0x0520,
  CP_VIP_EOL_EOF_COUNTER = 0x0521,
  CP_D1_EOL_SOF_COUNTER = 0x0522,
  CP_D2_EOL_SOF_COUNTER = 0x0523,

  SCRATCH_REG0 = 0x578,
  SCRATCH_REG1 = 0x579,
  SCRATCH_REG2 = 0x57A,
  SCRATCH_REG3 = 0x57B,
  SCRATCH_REG4 = 0x57C,
  SCRATCH_REG5 = 0x57D,
  SCRATCH_REG6 = 0x57E,
  SCRATCH_REG7 = 0x57F,
  BIOS_8_SCRATCH = 0x580,
  BIOS_9_SCRATCH = 0x581,
  BIOS_10_SCRATCH = 0x582,
  BIOS_11_SCRATCH = 0x583,
  BIOS_12_SCRATCH = 0x584,
  BIOS_13_SCRATCH = 0x585,
  BIOS_14_SCRATCH = 0x586,
  BIOS_15_SCRATCH = 0x587,

  WAIT_UNTIL = 0x05C8,
  RBBM_ISYNC_CNTL = 0x5C9,

  RBBM_STATUS = 0x5D0,

  CP_IB2D_BASE = 0x5F0,
  CP_IB2D_BUFSZ = 0x5F1,
  CP_DEFAULT_PITCH_OFFSET = 0x5F2,
  CP_DEFAULT2_PITCH_OFFSET = 0x5F3,
  CP_DEFAULT_SC_BOTTOM_RIGHT = 0x5F4,
  CP_DEFAULT2_SC_BOTTOM_RIGHT = 0x5F5,
  CP_2D_BRUSH_BASE = 0x5F6,
  CP_2D_PALETTE_BASE = 0x5F7,
  CP_2D_IMMD_BASE = 0x5F8,
  CP_2D_BOOLEANS = 0x5F9,

  CP_ME_VS_EVENT_SRC = 0x600,
  CP_ME_VS_EVENT_ADDR = 0x601,
  CP_ME_VS_EVENT_DATA = 0x602,
  CP_ME_VS_EVENT_ADDR_SWM = 0x603,
  CP_ME_VS_EVENT_DATA_SWM = 0x604,
  CP_ME_PS_EVENT_SRC = 0x605,
  CP_ME_PS_EVENT_ADDR = 0x606,
  CP_ME_PS_EVENT_DATA = 0x607,
  CP_ME_PS_EVENT_ADDR_SWM = 0x608,
  CP_ME_PS_EVENT_DATA_SWM = 0x609,
  CP_ME_CF_EVENT_SRC = 0x60A,
  CP_ME_CF_EVENT_ADDR = 0x60B,
  CP_ME_CF_EVENT_DATA = 0x60C,
  CP_ME_NRT_ADDR = 0x60D,
  CP_ME_NRT_DATA = 0x60E,
  CP_ME_RT_ADDR = 0x60F,
  CP_ME_RT_DATA = 0x610,
  CP_ME_SCREEN_EXT_RPT_ADDR = 0x611,
  CP_ME_VS_FETCH_DONE_SRC = 0x612,
  CP_ME_VS_FETCH_DONE_ADDR = 0x613,
  CP_ME_VS_FETCH_DONE_DATA = 0x614,

  MC0_CNTL = 0x800,
  MC0_DRAM_CONFIG = 0x801,
  MC0_BSB_SNOOPED_TIMER_CNTL = 0x802,
  MC0_TUNING_0 = 0x803,
  MC0_TUNING_1 = 0x804,
  MC0_RD_BUFFER_CNTL_0 = 0x805,
  MC0_ARBITRATION_CNTL = 0x806,
  MC0_TIMING_CNTL_0 = 0x807,
  MC0_TIMING_CNTL_1 = 0x808,
  MC0_TIMING_CNTL_2 = 0x809,
  MC0_PAD_CAL_CNTL = 0x80A,
  MC0_DRAM_CMD = 0x80B,
  MC0_DRAM_DATA = 0x80C,
  MC0_POINTER = 0x80D,
  MC0_RDBUF_DATA = 0x80E,
  MC0_DRAM_DQ = 0x80F,
  MC0_STATUS_0 = 0x810,
  MC0_STATUS_1 = 0x811,
  MC0_CRC_CNTL = 0x812,
  MC0_DEBUG = 0x813,
  MC0_CRC_READ = 0x814,
  MC0_PERFCOUNTER0_CNTL = 0x0815,
  MC0_PERFCOUNTER0_HI = 0x0816,
  MC0_PERFCOUNTER0_LOW = 0x0817,
  MC0_PERFCOUNTER1_CNTL = 0x0818,
  MC0_PERFCOUNTER1_HI = 0x0819,
  MC0_PERFCOUNTER1_LOW = 0x081A,
  MC0_INTERRUPT_MASK = 0x081B,
  MC0_INTERRUPT_STATUS = 0x081C,
  MC0_INTERRUPT_ACK = 0x081D,
  MC0_SECURE_MEMORY_APERTURE_LOG_MH = 0x081E,
  MC0_SECURE_MEMORY_APERTURE_LOG_BIU = 0x081F,
  MC0_WR_STR_DLL_0 = 0x0820,
  MC0_WR_STR_DLL_1 = 0x0821,
  MC0_DLL_MASTER_ADJ_0 = 0x0822,
  MC0_DLL_MASTER_ADJ_1 = 0x0823,
  MC0_TERM_CNTL = 0x0824,
  MC0_WR_DATA_DLY_0 = 0x0825,
  MC0_TIMING_CNTL_3 = 0x0825,
  MC0_WR_DATA_DLY_1 = 0x0826,
  MC0_RD_STR_DLY_0 = 0x0827,
  MC0_RD_STR_DLY_1 = 0x0828,
  MC0_WR_STR_DLY = 0x0829,
  MC0_PAD_CAL_STATUS = 0x082A,
  MC0_RD_DATA_DLY = 0x082A,
  MC0_RD_STR_DLY_CNTL = 0x082B,

  MC0_PAD_IF_CNTL = 0x0830,
  MC0_PAD_IF_CNTL_2 = 0x0831,
  MC0_RD_BUFFER_CNTL_1 = 0x0832,

  MC1_CNTL = 0x0840,
  MC1_DRAM_CONFIG = 0x841,
  MC1_BSB_SNOOPED_TIMER_CNTL = 0x842,
  MC1_TUNING_0 = 0x843,
  MC1_TUNING_1 = 0x844,
  MC1_RD_BUFFER_CNTL_0 = 0x845,
  MC1_ARBITRATION_CNTL = 0x846,
  MC1_TIMING_CNTL_0 = 0x847,
  MC1_TIMING_CNTL_1 = 0x848,
  MC1_TIMING_CNTL_2 = 0x849,
  MC1_PAD_CAL_CNTL = 0x84A,
  MC1_DRAM_CMD = 0x84B,
  MC1_DRAM_DATA = 0x84C,
  MC1_POINTER = 0x84D,
  MC1_RDBUF_DATA = 0x84E,
  MC1_DRAM_DQ = 0x84F,
  MC1_STATUS_0 = 0x850,
  MC1_STATUS_1 = 0x851,
  MC1_CRC_CNTL = 0x852,
  MC1_DEBUG = 0x853,
  MC1_CRC_READ = 0x854,
  MC1_PERFCOUNTER0_CNTL = 0x0855,
  MC1_PERFCOUNTER0_HI = 0x0856,
  MC1_PERFCOUNTER0_LOW = 0x0857,
  MC1_PERFCOUNTER1_CNTL = 0x0858,
  MC1_PERFCOUNTER1_HI = 0x0859,
  MC1_PERFCOUNTER1_LOW = 0x085A,
  MC1_INTERRUPT_MASK = 0x085B,
  MC1_INTERRUPT_STATUS = 0x085C,
  MC1_INTERRUPT_ACK = 0x085D,
  MC1_SECURE_MEMORY_APERTURE_LOG_MH = 0x085E,
  MC1_SECURE_MEMORY_APERTURE_LOG_BIU = 0x085F,
  MC1_WR_STR_DLL_0 = 0x0860,
  MC1_WR_STR_DLL_1 = 0x0861,
  MC1_DLL_MASTER_ADJ_0 = 0x0862,
  MC1_DLL_MASTER_ADJ_1 = 0x0863,
  MC1_TERM_CNTL = 0x0864,
  MC1_WR_DATA_DLY_0 = 0x0865,
  MC1_TIMING_CNTL_3 = 0x0865,
  MC1_WR_DATA_DLY_1 = 0x0866,
  MC1_RD_STR_DLY_0 = 0x0867,
  MC1_RD_STR_DLY_1 = 0x0868,
  MC1_WR_STR_DLY = 0x0869,
  MC1_PAD_CAL_STATUS = 0x086A,
  MC1_RD_DATA_DLY = 0x086A,
  MC1_RD_STR_DLY_CNTL = 0x086B,
  
  MC1_PAD_IF_CNTL = 0x0870,
  MC1_PAD_IF_CNTL_2 = 0x0871,
  MC1_RD_BUFFER_CNTL_1 = 0x0872,

  FB_START = 0x0A00,
  FB_SIZE = 0x0A01,
  PG_START = 0x0A02,
  PG_SIZE = 0x0A03,
  WRITEBACK_START = 0x0A04,
  WRITEBACK_SIZE = 0x0A05,
  MH_CNTL = 0x0A06,
  MH_STATUS = 0x0A07,
  MH_INT_MASK = 0x0A08,
  MH_INT_STATUS = 0x0A09,
  MH_INT_CLEAR = 0x0A0A,
  MH_INT_SIGNAL = 0x0A0B,
  PGL_CTL0 = 0x0A0C,
  PGL_CTL1 = 0x0A0D,

  DC_SURFACE_0_BASE = 0x0A10, 
  DC_SURFACE_0_EXTENT = 0x0A11,
  DC_SURFACE_0_INFO = 0x0A12,
  DC_SURFACE_2_BASE = 0x0A13,
  DC_SURFACE_2_EXTENT = 0x0A14,
  DC_SURFACE_2_INFO = 0x0A15,

  MH_PERFMON_PERFCOUNTER0_SELECT = 0x0A18,
  MH_PERFMON_PERFCOUNTER0_HI = 0x0A19,
  MH_PERFMON_PERFCOUNTER0_LOW = 0x0A1A,
  MH_PERFMON_PERFCOUNTER1_SELECT = 0x0A1B,
  MH_PERFMON_PERFCOUNTER1_HI = 0x0A1C,
  MH_PERFMON_PERFCOUNTER1_LOW = 0x0A1D,
  MH_PERFMON_PERFCOUNTER2_SELECT = 0x0A1E,
  MH_PERFMON_PERFCOUNTER2_HI = 0x0A1F,
  MH_PERFMON_PERFCOUNTER2_LOW = 0x0A20,
  DC_SURFACE_1_BASE = 0x0A21,
  DC_SURFACE_1_EXTENT = 0x0A22,
  DC_SURFACE_1_INFO = 0x0A23,
  
  COHER_SIZE_PM4 = 0x0A29,
  COHER_BASE_PM4 = 0x0A2A,
  COHER_STATUS_PM4 = 0x0A2B,
  COHER_SIZE_RT = 0x0A2C,
  COHER_BASE_RT = 0x0A2D,
  COHER_STATUS_RT = 0x0A2E,
  COHER_SIZE_HOST = 0x0A2F,
  COHER_BASE_HOST = 0x0A30,
  COHER_STATUS_HOST = 0x0A31,
  
  MH_DEBUG_INDEX = 0x0BFE,
  MH_DEBUG_DATA = 0x0BFF,
  RTS_INITIATOR = 0x0C00,
  RTS_BOUNDBOX_START = 0x0C01,
  RTS_BOUNDBOX_END = 0x0C02,
  RTS_BARYC_REF_VTX_X = 0x0C03,
  RTS_BARYC_REF_VTX_Y = 0x0C04,
  RTS_I_W_DX = 0x0C05,
  RTS_J_W_DY = 0x0C06,
  RTS_INV_W_REF = 0x0C07,
  RTS_INV_W_DX = 0x0C08,
  RTS_INV_W_DY = 0x0C09,
  RTS_I_W_REF = 0x0C0A,
  RTS_I_W_DY = 0x0C0B,
  RTS_J_W_REF = 0x0C0C,
  RTS_J_W_DX = 0x0C0D,
  RTS_Z_REF = 0x0C0E,
  RTS_Z_DX_MSBS = 0x0C0F,
  RTS_Z_DY_MSBS = 0x0C10,
  RTS_Z_DX_DY_LSBS = 0x0C11,
  RTS_Z_MIN = 0x0C12,
  RTS_Z_MAX = 0x0C13,
  RTS_EDGE_0_DIST_LSBS = 0x0C14,
  RTS_EDGE_1_DIST_LSBS = 0x0C15,
  RTS_EDGE_2_DIST_LSBS = 0x0C16,
  RTS_EDGE_DIST_MSBS = 0x0C17,
  RTS_WD_EDGE_0_DIST_LSBS = 0x0C18,
  RTS_WD_EDGE_1_DIST_LSBS = 0x0C19,
  RTS_WD_EDGE_2_DIST_LSBS = 0x0C1A,
  RTS_WD_EDGE_DIST_MSBS = 0x0C1B,
  RTS_EDGE_0_DX = 0x0C1C,
  RTS_EDGE_0_DY = 0x0C1D,
  RTS_EDGE_1_DX = 0x0C1E,
  RTS_EDGE_1_DY = 0x0C1F,
  RTS_EDGE_2_DX = 0x0C20,
  RTS_EDGE_2_DY = 0x0C21,
  RTS_MISC = 0x0C22,

  VGT_VTX_VECT_EJECT_REG = 0x0C2C,
  VGT_DMA_DATA_FIFO_DEPTH = 0x0C2D,
  VGT_DMA_REQ_FIFO_DEPTH = 0x0C2E,
  VGT_DRAW_INIT_FIFO_DEPTH = 0x0C2F,
  VGT_LAST_COPY_STATE = 0x0C30,

  VGT_DEBUG_CNTL = 0x0C38,
  VGT_DEBUG_DATA = 0x0C39,
  VGT_CRC_SQ_DATA = 0x0C3A,
  VGT_CRC_SQ_CTRL = 0x0C3B,
  VGT_CNTL_STATUS = 0x0C3C,

  PA_SC_LINE_STIPPLE_STATE = 0x0C40,
  PA_SC_MULTI_CHIP_CNTL = 0x0C41,

  PA_SC_VIZ_QUERY_STATUS_0 = 0x0C44,
  PA_SC_VIZ_QUERY_STATUS_1 = 0x0C45,

  VGT_PERFCOUNTER0_SELECT = 0x0C48,
  VGT_PERFCOUNTER1_SELECT = 0x0C49,
  VGT_PERFCOUNTER2_SELECT = 0x0C4A,
  VGT_PERFCOUNTER3_SELECT = 0x0C4B,
  VGT_PERFCOUNTER0_LOW = 0x0C4C,
  VGT_PERFCOUNTER0_HI = 0x0C4D,
  VGT_PERFCOUNTER1_LOW = 0x0C4E,
  VGT_PERFCOUNTER1_HI = 0x0C4F,
  VGT_PERFCOUNTER2_LOW = 0x0C50,
  VGT_PERFCOUNTER2_HI = 0x0C51,
  VGT_PERFCOUNTER3_LOW = 0x0C52,
  VGT_PERFCOUNTER3_HI = 0x0C53,

  PA_SU_DEBUG_CNTL = 0x0C80,
  PA_SU_DEBUG_DATA = 0x0C81,
  PA_SC_DEBUG_CNTL = 0x0C82,
  PA_SC_DEBUG_DATA = 0x0C83,
  PA_CL_CNTL_STATUS = 0x0C84,
  PA_CL_ENHANCE = 0x0C85,

  PA_SU_PERFCOUNTER0_SELECT = 0x0C88,
  PA_SU_PERFCOUNTER1_SELECT = 0x0C89,
  PA_SU_PERFCOUNTER2_SELECT = 0x0C8A,
  PA_SU_PERFCOUNTER3_SELECT = 0x0C8B,
  PA_SU_PERFCOUNTER0_LOW = 0x0C8C,
  PA_SU_PERFCOUNTER0_HI = 0x0C8D,
  PA_SU_PERFCOUNTER1_LOW = 0x0C8E,
  PA_SU_PERFCOUNTER1_HI = 0x0C8F,
  PA_SU_PERFCOUNTER2_LOW = 0x0C90,
  PA_SU_PERFCOUNTER2_HI = 0x0C91,
  PA_SU_PERFCOUNTER3_LOW = 0x0C92,
  PA_SU_PERFCOUNTER3_HI = 0x0C93,
  PA_SU_CNTL_STATUS = 0x0C94,

  PA_SC_PERFCOUNTER0_SELECT = 0x0C98,
  PA_SC_PERFCOUNTER1_SELECT = 0x0C99,
  PA_SC_PERFCOUNTER2_SELECT = 0x0C9A,
  PA_SC_PERFCOUNTER3_SELECT = 0x0C9B,
  PA_SC_PERFCOUNTER0_LOW = 0x0C9C,
  PA_SC_PERFCOUNTER0_HI = 0x0C9D,
  PA_SC_PERFCOUNTER1_LOW = 0x0C9E,
  PA_SC_PERFCOUNTER1_HI = 0x0C9F,
  PA_SC_PERFCOUNTER2_LOW = 0x0CA0,
  PA_SC_PERFCOUNTER2_HI = 0x0CA1,
  PA_SC_PERFCOUNTER3_LOW = 0x0CA2,
  PA_SC_PERFCOUNTER3_HI = 0x0CA3,
  PA_SC_CNTL_STATUS = 0x0CA4,
  PA_SC_ENHANCE = 0x0CA5,

  PA_SC_FIFO_SIZE = 0x0CC0,

  SQ_GPR_MANAGEMENT = 0x0D00,
  SQ_FLOW_CNTL = 0x0D01,
  SQ_INST_STORE_MANAGEMENT = 0x0D02,
  SQ_RESOURCE_MANAGMENT = 0x0D03,
  SQ_EO_RT = 0x0D04,
  SQ_DEBUG_MISC = 0x0D05,
  SQ_ACTIVITY_METER_CNTL = 0x0D06,
  SQ_ACTIVITY_METER_STATUS = 0x0D07,
  SQ_INPUT_ARB_PRIORITY = 0x0D08,
  SQ_THREAD_ARB_PRIORITY = 0x0D09,

  SQ_PERFCOUNTER0_SELECT = 0x0DC8,
  SQ_PERFCOUNTER1_SELECT = 0x0DC9,
  SQ_PERFCOUNTER2_SELECT = 0x0DCA,
  SQ_PERFCOUNTER3_SELECT = 0x0DCB,
  SQ_PERFCOUNTER0_LOW = 0x0DCC,
  SQ_PERFCOUNTER0_HI = 0x0DCD,
  SQ_PERFCOUNTER1_LOW = 0x0DCE,
  SQ_PERFCOUNTER1_HI = 0x0DCF,
  SQ_PERFCOUNTER2_LOW = 0x0DD0,
  SQ_PERFCOUNTER2_HI = 0x0DD1,
  SQ_PERFCOUNTER3_LOW = 0x0DD2,
  SQ_PERFCOUNTER3_HI = 0x0DD3,
  SX_PERFCOUNTER0_SELECT = 0x0DD4,
  SX_PERFCOUNTER1_SELECT = 0x0DD5,
  SX_PERFCOUNTER2_SELECT = 0x0DD6,
  SX_PERFCOUNTER3_SELECT = 0x0DD7,
  SX_PERFCOUNTER0_LOW = 0x0DD8,
  SX_PERFCOUNTER0_HI = 0x0DD9,
  SX_PERFCOUNTER1_LOW = 0x0DDA,
  SX_PERFCOUNTER1_HI = 0x0DDB,
  SX_PERFCOUNTER2_LOW = 0x0DDC,
  SX_PERFCOUNTER2_HI = 0x0DDD,
  SX_PERFCOUNTER3_LOW = 0x0DDE,
  SX_PERFCOUNTER3_HI = 0x0DDF,

  TC_CNTL_STATUS = 0x0E00,
  TP_DEBUG0 = 0x0E01,
  TCR_CHICKEN = 0x0E02,
  TCF_CHICKEN = 0x0E03,
  TCM_CHICKEN = 0x0E04,
  TCR_PERFCOUNTER0_SELECT = 0x0E05,
  TCR_PERFCOUNTER0_HI = 0x0E06,
  TCR_PERFCOUNTER0_LOW = 0x0E07,
  TCR_PERFCOUNTER1_SELECT = 0x0E08,
  TCR_PERFCOUNTER1_HI = 0x0E09,
  TCR_PERFCOUNTER1_LOW = 0x0E0A,

  TP_TC_CLKGATE_CNTL = 0x0E17,
  TPC_CNTL_STATUS = 0x0E18,
  TPC_DEBUG0 = 0x0E19,

  TPC_DEBUG1 = 0x0E1A,
  TPC_CHICKEN = 0x0E1B,
  TP0_CNTL_STATUS = 0x0E1C,
  TP0_DEBUG = 0x0E1D,
  TP0_CHICKEN = 0x0E1E,
  TP0_PERFCOUNTER0_SELECT = 0x0E1F,
  TP0_PERFCOUNTER0_HI = 0x0E20,
  TP0_PERFCOUNTER0_LOW = 0x0E21,
  TP0_PERFCOUNTER1_SELECT = 0x0E22,
  TP0_PERFCOUNTER1_HI = 0x0E23,
  TP0_PERFCOUNTER1_LOW = 0x0E24,
  TP1_CNTL_STATUS = 0x0E25,
  TP1_DEBUG = 0x0E26,
  TP1_CHICKEN = 0x0E27,
  TP1_PERFCOUNTER0_SELECT = 0x0E28,
  TP1_PERFCOUNTER0_HI = 0x0E29,
  TP1_PERFCOUNTER0_LOW = 0x0E2A,
  TP1_PERFCOUNTER1_SELECT = 0x0E2B,
  TP1_PERFCOUNTER1_HI = 0x0E2C,
  TP1_PERFCOUNTER1_LOW = 0x0E2D,
  TP2_CNTL_STATUS = 0x0E2E,
  TP2_DEBUG = 0x0E2F,
  TP2_CHICKEN = 0x0E30,
  TP2_PERFCOUNTER0_SELECT = 0x0E31,
  TP2_PERFCOUNTER0_HI = 0x0E32,
  TP2_PERFCOUNTER0_LOW = 0x0E33,
  TP2_PERFCOUNTER1_SELECT = 0x0E34,
  TP2_PERFCOUNTER1_HI = 0x0E35,
  TP2_PERFCOUNTER1_LOW = 0x0E36,
  TP3_CNTL_STATUS = 0x0E37,
  TP3_DEBUG = 0x0E38,
  TP3_CHICKEN = 0x0E39,
  TP3_PERFCOUNTER0_SELECT = 0x0E3A,
  TP3_PERFCOUNTER0_HI = 0x0E3B,
  TP3_PERFCOUNTER0_LOW = 0x0E3C,
  TP3_PERFCOUNTER1_SELECT = 0x0E3D,
  TP3_PERFCOUNTER1_HI = 0x0E3E,
  TP3_PERFCOUNTER1_LOW = 0x0E3F,
  VC_CNTL = 0x0E40,
  VC_CNTL_STATUS = 0x0E41,
  VC_FIFO_DEPTHS = 0x0E42,
  VC_DEBUG_CNTL = 0x0E43,
  VC_DEBUG_DATA = 0x0E44,
  VC_ENHANCE = 0x0E45,

  VC_PERFCOUNTER0_SELECT = 0x0E48,
  VC_PERFCOUNTER0_HI = 0x0E49,
  VC_PERFCOUNTER0_LOW = 0x0E4A,
  VC_PERFCOUNTER1_SELECT = 0x0E4B,
  VC_PERFCOUNTER1_HI = 0x0E4C,
  VC_PERFCOUNTER1_LOW = 0x0E4D,
  VC_PERFCOUNTER2_SELECT = 0x0E4E,
  VC_PERFCOUNTER2_HI = 0x0E4F,
  VC_PERFCOUNTER2_LOW = 0x0E50,
  VC_PERFCOUNTER3_SELECT = 0x0E51,
  VC_PERFCOUNTER3_HI = 0x0E52,
  VC_PERFCOUNTER3_LOW = 0x0E53, // CONTINUE HERE
  
  RB_BC_CONTROL = 0x0F01,

  RB_DEBUG_CNTL = 0x0F26,
  RB_DEBUG_DATA = 0x0F27,

  HZ_PERFCOUNTER0_SELECT = 0x1004,
  HZ_PERFCOUNTER0_HI = 0x1005,
  HZ_PERFCOUNTER0_LOW = 0x1006,
  HZ_PERFCOUNTER1_SELECT = 0x1007,
  HZ_PERFCOUNTER1_HI = 0x1008,
  HZ_PERFCOUNTER1_LOW = 0x1009,

  D1CRTC_H_TOTAL = 0x1800, // END HERE
  D1CRTC_H_BLANK_START_END = 0x1801,
  D1CRTC_H_SYNC_A = 0x1802,
  D1CRTC_H_SYNC_A_CNTL = 0x1803,
  D1CRTC_V_TOTAL = 0x1804,
  D1CRTC_V_BLANK_START_END = 0x1805,
  D1CRTC_V_SYNC_A = 0x1806,
  D1CRTC_V_SYNC_A_CNTL = 0x1807,
  D1CRTC_FORCE_COUNT_NOW_CNTL = 0x1808,
  D1CRTC_PIXEL_DATA_READBACK = 0x1809,
  D1CRTC_CONTROL = 0x180A,
  D1CRTC_BLANK_CONTROL = 0x180B,
  D1CRTC_INTERLACE_CONTROL = 0x180C,
  D1CRTC_INTERLACE_STATUS = 0x180D,
  D1CRTC_BLANK_DATA_COLOR = 0x180E,
  D1CRTC_OVERSCAN_COLOR = 0x180F,
  D1CRTC_BLACK_COLOR = 0x1810,
  D1CRTC_OVERSCAN_TOP = 0x1811,
  D1CRTC_OVERSCAN_BOTTOM = 0x1812,
  D1CRTC_OVERSCAN_LEFT = 0x1813,
  D1CRTC_OVERSCAN_RIGHT = 0x1814,
  D1CRTC_STATUS = 0x1815,
  D1CRTC_STATUS_POSITION = 0x1816,
  D1CRTC_FRAME_COUNT_CONTROL = 0x1817,
  D1CRTC_STATUS_FRAME_COUNT = 0x1818,
  D1CRTC_STATUS_VF_COUNT = 0x1819,
  D1CRTC_STATUS_HV_COUNT = 0x181A,
  D1CRTC_FRAME_COUNT_START = 0x181B,
  D1CRTC_COUNT_CONTROL = 0x181C,
  D1CRTC_STEREO_STATUS = 0x181D,
  D1CRTC_STEREO_CONTROL = 0x181E,
  D1CRTC_FRAME_RESET_CONTRO = 0x181F,

  D1MODE_MASTER_UPDATE_LOCK = 0x1838,
  D1MODE_MASTER_UPDATE_MODE = 0x1839,
  D1CRTC_UPDATE_LOCK = 0x183A,
  D1CRTC_DOUBLE_BUFFER_CONTROL = 0x183B,
  CRTC_DEBUG = 0x183C,

  D1GRPH_ENABLE = 0x1840,
  D1GRPH_CONTROL = 0x1841,
  D1GRPH_LUT_10BIT_BYPASS_CNTL = 0x1842,
  D1GRPH_LUT_AFTER_CSC = 0x1843,
  D1GRPH_PRIMARY_SURFACE_ADDRESS = 0x1844,

  D1GRPH_SECONDARY_SURFACE_ADDRESS = 0x1846,

  D1GRPH_PITCH = 0x1848,
  D1GRPH_SURFACE_OFFSET_X = 0x1849,
  D1GRPH_SURFACE_OFFSET_Y = 0x184A,
  D1GRPH_X_START = 0x184B,
  D1GRPH_Y_START = 0x184C,
  D1GRPH_X_END = 0x184D,
  D1GRPH_Y_END = 0x184E,
  D1COLOR_SUBSAMPLE_CRCB_CNTL = 0x184F,

  D1GRPH_UPDATE = 0x1851,
  D1GRPH_FLIP_CONTROL = 0x1852,

  D1OVL_ENABLE = 0x1860,
  D1OVL_CONTROL1 = 0x1861,

  D1OVL_SURFACE_ADDRESS = 0x1864,

  D1OVL_PITCH = 0x1866,
  D1OVL_SURFACE_OFFSET_X = 0x1867,
  D1OVL_SURFACE_OFFSET_Y = 0x1868,
  D1OVL_START = 0x1869,
  D1OVL_END = 0x186A,
  D1OVL_UPDATE = 0x186B,

  D1OVL_ALPHA_OUTSIDE_OVL_WINDOW = 0x18C1,
  D1OVL_ALPHA_INSIDE_OVL_WINDOW = 0x18C2,
  D1OVL_ALPHA_CONTROL = 0x18C3,

  D1GRPH_COLOR_MATRIX_CNTL = 0x18E0,
  D1GRPH_COLOR_MATRIX_COEF_1_1 = 0x18E1,
  D1GRPH_COLOR_MATRIX_COEF_1_2 = 0x18E2,
  D1GRPH_COLOR_MATRIX_COEF_1_3 = 0x18E3,
  D1GRPH_COLOR_MATRIX_COEF_1_4 = 0x18E4,
  D1GRPH_COLOR_MATRIX_COEF_2_1 = 0x18E5,
  D1GRPH_COLOR_MATRIX_COEF_2_2 = 0x18E6,
  D1GRPH_COLOR_MATRIX_COEF_2_3 = 0x18E7,
  D1GRPH_COLOR_MATRIX_COEF_2_4 = 0x18E8,
  D1GRPH_COLOR_MATRIX_COEF_3_1 = 0x18E9,
  D1GRPH_COLOR_MATRIX_COEF_3_2 = 0x18EA,
  D1GRPH_COLOR_MATRIX_COEF_3_3 = 0x18EB,
  D1GRPH_COLOR_MATRIX_COEF_3_4 = 0x18EC,

  DC_LUT_RW_MODE = 0x1921,
  DC_LUT_RW_INDEX = 0x1922,
  DC_LUT_SEQ_COLOR = 0x1923,
  DC_LUT_PWL_DATA = 0x1924,
  DC_LUT_30_COLOR = 0x1925,

  DC_LUT_WRITE_EN_MASK = 0x1927,
  DC_LUT_AUTOFILL = 0x1928,

  DC_LUTA_CONTROL = 0x1930,
  DC_LUTA_BLACK_OFFSET_BLUE = 0x1931,
  DC_LUTA_BLACK_OFFSET_GREEN = 0x1932,
  DC_LUTA_BLACK_OFFSET_RED = 0x1933,
  DC_LUTA_WHITE_OFFSET_BLUE = 0x1934,
  DC_LUTA_WHITE_OFFSET_GREEN = 0x1935,
  DC_LUTA_WHITE_OFFSET_RED = 0x1936,

  D1MODE_UNDERFLOW_STATUS = 0x1949,
  D1MODE_DATA_FORMAT = 0x194A,
  D1MODE_DESKTOP_HEIGHT = 0x194B,
  D1MODE_V_COUNTER = 0x194C,
  D1MODE_VBLANK_STATUS = 0x194D,
  D1MODE_VLINE_START_END = 0x194E,
  D1MODE_VLINE_STATUS = 0x194F,
  D1MODE_INT_MASK = 0x1950,
  D1MODE_VBLANK_VLINE_STATUS = 0x1951,
  D1MODE_MAX_CHUNK_SIZE = 0x1952,
  D1MODE_CHUNK_SIZE_DEBUG = 0x1953,
  D1MODE_PRIORITY_A_CNT = 0x1954,
  D1MODE_URGENCY_STAT = 0x1955,

  D1SCL_COEF_RAM_SELECT = 0x195E,
  D1SCL_COEF_RAM_TAP_DATA = 0x195F,
  D1MODE_VIEWPORT_START = 0x1960,
  D1MODE_VIEWPORT_SIZE = 0x1961,
  D1SCL_SCALER_ENABLE = 0x1964,
  D1SCL_TAP_CONTROL = 0x1965,

  D1SCL_MANUAL_REPLICATE_CONTROL = 0x1968,

  D1SCL_HORZ_FILTER_CONTROL = 0x196C,
  D1SCL_HORZ_FILTER_SCALE_RATIO = 0x196D,
  D1SCL_HORZ_FILTER_INIT_RGB_LUMA = 0x196E,
  D1SCL_HORZ_FILTER_INIT_CHROMA = 0x196F,
  D1SCL_VERT_FILTER_CONTROL = 0x1970,
  D1SCL_VERT_FILTER_SCALE_RATIO = 0x1971,
  D1SCL_VERT_FILTER_INIT = 0x1972,
  D1SCL_UPDATE = 0x1973,
  D1SCL_UNDERFLOW_STATUS = 0x1974,

  D1SCL_VERT_FILTER_INIT_BOT = 0x1977,
  D1SCL_COEF_RAM_CONFLICT_STATUS = 0x1978,
  D1SCL_ONE_SHOT_WATERMARK = 0x1979,
  D1MODE_LB_PITCH_IN_WORDS = 0x197A,

  DISP_RBBMIF_RDWR_TIMEOUT = 0x198C,

  D1SCL_CRC_ENABLE = 0x19BA,
  D1SCL_CRC_SOURCE_SEL = 0x19BC,
  D1SCL_CRC_MAS = 0x19BD,
  D1SCL_CRC_CURRENT = 0x19BE,
  D1SCL_CRC_LAST = 0x19BF,

  DCP_CRC_CONTROL = 0x1B20,
  DCP_CRC_MASK = 0x1B21,
  DCP_CRC_P0_CURRENT = 0x1B22,
  
  DCP_CRC_P0_LAST = 0x1B24,
  DCP_DEBUG = 0x1B25,

  DMIF_STATUS = 0x1B2E,
  DCP_LB_DATA_GAP_BETWEEN_CHUNK = 0x1B2F,

  DC_LB_MEM_SIZE = 0x1C46,

  XDVO_ENABLE = 0x1E40,

  XDVO_BIT_DEPTH_CONTROL = 0x1E43,
  XDVO_CLOCK_INV = 0x1E44,
  XDVO_CONTROL = 0x1E45,
  XDVO_CRC_EN = 0x1E46,
  XDVO_CRC_CNTL = 0x1E47,
  XDVO_CRC_MASK_SIG_RGB = 0x1E48,
  XDVO_CRC_MASK_SIG_CNTL = 0x1E49,
  XDVO_CRC_SIG_RGB = 0x1E4A,
  XDVO_CRC_SIG_CNTL = 0x1E4B,
  XDVO_STRENGTH_CONTROL = 0x1E4C,
  XDVO_DATA_STRENGTH_CONTROL = 0x1E4D,
  XDVO_FORCE_OUTPUT_CNTL = 0x1E4E,
  XDVO_FORCE_DATA = 0x1E4F,
  XDVO_2ND_CRC_EN = 0x1E50,
  XDVO_2ND_CRC_CNTL = 0x1E51,
  XDVO_2ND_CRC_MASK_SIG = 0x1E52,
  XDVO_2ND_CRC_SIG = 0x1E53,
  XDVO_REGISTER_INDEX = 0x1E54,
  XDVO_REGISTER_DATA = 0x1E55,

  DC_GPIO_XDVODATA_MASK = 0x1F98,
  DC_GPIO_XDVODATA_A = 0x1F99,
  DC_GPIO_XDVODATA_EN = 0x1F9A,
  DC_GPIO_XDVODATA_Y = 0x1F9B,
  DC_HSYNC_DEBUG_TEST = 0x1F9C,

  CAPTURE_START_STATUS = 0x1FB4,

  DISP_INTERRUPT_STATUS = 0x1FB7,
  DOUT_DEBUG = 0x1FB8,

  DO_PERFCOUNTER0_SELECT = 0x1FC0,
  DO_PERFCOUNTER0_HI = 0x1FC1,
  DO_PERFCOUNTER0_LOW = 0x1FC2,
  DO_PERFCOUNTER1_SELECT = 0x1FC3,
  DO_PERFCOUNTER1_HI = 0x1FC4,
  DO_PERFCOUNTER1_LOW = 0x1FC5,

  DC_PERFCOUNTER0_SELECT = 0x1FC8,
  DC_PERFCOUNTER0_HI = 0x1FC9,
  DC_PERFCOUNTER0_LOW = 0x1FCA,
  DC_PERFCOUNTER1_SELECT = 0x1FCB,
  DC_PERFCOUNTER1_HI = 0x1FCC,
  DC_PERFCOUNTER1_LOW = 0x1FCD,
  DC_PERFMON_CNTL = 0x1FCE,

  DC_DOUT_DEBUG_MUX_CNTL = 0x1FD0,

  DC_TEST_DEBUG_BUS_CLK1_SEL = 0x1FE6,
  DC_TEST_DEBUG_OUT_PIN_MASK = 0x1FE7,
  DC_TEST_DEBUG_TRIGGER_CNTL = 0x1FE8,
  DC_TEST_DEBUG_TRIGGER_STAT = 0x1FE9,
  DC_TEST_DEBUG_EDGE_TRIGGER_MASK = 0x1FEA,
  DC_TEST_DEBUG_EDGE_TRIGGER_PATTERN = 0x1FEB,
  DC_TEST_DEBUG_DATA_TRIGGER_MASK = 0x1FEC,
  DC_TEST_DEBUG_DATA_TRIGGER_PATTERN = 0x1FED,
  DC_TEST_DEBUG_OUT_TEST_DATA = 0x1FEE,
  DC_TEST_DEBUG_OUT_CNTL = 0x1FEF,

  DO_TEST_DEBUG_BUS_CLK1_SEL = 0x1FF2,
  DO_TEST_DEBUG_OUT_PIN_MASK = 0x1FF3,
  DO_TEST_DEBUG_TRIGGER_CNTL = 0x1FF4,
  DO_TEST_DEBUG_TRIGGER_STAT = 0x1FF5,
  DO_TEST_DEBUG_EDGE_TRIGGER_MASK = 0x1FF6,
  DO_TEST_DEBUG_EDGE_TRIGGER_PATTERN = 0x1FF7,
  DO_TEST_DEBUG_DATA_TRIGGER_MASK = 0x1FF8,
  DO_TEST_DEBUG_DATA_TRIGGER_PATTERN = 0x1FF9,
  DO_TEST_DEBUG_OUT_TEST_DATA = 0x1FFA,
  DO_TEST_DEBUG_OUT_CNTL = 0x1FFB,
  DC_TEST_DEBUG_INDEX = 0x1FFC,
  DC_TEST_DEBUG_DATA = 0x1FFD,
  DO_TEST_DEBUG_INDEX = 0x1FFE,
  DO_TEST_DEBUG_DATA = 0x1FFF,
  RB_SURFACE_INFO = 0x2000,
  RB_COLOR_INFO = 0x2001,
  RB_DEPTH_INFO = 0x2002,
  RB_COLOR1_INFO = 0x2003,
  RB_COLOR2_INFO = 0x2004,
  RB_COLOR3_INFO = 0x2005,
  COHER_DEST_BASE_0 = 0x2006,
  COHER_DEST_BASE_1 = 0x2007,
  COHER_DEST_BASE_2 = 0x2008,
  COHER_DEST_BASE_3 = 0x2009,
  COHER_DEST_BASE_4 = 0x200A,
  COHER_DEST_BASE_5 = 0x200B,
  COHER_DEST_BASE_6 = 0x200C,
  COHER_DEST_BASE_7 = 0x200D,
  PA_SC_SCREEN_SCISSOR_TL = 0x200E,
  PA_SC_SCREEN_SCISSOR_BR = 0x200F,

  PA_SC_WINDOW_OFFSET = 0x2080,
  PA_SC_WINDOW_SCISSOR_TL = 0x2081,
  PA_SC_WINDOW_SCISSOR_BR = 0x2082,
  PA_SC_CLIPRECT_RULE = 0x2083,
  PA_SC_CLIPRECT_0_TL = 0x2084,
  PA_SC_CLIPRECT_0_BR = 0x2085,
  PA_SC_CLIPRECT_1_TL = 0x2086,
  PA_SC_CLIPRECT_1_BR = 0x2087,
  PA_SC_CLIPRECT_2_TL = 0x2088,
  PA_SC_CLIPRECT_2_BR = 0x2089,
  PA_SC_CLIPRECT_3_TL = 0x208A,
  PA_SC_CLIPRECT_3_BR = 0x208B,

  VGT_MAX_VTX_INDX = 0x2100,
  VGT_MIN_VTX_INDX = 0x2101,
  VGT_INDX_OFFSET = 0x2102,
  VGT_MULTI_PRIM_IB_RESET_INDX = 0x2103,
  RB_COLOR_MASK = 0x2104,
  RB_BLEND_RED = 0x2105,
  RB_BLEND_GREEN = 0x2106,
  RB_BLEND_BLUE = 0x2107,
  RB_BLEND_ALPHA = 0x2108,
  RB_FOG_COLOR_RED = 0x2109,
  RB_FOG_COLOR_GREEN = 0x210A,
  RB_FOG_COLOR_BLUE = 0x210B,
  RB_STENCILREFMASK_BF = 0x210C,
  RB_STENCILREFMASK = 0x210D,
  RB_ALPHA_REF = 0x210E,
  PA_CL_VPORT_XSCALE = 0x210F,
  PA_CL_VPORT_XOFFSET = 0x2110,
  PA_CL_VPORT_YSCALE = 0x2111,
  PA_CL_VPORT_YOFFSET = 0x2112,
  PA_CL_VPORT_ZSCALE = 0x2113,
  PA_CL_VPORT_ZOFFSET = 0x2114,

  SQ_PROGRAM_CNTL = 0x2180,
  SQ_CONTEXT_MISC = 0x2181,
  SQ_INTERPOLATOR_CNTL = 0x2182,
  SQ_WRAPPING_0 = 0x2183,
  SQ_WRAPPING_1 = 0x2184,

  GFX_COPY_STATE = 0x21F4,
  SQ_CF_RD_BASE = 0x21F5,
  SQ_PS_PROGRAM = 0x21F6,
  SQ_VS_PROGRAM = 0x21F7,

  VGT_EVENT_INITIATOR = 0x21F9,
  VGT_DMA_BASE = 0x21FA,
  VGT_DMA_SIZE = 0x21FB,
  VGT_DRAW_INITIATOR = 0x21FC,
  VGT_IMMED_DATA = 0x21FD,

  RB_DEPTHCONTROL = 0x2200,
  RB_BLENDCONTROL0 = 0x2201,
  RB_COLORCONTROL = 0x2202,
  RB_TILECONTROL = 0x2203,
  PA_CL_CLIP_CNTL = 0x2204,
  PA_SU_SC_MODE_CNTL = 0x2205,
  PA_CL_VTE_CNTL = 0x2206,

  RB_MODECONTROL = 0x2208,
  RB_BLENDCONTROL1 = 0x2209,
  RB_BLENDCONTROL2 = 0x220A,
  RB_BLENDCONTROL3 = 0x220B,

  PA_SU_POINT_SIZE = 0x2280,
  PA_SU_POINT_MINMAX = 0x2281,
  PA_SU_LINE_CNTL = 0x2282,
  PA_SC_LINE_STIPPLE = 0x2283,
  VGT_OUTPUT_PATH_CNTL = 0x2284,
  VGT_HOS_CNTL = 0x2285,
  VGT_HOS_MAX_TESS_LEVEL = 0x2286,
  VGT_HOS_MIN_TESS_LEVEL = 0x2287,
  VGT_HOS_REUSE_DEPTH = 0x2288,
  VGT_GROUP_PRIM_TYPE = 0x2289,
  VGT_GROUP_FIRST_DECR = 0x228A,
  VGT_GROUP_DECR = 0x228B,
  VGT_GROUP_VECT_0_CNTL = 0x228C,
  VGT_GROUP_VECT_1_CNTL = 0x228D,
  VGT_GROUP_VECT_0_FMT_CNTL = 0x228E,
  VGT_GROUP_VECT_1_FMT_CNTL = 0x228F,

  PA_SC_MPASS_PS_CNTL = 0x2292,
  PA_SC_VIZ_QUERY = 0x2293,
  VGT_ENHANCE = 0x2294,

  PA_SC_LINE_CNTL = 0x2300,
  PA_SC_AA_CONFIG = 0x2301,
  PA_SU_VTX_CNTL = 0x2302,
  PA_CL_GB_VERT_CLIP_ADJ = 0x2303,
  PA_CL_GB_VERT_DISC_ADJ = 0x2304,
  PA_CL_GB_HORZ_CLIP_ADJ = 0x2305,
  PA_CL_GB_HORZ_DISC_ADJ = 0x2306,
  SQ_VS_CONST = 0x2307,
  SQ_PS_CONST = 0x2308,
  SQ_DEBUG_MISC_0 = 0x2309,
  SQ_DEBUG_MISC_1 = 0x230A,

  PA_SC_AA_MASK = 0x2312,

  SQ_CF_PROGRAM_SIZE = 0x2315,
  VGT_VERTEX_REUSE_BLOCK_CNTL = 0x2316,
  VGT_OUT_DEALLOC_CNTL = 0x2317,
  RB_COPY_CONTROL = 0x2318,
  RB_COPY_DEST_BASE = 0x2319,
  RB_COPY_DEST_PITCH = 0x231A,
  RB_COPY_DEST_INFO = 0x231B,
  RB_HIZ_CLEAR = 0x231C,
  RB_DEPTH_CLEAR = 0x231D,
  RB_COLOR_CLEAR = 0x231E,
  RB_COLOR_CLEAR_LO = 0x231F,
  RB_COPY_FUNC = 0x2320,
  RB_COPY_REF = 0x2321,
  RB_COPY_MASK = 0x2322,
  RB_COPY_SURFACE_SLICE = 0x2323,
  RB_SAMPLE_COUNT_CTL = 0x2324,
  RB_SAMPLE_COUNT_ADDR = 0x2325,

  PA_SU_POLY_OFFSET_FRONT_SCALE = 0x2380,
  PA_SU_POLY_OFFSET_FRONT_OFFSET = 0x2381,
  PA_SU_POLY_OFFSET_BACK_SCALE = 0x2382,
  PA_SU_POLY_OFFSET_BACK_OFFSET = 0x2383,
  PA_CL_POINT_X_RAD = 0x2384,
  PA_CL_POINT_Y_RAD = 0x2385,
  PA_CL_POINT_SIZE = 0x2386,
  PA_CL_POINT_CULL_RAD = 0x2387,
  PA_CL_UCP_0_X = 0x2388,
  PA_CL_UCP_0_Y = 0x2389,
  PA_CL_UCP_0_Z = 0x238A,
  PA_CL_UCP_0_W = 0x238B,
  PA_CL_UCP_1_X = 0x238C,
  PA_CL_UCP_1_Y = 0x238D,
  PA_CL_UCP_1_Z = 0x238E,
  PA_CL_UCP_1_W = 0x238F,
  PA_CL_UCP_2_X = 0x2390,
  PA_CL_UCP_2_Y = 0x2391,
  PA_CL_UCP_2_Z = 0x2392,
  PA_CL_UCP_2_W = 0x2393,
  PA_CL_UCP_3_X = 0x2394,
  PA_CL_UCP_3_Y = 0x2395,
  PA_CL_UCP_3_Z = 0x2396,
  PA_CL_UCP_3_W = 0x2397,
  PA_CL_UCP_4_X = 0x2398,
  PA_CL_UCP_4_Y = 0x2399,
  PA_CL_UCP_4_Z = 0x239A,
  PA_CL_UCP_4_W = 0x239B,
  PA_CL_UCP_5_X = 0x239C,
  PA_CL_UCP_5_Y = 0x239D,
  PA_CL_UCP_5_Z = 0x239E,
  PA_CL_UCP_5_W = 0x239F, // CONTINUE HERE

  SQ_CONSTANT_0 = 0x4000,

  SQ_FETCH_0 = 0x4800,
  
  SQ_CF_BOOLEANS = 0x4900,

  SQ_CF_LOOP = 0x4908
};