#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Sun Jun 30 17:54:10 2024
# Process ID: 1751468
# Current directory: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_kernel0_0_synth_1
# Command line: vivado -log ulp_inst_0_axi_noc_kernel0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_inst_0_axi_noc_kernel0_0.tcl
# Log file: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_kernel0_0_synth_1/ulp_inst_0_axi_noc_kernel0_0.vds
# Journal file: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_kernel0_0_synth_1/vivado.jou
# Running On: nags27, OS: Linux, CPU Frequency: 3099.929 MHz, CPU Physical cores: 20, Host memory: 405693 MB
#-----------------------------------------------------------
source ulp_inst_0_axi_noc_kernel0_0.tcl -notrace
INFO: Dispatch client connection id - 36651
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:01:27 . Memory (MB): peak = 1835.648 ; gain = 89.961 ; free physical = 36060 ; free virtual = 101138
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_sink_from_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_setup_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/software/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/software/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Data_Mover_XIP:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/data_mover' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/data_mover
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:adapter_v3_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/adapter_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/adapter_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_ic2sgdma:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axis_ic2sgdma_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axis_ic2sgdma_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:Event_Pulse:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/event_pulse_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/event_pulse_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sds_lib:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_lib' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_lib
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_sink:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_sink' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_sink
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.1'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_1' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:aximm_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/aximm_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/aximm_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:maxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/maxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/maxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:saxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/saxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/saxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:ovld_reg:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/ovld_reg_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/ovld_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_fifo_register:3.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axi_fifo_register_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axi_fifo_register_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:stream_gate:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/stream_gate_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/stream_gate_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sgdma2axis_ic:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sgdma2axis_ic_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sgdma2axis_ic_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_source:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_source' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_source
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 2031.391 ; gain = 191.742 ; free physical = 35358 ; free virtual = 100460
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_kernel0_0
Command: synth_design -top ulp_inst_0_axi_noc_kernel0_0 -part xcvc1902-vsvd1760-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Device 21-403] Loading part xcvc1902-vsvd1760-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1755020
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/xilinx/software/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/hdl/bfm/bd_0ad1_S00_AXI_nmu_0_top.sv:536]
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/hdl/bfm/bd_0ad1_S00_AXI_nmu_0_top.sv:550]
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/hdl/bfm/bd_0ad1_S01_AXI_nmu_0_top.sv:536]
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/hdl/bfm/bd_0ad1_S01_AXI_nmu_0_top.sv:550]
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/hdl/bfm/bd_0ad1_S02_AXI_nmu_0_top.sv:541]
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/hdl/bfm/bd_0ad1_S02_AXI_nmu_0_top.sv:555]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:01:46 . Memory (MB): peak = 3112.422 ; gain = 354.797 ; free physical = 25061 ; free virtual = 90319
Synthesis current peak Physical Memory [PSS] (MB): peak = 2304.185; parent = 2177.279; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4116.543; parent = 3119.363; children = 997.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_noc_kernel0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/synth/ulp_inst_0_axi_noc_kernel0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_0ad1' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_0ad1_S00_AXI_nmu_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/hdl/bfm/bd_0ad1_S00_AXI_nmu_0.sv:55]
INFO: [Synth 8-6157] synthesizing module 'bd_0ad1_S00_AXI_nmu_0_top' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/hdl/bfm/bd_0ad1_S00_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6157] synthesizing module 'NOC_NMU512' [/home/xilinx/software/Vivado/2022.2/scripts/rt/data/unisim_comp.v:87220]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NMU512' (0#1) [/home/xilinx/software/Vivado/2022.2/scripts/rt/data/unisim_comp.v:87220]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_ARADDR' does not match port width (64) of module 'NOC_NMU512' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/hdl/bfm/bd_0ad1_S00_AXI_nmu_0_top.sv:536]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_AWADDR' does not match port width (64) of module 'NOC_NMU512' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/hdl/bfm/bd_0ad1_S00_AXI_nmu_0_top.sv:550]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID_EN' of module 'NOC_NMU512' is unconnected for instance 'NOC_NMU512_INST' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/hdl/bfm/bd_0ad1_S00_AXI_nmu_0_top.sv:515]
WARNING: [Synth 8-7071] port 'IF_NOC_AXI_TDEST' of module 'NOC_NMU512' is unconnected for instance 'NOC_NMU512_INST' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/hdl/bfm/bd_0ad1_S00_AXI_nmu_0_top.sv:515]
WARNING: [Synth 8-7023] instance 'NOC_NMU512_INST' of module 'NOC_NMU512' has 73 connections declared, but only 71 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/hdl/bfm/bd_0ad1_S00_AXI_nmu_0_top.sv:515]
INFO: [Synth 8-6155] done synthesizing module 'bd_0ad1_S00_AXI_nmu_0_top' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/hdl/bfm/bd_0ad1_S00_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'bd_0ad1_S00_AXI_nmu_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/hdl/bfm/bd_0ad1_S00_AXI_nmu_0.sv:55]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_0ad1_S00_AXI_nmu_0' is unconnected for instance 'S00_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:461]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_0ad1_S00_AXI_nmu_0' is unconnected for instance 'S00_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:461]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_0ad1_S00_AXI_nmu_0' is unconnected for instance 'S00_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:461]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_0ad1_S00_AXI_nmu_0' is unconnected for instance 'S00_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:461]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_0ad1_S00_AXI_nmu_0' is unconnected for instance 'S00_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:461]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_0ad1_S00_AXI_nmu_0' is unconnected for instance 'S00_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:461]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_0ad1_S00_AXI_nmu_0' is unconnected for instance 'S00_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:461]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_0ad1_S00_AXI_nmu_0' is unconnected for instance 'S00_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:461]
WARNING: [Synth 8-7071] port 'NMU' of module 'bd_0ad1_S00_AXI_nmu_0' is unconnected for instance 'S00_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:461]
WARNING: [Synth 8-7023] instance 'S00_AXI_nmu' of module 'bd_0ad1_S00_AXI_nmu_0' has 49 connections declared, but only 40 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:461]
INFO: [Synth 8-6157] synthesizing module 'bd_0ad1_S01_AXI_nmu_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/hdl/bfm/bd_0ad1_S01_AXI_nmu_0.sv:55]
INFO: [Synth 8-6157] synthesizing module 'bd_0ad1_S01_AXI_nmu_0_top' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/hdl/bfm/bd_0ad1_S01_AXI_nmu_0_top.sv:70]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_ARADDR' does not match port width (64) of module 'NOC_NMU512' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/hdl/bfm/bd_0ad1_S01_AXI_nmu_0_top.sv:536]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_AWADDR' does not match port width (64) of module 'NOC_NMU512' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/hdl/bfm/bd_0ad1_S01_AXI_nmu_0_top.sv:550]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID_EN' of module 'NOC_NMU512' is unconnected for instance 'NOC_NMU512_INST' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/hdl/bfm/bd_0ad1_S01_AXI_nmu_0_top.sv:515]
WARNING: [Synth 8-7071] port 'IF_NOC_AXI_TDEST' of module 'NOC_NMU512' is unconnected for instance 'NOC_NMU512_INST' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/hdl/bfm/bd_0ad1_S01_AXI_nmu_0_top.sv:515]
WARNING: [Synth 8-7023] instance 'NOC_NMU512_INST' of module 'NOC_NMU512' has 73 connections declared, but only 71 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/hdl/bfm/bd_0ad1_S01_AXI_nmu_0_top.sv:515]
INFO: [Synth 8-6155] done synthesizing module 'bd_0ad1_S01_AXI_nmu_0_top' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/hdl/bfm/bd_0ad1_S01_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'bd_0ad1_S01_AXI_nmu_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/hdl/bfm/bd_0ad1_S01_AXI_nmu_0.sv:55]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_0ad1_S01_AXI_nmu_0' is unconnected for instance 'S01_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:503]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_0ad1_S01_AXI_nmu_0' is unconnected for instance 'S01_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:503]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_0ad1_S01_AXI_nmu_0' is unconnected for instance 'S01_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:503]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_0ad1_S01_AXI_nmu_0' is unconnected for instance 'S01_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:503]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_0ad1_S01_AXI_nmu_0' is unconnected for instance 'S01_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:503]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_0ad1_S01_AXI_nmu_0' is unconnected for instance 'S01_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:503]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_0ad1_S01_AXI_nmu_0' is unconnected for instance 'S01_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:503]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_0ad1_S01_AXI_nmu_0' is unconnected for instance 'S01_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:503]
WARNING: [Synth 8-7071] port 'NMU' of module 'bd_0ad1_S01_AXI_nmu_0' is unconnected for instance 'S01_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:503]
WARNING: [Synth 8-7023] instance 'S01_AXI_nmu' of module 'bd_0ad1_S01_AXI_nmu_0' has 49 connections declared, but only 40 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:503]
INFO: [Synth 8-6157] synthesizing module 'bd_0ad1_S02_AXI_nmu_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/hdl/bfm/bd_0ad1_S02_AXI_nmu_0.sv:55]
INFO: [Synth 8-6157] synthesizing module 'bd_0ad1_S02_AXI_nmu_0_top' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/hdl/bfm/bd_0ad1_S02_AXI_nmu_0_top.sv:70]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC_AXI_BID' does not match port width (16) of module 'NOC_NMU512' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/hdl/bfm/bd_0ad1_S02_AXI_nmu_0_top.sv:529]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC_AXI_RID' does not match port width (16) of module 'NOC_NMU512' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/hdl/bfm/bd_0ad1_S02_AXI_nmu_0_top.sv:535]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_ARADDR' does not match port width (64) of module 'NOC_NMU512' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/hdl/bfm/bd_0ad1_S02_AXI_nmu_0_top.sv:541]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_AWADDR' does not match port width (64) of module 'NOC_NMU512' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/hdl/bfm/bd_0ad1_S02_AXI_nmu_0_top.sv:555]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID_EN' of module 'NOC_NMU512' is unconnected for instance 'NOC_NMU512_INST' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/hdl/bfm/bd_0ad1_S02_AXI_nmu_0_top.sv:520]
WARNING: [Synth 8-7071] port 'IF_NOC_AXI_TDEST' of module 'NOC_NMU512' is unconnected for instance 'NOC_NMU512_INST' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/hdl/bfm/bd_0ad1_S02_AXI_nmu_0_top.sv:520]
WARNING: [Synth 8-7023] instance 'NOC_NMU512_INST' of module 'NOC_NMU512' has 73 connections declared, but only 71 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/hdl/bfm/bd_0ad1_S02_AXI_nmu_0_top.sv:520]
INFO: [Synth 8-6155] done synthesizing module 'bd_0ad1_S02_AXI_nmu_0_top' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/hdl/bfm/bd_0ad1_S02_AXI_nmu_0_top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'bd_0ad1_S02_AXI_nmu_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/hdl/bfm/bd_0ad1_S02_AXI_nmu_0.sv:55]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_0ad1_S02_AXI_nmu_0' is unconnected for instance 'S02_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:545]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_0ad1_S02_AXI_nmu_0' is unconnected for instance 'S02_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:545]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_0ad1_S02_AXI_nmu_0' is unconnected for instance 'S02_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:545]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_0ad1_S02_AXI_nmu_0' is unconnected for instance 'S02_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:545]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_0ad1_S02_AXI_nmu_0' is unconnected for instance 'S02_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:545]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_0ad1_S02_AXI_nmu_0' is unconnected for instance 'S02_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:545]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_0ad1_S02_AXI_nmu_0' is unconnected for instance 'S02_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:545]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_0ad1_S02_AXI_nmu_0' is unconnected for instance 'S02_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:545]
WARNING: [Synth 8-7071] port 'NMU' of module 'bd_0ad1_S02_AXI_nmu_0' is unconnected for instance 'S02_AXI_nmu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:545]
WARNING: [Synth 8-7023] instance 'S02_AXI_nmu' of module 'bd_0ad1_S02_AXI_nmu_0' has 53 connections declared, but only 44 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:545]
INFO: [Synth 8-6157] synthesizing module 'bd_0ad1_const_0_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_1/synth/bd_0ad1_const_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_0ad1_const_0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_1/synth/bd_0ad1_const_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_0ad1' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_noc_kernel0_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/synth/ulp_inst_0_axi_noc_kernel0_0.v:53]
WARNING: [Synth 8-3848] Net M00_INI_internoc in module/entity bd_0ad1 does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:124]
WARNING: [Synth 8-3848] Net M01_INI_internoc in module/entity bd_0ad1 does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:125]
WARNING: [Synth 8-3848] Net M02_INI_internoc in module/entity bd_0ad1 does not have driver. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/synth/bd_0ad1.v:126]
WARNING: [Synth 8-7129] Port M00_INI_internoc[0] in module bd_0ad1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_INI_internoc[0] in module bd_0ad1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_INI_internoc[0] in module bd_0ad1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:02:22 . Memory (MB): peak = 3193.328 ; gain = 435.703 ; free physical = 25666 ; free virtual = 90957
Synthesis current peak Physical Memory [PSS] (MB): peak = 2399.212; parent = 2272.316; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4190.512; parent = 3193.332; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:02:24 . Memory (MB): peak = 3211.141 ; gain = 453.516 ; free physical = 25671 ; free virtual = 90967
Synthesis current peak Physical Memory [PSS] (MB): peak = 2399.212; parent = 2272.316; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4208.324; parent = 3211.145; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:02:25 . Memory (MB): peak = 3211.141 ; gain = 453.516 ; free physical = 25655 ; free virtual = 90947
Synthesis current peak Physical Memory [PSS] (MB): peak = 2399.212; parent = 2272.316; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4208.324; parent = 3211.145; children = 997.180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3217.078 ; gain = 0.000 ; free physical = 26054 ; free virtual = 91360
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/xdc/bd_0ad1_S00_AXI_nmu_0.xdc] for cell 'inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/xdc/bd_0ad1_S00_AXI_nmu_0.xdc] for cell 'inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/xdc/bd_0ad1_S01_AXI_nmu_0.xdc] for cell 'inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/xdc/bd_0ad1_S01_AXI_nmu_0.xdc] for cell 'inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/xdc/bd_0ad1_S02_AXI_nmu_0.xdc] for cell 'inst/S02_AXI_nmu/bd_0ad1_S02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/xdc/bd_0ad1_S02_AXI_nmu_0.xdc] for cell 'inst/S02_AXI_nmu/bd_0ad1_S02_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0.xdc] for cell 'inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_kernel0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_kernel0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_kernel0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_inst_0_axi_noc_kernel0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_inst_0_axi_noc_kernel0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3294.918 ; gain = 0.000 ; free physical = 26272 ; free virtual = 91601
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:02 . Memory (MB): peak = 3294.918 ; gain = 0.000 ; free physical = 26252 ; free virtual = 91582
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/xilinx/software/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:05:08 . Memory (MB): peak = 3294.918 ; gain = 537.293 ; free physical = 36491 ; free virtual = 101857
Synthesis current peak Physical Memory [PSS] (MB): peak = 2399.212; parent = 2272.316; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4292.102; parent = 3294.922; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvc1902-vsvd1760-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:05:10 . Memory (MB): peak = 3294.918 ; gain = 537.293 ; free physical = 36207 ; free virtual = 101567
Synthesis current peak Physical Memory [PSS] (MB): peak = 2399.212; parent = 2272.316; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4292.102; parent = 3294.922; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST. (constraint file  /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_kernel0_0_synth_1/dont_touch.xdc, line 23).
Applied set_property KEEP_HIERARCHY = SOFT for inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST. (constraint file  /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_kernel0_0_synth_1/dont_touch.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for inst/S02_AXI_nmu/bd_0ad1_S02_AXI_nmu_0_top_INST. (constraint file  /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_kernel0_0_synth_1/dont_touch.xdc, line 29).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/S00_AXI_nmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/const_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/S01_AXI_nmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/S02_AXI_nmu. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:05:12 . Memory (MB): peak = 3294.918 ; gain = 537.293 ; free physical = 36467 ; free virtual = 101827
Synthesis current peak Physical Memory [PSS] (MB): peak = 2399.212; parent = 2272.316; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4292.102; parent = 3294.922; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:05:18 . Memory (MB): peak = 3294.918 ; gain = 537.293 ; free physical = 35433 ; free virtual = 100794
Synthesis current peak Physical Memory [PSS] (MB): peak = 2399.212; parent = 2272.316; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4292.102; parent = 3294.922; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_INI_internoc[0] in module bd_0ad1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_INI_internoc[0] in module bd_0ad1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_INI_internoc[0] in module bd_0ad1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:05:50 . Memory (MB): peak = 3294.918 ; gain = 537.293 ; free physical = 35596 ; free virtual = 101045
Synthesis current peak Physical Memory [PSS] (MB): peak = 2399.212; parent = 2272.316; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4292.102; parent = 3294.922; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:14:01 . Memory (MB): peak = 4024.465 ; gain = 1266.840 ; free physical = 34249 ; free virtual = 101519
Synthesis current peak Physical Memory [PSS] (MB): peak = 3206.464; parent = 3078.114; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5021.648; parent = 4024.469; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:14:02 . Memory (MB): peak = 4026.465 ; gain = 1268.840 ; free physical = 34231 ; free virtual = 101502
Synthesis current peak Physical Memory [PSS] (MB): peak = 3208.125; parent = 3079.784; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5023.648; parent = 4026.469; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:14:08 . Memory (MB): peak = 4045.496 ; gain = 1287.871 ; free physical = 34253 ; free virtual = 101520
Synthesis current peak Physical Memory [PSS] (MB): peak = 3208.838; parent = 3080.490; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5042.680; parent = 4045.500; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_CREDIT_RDY to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[181] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[180] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[179] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[178] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[177] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[176] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[175] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[174] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[173] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[172] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[171] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[170] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[169] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[168] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[167] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[166] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[165] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[164] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[163] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[162] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[161] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[160] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[159] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[158] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[157] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[156] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[155] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[154] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[153] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[152] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[151] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[150] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[149] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[148] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[147] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[146] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[145] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[144] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[143] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[142] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[141] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[140] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[139] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[138] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[137] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[136] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[135] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[134] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[133] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[132] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[131] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[130] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[129] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[128] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[127] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[126] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[125] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[124] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[123] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[122] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[121] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[120] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[119] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[118] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[117] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[116] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[115] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[114] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[113] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[112] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[111] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[110] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[109] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[108] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[107] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[106] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[105] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[104] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[103] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[102] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[101] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[100] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[99] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[98] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[97] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[96] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[95] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[94] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[93] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[92] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[91] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[90] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[89] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[88] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[87] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[86] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[85] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[84] to constant 0
INFO: [Synth 8-3295] tying undriven pin S00_AXI_nmu:IF_NOC_NPP_IN_NOC_FLIT[83] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:14:54 . Memory (MB): peak = 4051.434 ; gain = 1293.809 ; free physical = 37675 ; free virtual = 104944
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.792; parent = 3082.671; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.617; parent = 4051.438; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:14:55 . Memory (MB): peak = 4051.434 ; gain = 1293.809 ; free physical = 37701 ; free virtual = 104970
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.792; parent = 3082.671; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.617; parent = 4051.438; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:14:57 . Memory (MB): peak = 4051.434 ; gain = 1293.809 ; free physical = 37803 ; free virtual = 105072
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.792; parent = 3082.671; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.617; parent = 4051.438; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:14:58 . Memory (MB): peak = 4051.434 ; gain = 1293.809 ; free physical = 37914 ; free virtual = 105184
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.792; parent = 3082.671; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.617; parent = 4051.438; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:15:00 . Memory (MB): peak = 4051.434 ; gain = 1293.809 ; free physical = 37995 ; free virtual = 105265
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.792; parent = 3082.671; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.617; parent = 4051.438; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:15:01 . Memory (MB): peak = 4051.434 ; gain = 1293.809 ; free physical = 38203 ; free virtual = 105473
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.792; parent = 3082.671; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.617; parent = 4051.438; children = 997.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |NOC_NMU512 |     3|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:15:03 . Memory (MB): peak = 4051.434 ; gain = 1293.809 ; free physical = 39373 ; free virtual = 106643
Synthesis current peak Physical Memory [PSS] (MB): peak = 3214.482; parent = 3084.749; children = 195.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5048.617; parent = 4051.438; children = 997.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:14:12 . Memory (MB): peak = 4051.434 ; gain = 1210.031 ; free physical = 40537 ; free virtual = 107808
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:15:09 . Memory (MB): peak = 4051.441 ; gain = 1293.809 ; free physical = 40627 ; free virtual = 107898
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4051.441 ; gain = 0.000 ; free physical = 43110 ; free virtual = 110407
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4106.027 ; gain = 0.000 ; free physical = 42644 ; free virtual = 109964
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 82240f6f
INFO: [Common 17-83] Releasing license: Synthesis
155 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:19:07 . Memory (MB): peak = 4106.027 ; gain = 2074.637 ; free physical = 42833 ; free virtual = 110153
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_kernel0_0_synth_1/ulp_inst_0_axi_noc_kernel0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4138.043 ; gain = 32.016 ; free physical = 42467 ; free virtual = 109790
write_vhdl: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:07 . Memory (MB): peak = 4138.043 ; gain = 0.000 ; free physical = 42081 ; free virtual = 109407
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_inst_0_axi_noc_kernel0_0, cache-ID = 40fd53939477efc3
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_kernel0_0_synth_1/ulp_inst_0_axi_noc_kernel0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4138.043 ; gain = 0.000 ; free physical = 41586 ; free virtual = 108916
INFO: [runtcl-4] Executing : report_utilization -file ulp_inst_0_axi_noc_kernel0_0_utilization_synth.rpt -pb ulp_inst_0_axi_noc_kernel0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:10 . Memory (MB): peak = 4138.043 ; gain = 0.000 ; free physical = 40810 ; free virtual = 108275
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 18:18:25 2024...
