
H757_LED_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087b8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08008a58  08008a58  00009a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008aec  08008aec  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008aec  08008aec  00009aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008af4  08008af4  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008af4  08008af4  00009af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008af8  08008af8  00009af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  24000000  08008afc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000454  24000060  08008b5c  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240004b4  08008b5c  0000a4b4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001eda9  00000000  00000000  0000a08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c6b  00000000  00000000  00028e37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001570  00000000  00000000  0002caa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000107b  00000000  00000000  0002e018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00043743  00000000  00000000  0002f093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002057c  00000000  00000000  000727d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001a7fc9  00000000  00000000  00092d52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0023ad1b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ee4  00000000  00000000  0023ad60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00240c44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000060 	.word	0x24000060
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08008a40 	.word	0x08008a40

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000064 	.word	0x24000064
 80002dc:	08008a40 	.word	0x08008a40

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b49      	ldr	r3, [pc, #292]	@ (80007e8 <SystemInit+0x12c>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a48      	ldr	r2, [pc, #288]	@ (80007e8 <SystemInit+0x12c>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b45      	ldr	r3, [pc, #276]	@ (80007e8 <SystemInit+0x12c>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a44      	ldr	r2, [pc, #272]	@ (80007e8 <SystemInit+0x12c>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b43      	ldr	r3, [pc, #268]	@ (80007ec <SystemInit+0x130>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b40      	ldr	r3, [pc, #256]	@ (80007ec <SystemInit+0x130>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a3e      	ldr	r2, [pc, #248]	@ (80007ec <SystemInit+0x130>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b3d      	ldr	r3, [pc, #244]	@ (80007f0 <SystemInit+0x134>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	@ (80007f0 <SystemInit+0x134>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <SystemInit+0x134>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b39      	ldr	r3, [pc, #228]	@ (80007f0 <SystemInit+0x134>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4938      	ldr	r1, [pc, #224]	@ (80007f0 <SystemInit+0x134>)
 8000710:	4b38      	ldr	r3, [pc, #224]	@ (80007f4 <SystemInit+0x138>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b35      	ldr	r3, [pc, #212]	@ (80007ec <SystemInit+0x130>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <SystemInit+0x130>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <SystemInit+0x130>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <SystemInit+0x134>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <SystemInit+0x134>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <SystemInit+0x134>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <SystemInit+0x134>)
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <SystemInit+0x13c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemInit+0x134>)
 800074c:	4a2b      	ldr	r2, [pc, #172]	@ (80007fc <SystemInit+0x140>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <SystemInit+0x134>)
 8000752:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <SystemInit+0x144>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemInit+0x134>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <SystemInit+0x134>)
 800075e:	4a28      	ldr	r2, [pc, #160]	@ (8000800 <SystemInit+0x144>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <SystemInit+0x134>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <SystemInit+0x134>)
 800076a:	4a25      	ldr	r2, [pc, #148]	@ (8000800 <SystemInit+0x144>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <SystemInit+0x134>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <SystemInit+0x134>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1d      	ldr	r2, [pc, #116]	@ (80007f0 <SystemInit+0x134>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <SystemInit+0x134>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <SystemInit+0x148>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <SystemInit+0x148>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <SystemInit+0x14c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <SystemInit+0x150>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <SystemInit+0x154>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <SystemInit+0x134>)
 80007a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d113      	bne.n	80007dc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <SystemInit+0x134>)
 80007b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ba:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <SystemInit+0x134>)
 80007bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <SystemInit+0x158>)
 80007c6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <SystemInit+0x134>)
 80007ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007d2:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <SystemInit+0x134>)
 80007d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00
 80007ec:	52002000 	.word	0x52002000
 80007f0:	58024400 	.word	0x58024400
 80007f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007f8:	02020200 	.word	0x02020200
 80007fc:	01ff0000 	.word	0x01ff0000
 8000800:	01010280 	.word	0x01010280
 8000804:	580000c0 	.word	0x580000c0
 8000808:	5c001000 	.word	0x5c001000
 800080c:	ffff0000 	.word	0xffff0000
 8000810:	51008108 	.word	0x51008108
 8000814:	52004000 	.word	0x52004000

08000818 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 |= PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <ExitRun0Mode+0x2c>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a08      	ldr	r2, [pc, #32]	@ (8000844 <ExitRun0Mode+0x2c>)
 8000822:	f043 031e 	orr.w	r3, r3, #30
 8000826:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000828:	bf00      	nop
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <ExitRun0Mode+0x2c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f9      	beq.n	800082a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000836:	bf00      	nop
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	58024800 	.word	0x58024800

08000848 <MX_DSIHOST_DSI_Init>:
DSI_HandleTypeDef hdsi;

/* DSIHOST init function */

void MX_DSIHOST_DSI_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b0ae      	sub	sp, #184	@ 0xb8
 800084c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DSIHOST_Init 0 */

  /* USER CODE END DSIHOST_Init 0 */

  DSI_PLLInitTypeDef PLLInit = {0};
 800084e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	605a      	str	r2, [r3, #4]
 8000858:	609a      	str	r2, [r3, #8]
  DSI_HOST_TimeoutTypeDef HostTimeouts = {0};
 800085a:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800085e:	2224      	movs	r2, #36	@ 0x24
 8000860:	2100      	movs	r1, #0
 8000862:	4618      	mov	r0, r3
 8000864:	f007 fc6e 	bl	8008144 <memset>
  DSI_PHY_TimerTypeDef PhyTimings = {0};
 8000868:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
 8000870:	605a      	str	r2, [r3, #4]
 8000872:	609a      	str	r2, [r3, #8]
 8000874:	60da      	str	r2, [r3, #12]
 8000876:	611a      	str	r2, [r3, #16]
 8000878:	615a      	str	r2, [r3, #20]
  DSI_VidCfgTypeDef VidCfg = {0};
 800087a:	1d3b      	adds	r3, r7, #4
 800087c:	226c      	movs	r2, #108	@ 0x6c
 800087e:	2100      	movs	r1, #0
 8000880:	4618      	mov	r0, r3
 8000882:	f007 fc5f 	bl	8008144 <memset>

  /* USER CODE BEGIN DSIHOST_Init 1 */

  /* USER CODE END DSIHOST_Init 1 */
  hdsi.Instance = DSI;
 8000886:	4b66      	ldr	r3, [pc, #408]	@ (8000a20 <MX_DSIHOST_DSI_Init+0x1d8>)
 8000888:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800088c:	601a      	str	r2, [r3, #0]
  hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 800088e:	4b64      	ldr	r3, [pc, #400]	@ (8000a20 <MX_DSIHOST_DSI_Init+0x1d8>)
 8000890:	2200      	movs	r2, #0
 8000892:	605a      	str	r2, [r3, #4]
  hdsi.Init.TXEscapeCkdiv = 4;
 8000894:	4b62      	ldr	r3, [pc, #392]	@ (8000a20 <MX_DSIHOST_DSI_Init+0x1d8>)
 8000896:	2204      	movs	r2, #4
 8000898:	609a      	str	r2, [r3, #8]
  hdsi.Init.NumberOfLanes = DSI_ONE_DATA_LANE;
 800089a:	4b61      	ldr	r3, [pc, #388]	@ (8000a20 <MX_DSIHOST_DSI_Init+0x1d8>)
 800089c:	2200      	movs	r2, #0
 800089e:	60da      	str	r2, [r3, #12]
  PLLInit.PLLNDIV = 100;
 80008a0:	2364      	movs	r3, #100	@ 0x64
 80008a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  PLLInit.PLLIDF = DSI_PLL_IN_DIV2;
 80008a6:	2302      	movs	r3, #2
 80008a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  PLLInit.PLLODF = DSI_PLL_OUT_DIV2;
 80008ac:	2301      	movs	r3, #1
 80008ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 80008b2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80008b6:	4619      	mov	r1, r3
 80008b8:	4859      	ldr	r0, [pc, #356]	@ (8000a20 <MX_DSIHOST_DSI_Init+0x1d8>)
 80008ba:	f001 faf7 	bl	8001eac <HAL_DSI_Init>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <MX_DSIHOST_DSI_Init+0x80>
  {
    Error_Handler();
 80008c4:	f000 fec8 	bl	8001658 <Error_Handler>
  }
  HostTimeouts.TimeoutCkdiv = 1;
 80008c8:	2301      	movs	r3, #1
 80008ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  HostTimeouts.HighSpeedTransmissionTimeout = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  HostTimeouts.LowPowerReceptionTimeout = 0;
 80008d4:	2300      	movs	r3, #0
 80008d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  HostTimeouts.HighSpeedReadTimeout = 0;
 80008da:	2300      	movs	r3, #0
 80008dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  HostTimeouts.LowPowerReadTimeout = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  HostTimeouts.HighSpeedWriteTimeout = 0;
 80008e6:	2300      	movs	r3, #0
 80008e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HostTimeouts.HighSpeedWritePrespMode = DSI_HS_PM_DISABLE;
 80008ec:	2300      	movs	r3, #0
 80008ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  HostTimeouts.LowPowerWriteTimeout = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  HostTimeouts.BTATimeout = 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
 80008fe:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000902:	4619      	mov	r1, r3
 8000904:	4846      	ldr	r0, [pc, #280]	@ (8000a20 <MX_DSIHOST_DSI_Init+0x1d8>)
 8000906:	f001 ffc7 	bl	8002898 <HAL_DSI_ConfigHostTimeouts>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <MX_DSIHOST_DSI_Init+0xcc>
  {
    Error_Handler();
 8000910:	f000 fea2 	bl	8001658 <Error_Handler>
  }
  PhyTimings.ClockLaneHS2LPTime = 20;
 8000914:	2314      	movs	r3, #20
 8000916:	673b      	str	r3, [r7, #112]	@ 0x70
  PhyTimings.ClockLaneLP2HSTime = 18;
 8000918:	2312      	movs	r3, #18
 800091a:	677b      	str	r3, [r7, #116]	@ 0x74
  PhyTimings.DataLaneHS2LPTime = 10;
 800091c:	230a      	movs	r3, #10
 800091e:	67bb      	str	r3, [r7, #120]	@ 0x78
  PhyTimings.DataLaneLP2HSTime = 13;
 8000920:	230d      	movs	r3, #13
 8000922:	67fb      	str	r3, [r7, #124]	@ 0x7c
  PhyTimings.DataLaneMaxReadTime = 0;
 8000924:	2300      	movs	r3, #0
 8000926:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PhyTimings.StopWaitTime = 0;
 800092a:	2300      	movs	r3, #0
 800092c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 8000930:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000934:	4619      	mov	r1, r3
 8000936:	483a      	ldr	r0, [pc, #232]	@ (8000a20 <MX_DSIHOST_DSI_Init+0x1d8>)
 8000938:	f001 ff44 	bl	80027c4 <HAL_DSI_ConfigPhyTimer>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_DSIHOST_DSI_Init+0xfe>
  {
    Error_Handler();
 8000942:	f000 fe89 	bl	8001658 <Error_Handler>
  }
  if (HAL_DSI_ConfigFlowControl(&hdsi, DSI_FLOW_CONTROL_BTA) != HAL_OK)
 8000946:	2104      	movs	r1, #4
 8000948:	4835      	ldr	r0, [pc, #212]	@ (8000a20 <MX_DSIHOST_DSI_Init+0x1d8>)
 800094a:	f001 ff13 	bl	8002774 <HAL_DSI_ConfigFlowControl>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_DSIHOST_DSI_Init+0x110>
  {
    Error_Handler();
 8000954:	f000 fe80 	bl	8001658 <Error_Handler>
  }
  if (HAL_DSI_SetLowPowerRXFilter(&hdsi, 10000) != HAL_OK)
 8000958:	f242 7110 	movw	r1, #10000	@ 0x2710
 800095c:	4830      	ldr	r0, [pc, #192]	@ (8000a20 <MX_DSIHOST_DSI_Init+0x1d8>)
 800095e:	f002 f863 	bl	8002a28 <HAL_DSI_SetLowPowerRXFilter>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d001      	beq.n	800096c <MX_DSIHOST_DSI_Init+0x124>
  {
    Error_Handler();
 8000968:	f000 fe76 	bl	8001658 <Error_Handler>
  }
  if (HAL_DSI_ConfigErrorMonitor(&hdsi, HAL_DSI_ERROR_NONE) != HAL_OK)
 800096c:	2100      	movs	r1, #0
 800096e:	482c      	ldr	r0, [pc, #176]	@ (8000a20 <MX_DSIHOST_DSI_Init+0x1d8>)
 8000970:	f001 fc1c 	bl	80021ac <HAL_DSI_ConfigErrorMonitor>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_DSIHOST_DSI_Init+0x136>
  {
    Error_Handler();
 800097a:	f000 fe6d 	bl	8001658 <Error_Handler>
  }
  VidCfg.VirtualChannelID = 0;
 800097e:	2300      	movs	r3, #0
 8000980:	607b      	str	r3, [r7, #4]
  VidCfg.ColorCoding = DSI_RGB888;
 8000982:	2305      	movs	r3, #5
 8000984:	60bb      	str	r3, [r7, #8]
  VidCfg.LooselyPacked = DSI_LOOSELY_PACKED_DISABLE;
 8000986:	2300      	movs	r3, #0
 8000988:	60fb      	str	r3, [r7, #12]
  VidCfg.Mode = DSI_VID_MODE_NB_PULSES;
 800098a:	2300      	movs	r3, #0
 800098c:	613b      	str	r3, [r7, #16]
  VidCfg.PacketSize = 1;
 800098e:	2301      	movs	r3, #1
 8000990:	617b      	str	r3, [r7, #20]
  VidCfg.NumberOfChunks = 800;
 8000992:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8000996:	61bb      	str	r3, [r7, #24]
  VidCfg.NullPacketSize = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	61fb      	str	r3, [r7, #28]
  VidCfg.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 800099c:	2300      	movs	r3, #0
 800099e:	623b      	str	r3, [r7, #32]
  VidCfg.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 80009a0:	2300      	movs	r3, #0
 80009a2:	627b      	str	r3, [r7, #36]	@ 0x24
  VidCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 80009a4:	2300      	movs	r3, #0
 80009a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  VidCfg.HorizontalSyncActive = 1;
 80009a8:	2301      	movs	r3, #1
 80009aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  VidCfg.HorizontalBackPorch = 43;
 80009ac:	232b      	movs	r3, #43	@ 0x2b
 80009ae:	633b      	str	r3, [r7, #48]	@ 0x30
  VidCfg.HorizontalLine = 991;
 80009b0:	f240 33df 	movw	r3, #991	@ 0x3df
 80009b4:	637b      	str	r3, [r7, #52]	@ 0x34
  VidCfg.VerticalSyncActive = 1;
 80009b6:	2301      	movs	r3, #1
 80009b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  VidCfg.VerticalBackPorch = 23;
 80009ba:	2317      	movs	r3, #23
 80009bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  VidCfg.VerticalFrontPorch = 22;
 80009be:	2316      	movs	r3, #22
 80009c0:	643b      	str	r3, [r7, #64]	@ 0x40
  VidCfg.VerticalActive = 480;
 80009c2:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80009c6:	647b      	str	r3, [r7, #68]	@ 0x44
  VidCfg.LPCommandEnable = DSI_LP_COMMAND_DISABLE;
 80009c8:	2300      	movs	r3, #0
 80009ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  VidCfg.LPLargestPacketSize = 0;
 80009cc:	2300      	movs	r3, #0
 80009ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  VidCfg.LPVACTLargestPacketSize = 0;
 80009d0:	2300      	movs	r3, #0
 80009d2:	653b      	str	r3, [r7, #80]	@ 0x50
  VidCfg.LPHorizontalFrontPorchEnable = DSI_LP_HFP_DISABLE;
 80009d4:	2300      	movs	r3, #0
 80009d6:	657b      	str	r3, [r7, #84]	@ 0x54
  VidCfg.LPHorizontalBackPorchEnable = DSI_LP_HBP_DISABLE;
 80009d8:	2300      	movs	r3, #0
 80009da:	65bb      	str	r3, [r7, #88]	@ 0x58
  VidCfg.LPVerticalActiveEnable = DSI_LP_VACT_DISABLE;
 80009dc:	2300      	movs	r3, #0
 80009de:	65fb      	str	r3, [r7, #92]	@ 0x5c
  VidCfg.LPVerticalFrontPorchEnable = DSI_LP_VFP_DISABLE;
 80009e0:	2300      	movs	r3, #0
 80009e2:	663b      	str	r3, [r7, #96]	@ 0x60
  VidCfg.LPVerticalBackPorchEnable = DSI_LP_VBP_DISABLE;
 80009e4:	2300      	movs	r3, #0
 80009e6:	667b      	str	r3, [r7, #100]	@ 0x64
  VidCfg.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_DISABLE;
 80009e8:	2300      	movs	r3, #0
 80009ea:	66bb      	str	r3, [r7, #104]	@ 0x68
  VidCfg.FrameBTAAcknowledgeEnable = DSI_FBTAA_DISABLE;
 80009ec:	2300      	movs	r3, #0
 80009ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_DSI_ConfigVideoMode(&hdsi, &VidCfg) != HAL_OK)
 80009f0:	1d3b      	adds	r3, r7, #4
 80009f2:	4619      	mov	r1, r3
 80009f4:	480a      	ldr	r0, [pc, #40]	@ (8000a20 <MX_DSIHOST_DSI_Init+0x1d8>)
 80009f6:	f001 fcbd 	bl	8002374 <HAL_DSI_ConfigVideoMode>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <MX_DSIHOST_DSI_Init+0x1bc>
  {
    Error_Handler();
 8000a00:	f000 fe2a 	bl	8001658 <Error_Handler>
  }
  if (HAL_DSI_SetGenericVCID(&hdsi, 0) != HAL_OK)
 8000a04:	2100      	movs	r1, #0
 8000a06:	4806      	ldr	r0, [pc, #24]	@ (8000a20 <MX_DSIHOST_DSI_Init+0x1d8>)
 8000a08:	f001 fc8c 	bl	8002324 <HAL_DSI_SetGenericVCID>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_DSIHOST_DSI_Init+0x1ce>
  {
    Error_Handler();
 8000a12:	f000 fe21 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN DSIHOST_Init 2 */

  /* USER CODE END DSIHOST_Init 2 */

}
 8000a16:	bf00      	nop
 8000a18:	37b8      	adds	r7, #184	@ 0xb8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	2400007c 	.word	0x2400007c

08000a24 <HAL_DSI_MspInit>:

void HAL_DSI_MspInit(DSI_HandleTypeDef* dsiHandle)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b0b6      	sub	sp, #216	@ 0xd8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a2c:	f107 0310 	add.w	r3, r7, #16
 8000a30:	22c8      	movs	r2, #200	@ 0xc8
 8000a32:	2100      	movs	r1, #0
 8000a34:	4618      	mov	r0, r3
 8000a36:	f007 fb85 	bl	8008144 <memset>
  if(dsiHandle->Instance==DSI)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000a42:	d120      	bne.n	8000a86 <HAL_DSI_MspInit+0x62>

  /* USER CODE END DSI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_DSI;
 8000a44:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000a48:	f04f 0300 	mov.w	r3, #0
 8000a4c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.DsiClockSelection = RCC_DSICLKSOURCE_PHY;
 8000a50:	2300      	movs	r3, #0
 8000a52:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a54:	f107 0310 	add.w	r3, r7, #16
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f003 fdcf 	bl	80045fc <HAL_RCCEx_PeriphCLKConfig>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <HAL_DSI_MspInit+0x44>
    {
      Error_Handler();
 8000a64:	f000 fdf8 	bl	8001658 <Error_Handler>
    }

    /* DSI clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 8000a68:	4b09      	ldr	r3, [pc, #36]	@ (8000a90 <HAL_DSI_MspInit+0x6c>)
 8000a6a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000a6e:	4a08      	ldr	r2, [pc, #32]	@ (8000a90 <HAL_DSI_MspInit+0x6c>)
 8000a70:	f043 0310 	orr.w	r3, r3, #16
 8000a74:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8000a78:	4b05      	ldr	r3, [pc, #20]	@ (8000a90 <HAL_DSI_MspInit+0x6c>)
 8000a7a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000a7e:	f003 0310 	and.w	r3, r3, #16
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DSI_MspInit 1 */

  /* USER CODE END DSI_MspInit 1 */
  }
}
 8000a86:	bf00      	nop
 8000a88:	37d8      	adds	r7, #216	@ 0xd8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	58024400 	.word	0x58024400

08000a94 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b088      	sub	sp, #32
 8000a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000a9a:	1d3b      	adds	r3, r7, #4
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
 8000aa6:	611a      	str	r2, [r3, #16]
 8000aa8:	615a      	str	r2, [r3, #20]
 8000aaa:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000aac:	4b4a      	ldr	r3, [pc, #296]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000aae:	4a4b      	ldr	r2, [pc, #300]	@ (8000bdc <MX_FMC_Init+0x148>)
 8000ab0:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8000ab2:	4b49      	ldr	r3, [pc, #292]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000ab8:	4b47      	ldr	r3, [pc, #284]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8000abe:	4b46      	ldr	r3, [pc, #280]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000ac0:	2208      	movs	r2, #8
 8000ac2:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000ac4:	4b44      	ldr	r3, [pc, #272]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000ac6:	2210      	movs	r2, #16
 8000ac8:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000aca:	4b43      	ldr	r3, [pc, #268]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000acc:	2240      	movs	r2, #64	@ 0x40
 8000ace:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 8000ad0:	4b41      	ldr	r3, [pc, #260]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000ad2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ad6:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000ad8:	4b3f      	ldr	r3, [pc, #252]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000ade:	4b3e      	ldr	r3, [pc, #248]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000ae0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ae4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8000ae6:	4b3c      	ldr	r3, [pc, #240]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000ae8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000aec:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8000aee:	4b3a      	ldr	r3, [pc, #232]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000af4:	2302      	movs	r3, #2
 8000af6:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000af8:	2307      	movs	r3, #7
 8000afa:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000afc:	2304      	movs	r3, #4
 8000afe:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000b00:	2307      	movs	r3, #7
 8000b02:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000b04:	2303      	movs	r3, #3
 8000b06:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000b10:	1d3b      	adds	r3, r7, #4
 8000b12:	4619      	mov	r1, r3
 8000b14:	4830      	ldr	r0, [pc, #192]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000b16:	f005 fbdd 	bl	80062d4 <HAL_SDRAM_Init>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000b20:	f000 fd9a 	bl	8001658 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */
  __IO uint32_t tmpmrd = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	603b      	str	r3, [r7, #0]

    /* Step 1: Configure a clock configuration enable command */
    Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8000b28:	4b2d      	ldr	r3, [pc, #180]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	601a      	str	r2, [r3, #0]
    Command.CommandTarget          =  FMC_SDRAM_CMD_TARGET_BANK1;
 8000b2e:	4b2c      	ldr	r3, [pc, #176]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b30:	2210      	movs	r2, #16
 8000b32:	605a      	str	r2, [r3, #4]
    Command.AutoRefreshNumber      = 1;
 8000b34:	4b2a      	ldr	r3, [pc, #168]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b36:	2201      	movs	r2, #1
 8000b38:	609a      	str	r2, [r3, #8]
    Command.ModeRegisterDefinition = 0;
 8000b3a:	4b29      	ldr	r3, [pc, #164]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	60da      	str	r2, [r3, #12]

    /* Send the command */
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8000b40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b44:	4926      	ldr	r1, [pc, #152]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b46:	4824      	ldr	r0, [pc, #144]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000b48:	f005 fc00 	bl	800634c <HAL_SDRAM_SendCommand>

    /* Step 2: Insert 100 us minimum delay */
    /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
    HAL_Delay(1);
 8000b4c:	2001      	movs	r0, #1
 8000b4e:	f001 f899 	bl	8001c84 <HAL_Delay>

    /* Step 3: Configure a PALL (precharge all) command */
    Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8000b52:	4b23      	ldr	r3, [pc, #140]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b54:	2202      	movs	r2, #2
 8000b56:	601a      	str	r2, [r3, #0]
    Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8000b58:	4b21      	ldr	r3, [pc, #132]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b5a:	2210      	movs	r2, #16
 8000b5c:	605a      	str	r2, [r3, #4]
    Command.AutoRefreshNumber      = 1;
 8000b5e:	4b20      	ldr	r3, [pc, #128]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b60:	2201      	movs	r2, #1
 8000b62:	609a      	str	r2, [r3, #8]
    Command.ModeRegisterDefinition = 0;
 8000b64:	4b1e      	ldr	r3, [pc, #120]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	60da      	str	r2, [r3, #12]

    /* Send the command */
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8000b6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b6e:	491c      	ldr	r1, [pc, #112]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b70:	4819      	ldr	r0, [pc, #100]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000b72:	f005 fbeb 	bl	800634c <HAL_SDRAM_SendCommand>

    /* Step 4: Configure an Auto Refresh command */
    Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8000b76:	4b1a      	ldr	r3, [pc, #104]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b78:	2203      	movs	r2, #3
 8000b7a:	601a      	str	r2, [r3, #0]
    Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8000b7c:	4b18      	ldr	r3, [pc, #96]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b7e:	2210      	movs	r2, #16
 8000b80:	605a      	str	r2, [r3, #4]
    Command.AutoRefreshNumber      = 8;
 8000b82:	4b17      	ldr	r3, [pc, #92]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b84:	2208      	movs	r2, #8
 8000b86:	609a      	str	r2, [r3, #8]
    Command.ModeRegisterDefinition = 0;
 8000b88:	4b15      	ldr	r3, [pc, #84]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	60da      	str	r2, [r3, #12]

    /* Send the command */
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8000b8e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b92:	4913      	ldr	r1, [pc, #76]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000b94:	4810      	ldr	r0, [pc, #64]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000b96:	f005 fbd9 	bl	800634c <HAL_SDRAM_SendCommand>

    /* Step 5: Program the external memory mode register */
    tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1 | \
 8000b9a:	f44f 730c 	mov.w	r3, #560	@ 0x230
 8000b9e:	603b      	str	r3, [r7, #0]
             SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL    | \
             SDRAM_MODEREG_CAS_LATENCY_3            | \
             SDRAM_MODEREG_OPERATING_MODE_STANDARD  | \
             SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

    Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8000ba0:	4b0f      	ldr	r3, [pc, #60]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000ba2:	2204      	movs	r2, #4
 8000ba4:	601a      	str	r2, [r3, #0]
    Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8000ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000ba8:	2210      	movs	r2, #16
 8000baa:	605a      	str	r2, [r3, #4]
    Command.AutoRefreshNumber      = 1;
 8000bac:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	609a      	str	r2, [r3, #8]
    Command.ModeRegisterDefinition = tmpmrd;
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	4a0a      	ldr	r2, [pc, #40]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000bb6:	60d3      	str	r3, [r2, #12]

    /* Send the command */
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8000bb8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bbc:	4908      	ldr	r1, [pc, #32]	@ (8000be0 <MX_FMC_Init+0x14c>)
 8000bbe:	4806      	ldr	r0, [pc, #24]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000bc0:	f005 fbc4 	bl	800634c <HAL_SDRAM_SendCommand>

    /* Step 6: Set the refresh rate counter */
    /* Set the device refresh rate */
    HAL_SDRAM_ProgramRefreshRate(&hsdram1, REFRESH_COUNT);
 8000bc4:	f240 712b 	movw	r1, #1835	@ 0x72b
 8000bc8:	4803      	ldr	r0, [pc, #12]	@ (8000bd8 <MX_FMC_Init+0x144>)
 8000bca:	f005 fbf4 	bl	80063b6 <HAL_SDRAM_ProgramRefreshRate>

    //Deactivate speculative/cache access to first FMC Bank to save FMC bandwidth
 //   FMC_Bank1->BTCR[0] = 0x000030D2;

  /* USER CODE END FMC_Init 2 */
}
 8000bce:	bf00      	nop
 8000bd0:	3720      	adds	r7, #32
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	240000a8 	.word	0x240000a8
 8000bdc:	52004140 	.word	0x52004140
 8000be0:	24000098 	.word	0x24000098

08000be4 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b0ba      	sub	sp, #232	@ 0xe8
 8000be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bea:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	605a      	str	r2, [r3, #4]
 8000bf4:	609a      	str	r2, [r3, #8]
 8000bf6:	60da      	str	r2, [r3, #12]
 8000bf8:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000bfa:	4b5b      	ldr	r3, [pc, #364]	@ (8000d68 <HAL_FMC_MspInit+0x184>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	f040 80ae 	bne.w	8000d60 <HAL_FMC_MspInit+0x17c>
    return;
  }
  FMC_Initialized = 1;
 8000c04:	4b58      	ldr	r3, [pc, #352]	@ (8000d68 <HAL_FMC_MspInit+0x184>)
 8000c06:	2201      	movs	r2, #1
 8000c08:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c0a:	f107 0308 	add.w	r3, r7, #8
 8000c0e:	22c8      	movs	r2, #200	@ 0xc8
 8000c10:	2100      	movs	r1, #0
 8000c12:	4618      	mov	r0, r3
 8000c14:	f007 fa96 	bl	8008144 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8000c18:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000c1c:	f04f 0300 	mov.w	r3, #0
 8000c20:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 8000c24:	2300      	movs	r3, #0
 8000c26:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c28:	f107 0308 	add.w	r3, r7, #8
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f003 fce5 	bl	80045fc <HAL_RCCEx_PeriphCLKConfig>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d001      	beq.n	8000c3c <HAL_FMC_MspInit+0x58>
    {
      Error_Handler();
 8000c38:	f000 fd0e 	bl	8001658 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000c3c:	4b4b      	ldr	r3, [pc, #300]	@ (8000d6c <HAL_FMC_MspInit+0x188>)
 8000c3e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000c42:	4a4a      	ldr	r2, [pc, #296]	@ (8000d6c <HAL_FMC_MspInit+0x188>)
 8000c44:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c48:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000c4c:	4b47      	ldr	r3, [pc, #284]	@ (8000d6c <HAL_FMC_MspInit+0x188>)
 8000c4e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000c52:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c56:	607b      	str	r3, [r7, #4]
 8000c58:	687b      	ldr	r3, [r7, #4]
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000c5a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8000c5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c62:	2302      	movs	r3, #2
 8000c64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000c74:	230c      	movs	r3, #12
 8000c76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c7a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c7e:	4619      	mov	r1, r3
 8000c80:	483b      	ldr	r0, [pc, #236]	@ (8000d70 <HAL_FMC_MspInit+0x18c>)
 8000c82:	f001 feff 	bl	8002a84 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c86:	2301      	movs	r3, #1
 8000c88:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8c:	2302      	movs	r3, #2
 8000c8e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c98:	2303      	movs	r3, #3
 8000c9a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000c9e:	230c      	movs	r3, #12
 8000ca0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ca4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ca8:	4619      	mov	r1, r3
 8000caa:	4832      	ldr	r0, [pc, #200]	@ (8000d74 <HAL_FMC_MspInit+0x190>)
 8000cac:	f001 feea 	bl	8002a84 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000cb0:	230c      	movs	r3, #12
 8000cb2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000cc8:	230c      	movs	r3, #12
 8000cca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000cce:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4828      	ldr	r0, [pc, #160]	@ (8000d78 <HAL_FMC_MspInit+0x194>)
 8000cd6:	f001 fed5 	bl	8002a84 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8000cda:	f248 1337 	movw	r3, #33079	@ 0x8137
 8000cde:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cee:	2303      	movs	r3, #3
 8000cf0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000cf4:	230c      	movs	r3, #12
 8000cf6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cfa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cfe:	4619      	mov	r1, r3
 8000d00:	481e      	ldr	r0, [pc, #120]	@ (8000d7c <HAL_FMC_MspInit+0x198>)
 8000d02:	f001 febf 	bl	8002a84 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000d06:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8000d0a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d14:	2300      	movs	r3, #0
 8000d16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d20:	230c      	movs	r3, #12
 8000d22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d26:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4814      	ldr	r0, [pc, #80]	@ (8000d80 <HAL_FMC_MspInit+0x19c>)
 8000d2e:	f001 fea9 	bl	8002a84 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000d32:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8000d36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d46:	2303      	movs	r3, #3
 8000d48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d4c:	230c      	movs	r3, #12
 8000d4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d52:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d56:	4619      	mov	r1, r3
 8000d58:	480a      	ldr	r0, [pc, #40]	@ (8000d84 <HAL_FMC_MspInit+0x1a0>)
 8000d5a:	f001 fe93 	bl	8002a84 <HAL_GPIO_Init>
 8000d5e:	e000      	b.n	8000d62 <HAL_FMC_MspInit+0x17e>
    return;
 8000d60:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8000d62:	37e8      	adds	r7, #232	@ 0xe8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	240000dc 	.word	0x240000dc
 8000d6c:	58024400 	.word	0x58024400
 8000d70:	58021400 	.word	0x58021400
 8000d74:	58020800 	.word	0x58020800
 8000d78:	58021c00 	.word	0x58021c00
 8000d7c:	58021800 	.word	0x58021800
 8000d80:	58021000 	.word	0x58021000
 8000d84:	58020c00 	.word	0x58020c00

08000d88 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8000d90:	f7ff ff28 	bl	8000be4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8000d94:	bf00      	nop
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}

08000d9c <MX_GPIO_Init>:
/** Configure pins
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b08e      	sub	sp, #56	@ 0x38
 8000da0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000da6:	2200      	movs	r2, #0
 8000da8:	601a      	str	r2, [r3, #0]
 8000daa:	605a      	str	r2, [r3, #4]
 8000dac:	609a      	str	r2, [r3, #8]
 8000dae:	60da      	str	r2, [r3, #12]
 8000db0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000db2:	4b63      	ldr	r3, [pc, #396]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000db4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000db8:	4a61      	ldr	r2, [pc, #388]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000dba:	f043 0320 	orr.w	r3, r3, #32
 8000dbe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dc2:	4b5f      	ldr	r3, [pc, #380]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000dc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc8:	f003 0320 	and.w	r3, r3, #32
 8000dcc:	623b      	str	r3, [r7, #32]
 8000dce:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dd0:	4b5b      	ldr	r3, [pc, #364]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000dd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd6:	4a5a      	ldr	r2, [pc, #360]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000dd8:	f043 0304 	orr.w	r3, r3, #4
 8000ddc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000de0:	4b57      	ldr	r3, [pc, #348]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000de2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de6:	f003 0304 	and.w	r3, r3, #4
 8000dea:	61fb      	str	r3, [r7, #28]
 8000dec:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dee:	4b54      	ldr	r3, [pc, #336]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000df0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df4:	4a52      	ldr	r2, [pc, #328]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000df6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dfa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dfe:	4b50      	ldr	r3, [pc, #320]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e08:	61bb      	str	r3, [r7, #24]
 8000e0a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e0c:	4b4c      	ldr	r3, [pc, #304]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e12:	4a4b      	ldr	r2, [pc, #300]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e1c:	4b48      	ldr	r3, [pc, #288]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e26:	617b      	str	r3, [r7, #20]
 8000e28:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e2a:	4b45      	ldr	r3, [pc, #276]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e30:	4a43      	ldr	r2, [pc, #268]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e32:	f043 0310 	orr.w	r3, r3, #16
 8000e36:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e3a:	4b41      	ldr	r3, [pc, #260]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e40:	f003 0310 	and.w	r3, r3, #16
 8000e44:	613b      	str	r3, [r7, #16]
 8000e46:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e48:	4b3d      	ldr	r3, [pc, #244]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e4e:	4a3c      	ldr	r2, [pc, #240]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e50:	f043 0302 	orr.w	r3, r3, #2
 8000e54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e58:	4b39      	ldr	r3, [pc, #228]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e5e:	f003 0302 	and.w	r3, r3, #2
 8000e62:	60fb      	str	r3, [r7, #12]
 8000e64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e66:	4b36      	ldr	r3, [pc, #216]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e6c:	4a34      	ldr	r2, [pc, #208]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e6e:	f043 0308 	orr.w	r3, r3, #8
 8000e72:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e76:	4b32      	ldr	r3, [pc, #200]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e7c:	f003 0308 	and.w	r3, r3, #8
 8000e80:	60bb      	str	r3, [r7, #8]
 8000e82:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e84:	4b2e      	ldr	r3, [pc, #184]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e8a:	4a2d      	ldr	r2, [pc, #180]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e8c:	f043 0301 	orr.w	r3, r3, #1
 8000e90:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e94:	4b2a      	ldr	r3, [pc, #168]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000e96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e9a:	f003 0301 	and.w	r3, r3, #1
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000ea2:	4b27      	ldr	r3, [pc, #156]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000ea4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ea8:	4a25      	ldr	r2, [pc, #148]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000eaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000eae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eb2:	4b23      	ldr	r3, [pc, #140]	@ (8000f40 <MX_GPIO_Init+0x1a4>)
 8000eb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ebc:	603b      	str	r3, [r7, #0]
 8000ebe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_RCK_Pin|LED_3_Pin|LED_4_Pin, GPIO_PIN_RESET);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f44f 5198 	mov.w	r1, #4864	@ 0x1300
 8000ec6:	481f      	ldr	r0, [pc, #124]	@ (8000f44 <MX_GPIO_Init+0x1a8>)
 8000ec8:	f001 ff8c 	bl	8002de4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	2108      	movs	r1, #8
 8000ed0:	481d      	ldr	r0, [pc, #116]	@ (8000f48 <MX_GPIO_Init+0x1ac>)
 8000ed2:	f001 ff87 	bl	8002de4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_RES_GPIO_Port, SPI2_RES_Pin, GPIO_PIN_RESET);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	2110      	movs	r1, #16
 8000eda:	481c      	ldr	r0, [pc, #112]	@ (8000f4c <MX_GPIO_Init+0x1b0>)
 8000edc:	f001 ff82 	bl	8002de4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI2_RCK_Pin LED_3_Pin LED_4_Pin */
  GPIO_InitStruct.Pin = SPI2_RCK_Pin|LED_3_Pin|LED_4_Pin;
 8000ee0:	f44f 5398 	mov.w	r3, #4864	@ 0x1300
 8000ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ef2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4812      	ldr	r0, [pc, #72]	@ (8000f44 <MX_GPIO_Init+0x1a8>)
 8000efa:	f001 fdc3 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_1_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin;
 8000efe:	2308      	movs	r3, #8
 8000f00:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f02:	2301      	movs	r3, #1
 8000f04:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8000f0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f12:	4619      	mov	r1, r3
 8000f14:	480c      	ldr	r0, [pc, #48]	@ (8000f48 <MX_GPIO_Init+0x1ac>)
 8000f16:	f001 fdb5 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_RES_Pin */
  GPIO_InitStruct.Pin = SPI2_RES_Pin;
 8000f1a:	2310      	movs	r3, #16
 8000f1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f26:	2300      	movs	r3, #0
 8000f28:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SPI2_RES_GPIO_Port, &GPIO_InitStruct);
 8000f2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4806      	ldr	r0, [pc, #24]	@ (8000f4c <MX_GPIO_Init+0x1b0>)
 8000f32:	f001 fda7 	bl	8002a84 <HAL_GPIO_Init>

}
 8000f36:	bf00      	nop
 8000f38:	3738      	adds	r7, #56	@ 0x38
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	58024400 	.word	0x58024400
 8000f44:	58020400 	.word	0x58020400
 8000f48:	58021800 	.word	0x58021800
 8000f4c:	58022000 	.word	0x58022000

08000f50 <MX_I2C4_Init>:

I2C_HandleTypeDef hi2c4;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000f54:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc4 <MX_I2C4_Init+0x74>)
 8000f56:	4a1c      	ldr	r2, [pc, #112]	@ (8000fc8 <MX_I2C4_Init+0x78>)
 8000f58:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x307075B1;
 8000f5a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fc4 <MX_I2C4_Init+0x74>)
 8000f5c:	4a1b      	ldr	r2, [pc, #108]	@ (8000fcc <MX_I2C4_Init+0x7c>)
 8000f5e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000f60:	4b18      	ldr	r3, [pc, #96]	@ (8000fc4 <MX_I2C4_Init+0x74>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f66:	4b17      	ldr	r3, [pc, #92]	@ (8000fc4 <MX_I2C4_Init+0x74>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f6c:	4b15      	ldr	r3, [pc, #84]	@ (8000fc4 <MX_I2C4_Init+0x74>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000f72:	4b14      	ldr	r3, [pc, #80]	@ (8000fc4 <MX_I2C4_Init+0x74>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f78:	4b12      	ldr	r3, [pc, #72]	@ (8000fc4 <MX_I2C4_Init+0x74>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f7e:	4b11      	ldr	r3, [pc, #68]	@ (8000fc4 <MX_I2C4_Init+0x74>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f84:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc4 <MX_I2C4_Init+0x74>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8000f8a:	480e      	ldr	r0, [pc, #56]	@ (8000fc4 <MX_I2C4_Init+0x74>)
 8000f8c:	f001 ff72 	bl	8002e74 <HAL_I2C_Init>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8000f96:	f000 fb5f 	bl	8001658 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4809      	ldr	r0, [pc, #36]	@ (8000fc4 <MX_I2C4_Init+0x74>)
 8000f9e:	f002 f805 	bl	8002fac <HAL_I2CEx_ConfigAnalogFilter>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000fa8:	f000 fb56 	bl	8001658 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000fac:	2100      	movs	r1, #0
 8000fae:	4805      	ldr	r0, [pc, #20]	@ (8000fc4 <MX_I2C4_Init+0x74>)
 8000fb0:	f002 f847 	bl	8003042 <HAL_I2CEx_ConfigDigitalFilter>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000fba:	f000 fb4d 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	240000e0 	.word	0x240000e0
 8000fc8:	58001c00 	.word	0x58001c00
 8000fcc:	307075b1 	.word	0x307075b1

08000fd0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b0bc      	sub	sp, #240	@ 0xf0
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fe8:	f107 0310 	add.w	r3, r7, #16
 8000fec:	22c8      	movs	r2, #200	@ 0xc8
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f007 f8a7 	bl	8008144 <memset>
  if(i2cHandle->Instance==I2C4)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a27      	ldr	r2, [pc, #156]	@ (8001098 <HAL_I2C_MspInit+0xc8>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d146      	bne.n	800108e <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001000:	f04f 0210 	mov.w	r2, #16
 8001004:	f04f 0300 	mov.w	r3, #0
 8001008:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 800100c:	2300      	movs	r3, #0
 800100e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001012:	f107 0310 	add.w	r3, r7, #16
 8001016:	4618      	mov	r0, r3
 8001018:	f003 faf0 	bl	80045fc <HAL_RCCEx_PeriphCLKConfig>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8001022:	f000 fb19 	bl	8001658 <Error_Handler>
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001026:	4b1d      	ldr	r3, [pc, #116]	@ (800109c <HAL_I2C_MspInit+0xcc>)
 8001028:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800102c:	4a1b      	ldr	r2, [pc, #108]	@ (800109c <HAL_I2C_MspInit+0xcc>)
 800102e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001032:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001036:	4b19      	ldr	r3, [pc, #100]	@ (800109c <HAL_I2C_MspInit+0xcc>)
 8001038:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800103c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PH11     ------> I2C4_SCL
    PH12     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001044:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001048:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800104c:	2312      	movs	r3, #18
 800104e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001058:	2300      	movs	r3, #0
 800105a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 800105e:	2304      	movs	r3, #4
 8001060:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001064:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001068:	4619      	mov	r1, r3
 800106a:	480d      	ldr	r0, [pc, #52]	@ (80010a0 <HAL_I2C_MspInit+0xd0>)
 800106c:	f001 fd0a 	bl	8002a84 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001070:	4b0a      	ldr	r3, [pc, #40]	@ (800109c <HAL_I2C_MspInit+0xcc>)
 8001072:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001076:	4a09      	ldr	r2, [pc, #36]	@ (800109c <HAL_I2C_MspInit+0xcc>)
 8001078:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800107c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001080:	4b06      	ldr	r3, [pc, #24]	@ (800109c <HAL_I2C_MspInit+0xcc>)
 8001082:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001086:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800108a:	60bb      	str	r3, [r7, #8]
 800108c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 800108e:	bf00      	nop
 8001090:	37f0      	adds	r7, #240	@ 0xf0
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	58001c00 	.word	0x58001c00
 800109c:	58024400 	.word	0x58024400
 80010a0:	58021c00 	.word	0x58021c00

080010a4 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b09a      	sub	sp, #104	@ 0x68
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80010aa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80010ae:	2234      	movs	r2, #52	@ 0x34
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f007 f846 	bl	8008144 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80010b8:	463b      	mov	r3, r7
 80010ba:	2234      	movs	r2, #52	@ 0x34
 80010bc:	2100      	movs	r1, #0
 80010be:	4618      	mov	r0, r3
 80010c0:	f007 f840 	bl	8008144 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80010c4:	4b4f      	ldr	r3, [pc, #316]	@ (8001204 <MX_LTDC_Init+0x160>)
 80010c6:	4a50      	ldr	r2, [pc, #320]	@ (8001208 <MX_LTDC_Init+0x164>)
 80010c8:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AH;
 80010ca:	4b4e      	ldr	r3, [pc, #312]	@ (8001204 <MX_LTDC_Init+0x160>)
 80010cc:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80010d0:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AH;
 80010d2:	4b4c      	ldr	r3, [pc, #304]	@ (8001204 <MX_LTDC_Init+0x160>)
 80010d4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010d8:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80010da:	4b4a      	ldr	r3, [pc, #296]	@ (8001204 <MX_LTDC_Init+0x160>)
 80010dc:	2200      	movs	r2, #0
 80010de:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80010e0:	4b48      	ldr	r3, [pc, #288]	@ (8001204 <MX_LTDC_Init+0x160>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 0;
 80010e6:	4b47      	ldr	r3, [pc, #284]	@ (8001204 <MX_LTDC_Init+0x160>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 0;
 80010ec:	4b45      	ldr	r3, [pc, #276]	@ (8001204 <MX_LTDC_Init+0x160>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 46;
 80010f2:	4b44      	ldr	r3, [pc, #272]	@ (8001204 <MX_LTDC_Init+0x160>)
 80010f4:	222e      	movs	r2, #46	@ 0x2e
 80010f6:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 23;
 80010f8:	4b42      	ldr	r3, [pc, #264]	@ (8001204 <MX_LTDC_Init+0x160>)
 80010fa:	2217      	movs	r2, #23
 80010fc:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 846;
 80010fe:	4b41      	ldr	r3, [pc, #260]	@ (8001204 <MX_LTDC_Init+0x160>)
 8001100:	f240 324e 	movw	r2, #846	@ 0x34e
 8001104:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 503;
 8001106:	4b3f      	ldr	r3, [pc, #252]	@ (8001204 <MX_LTDC_Init+0x160>)
 8001108:	f240 12f7 	movw	r2, #503	@ 0x1f7
 800110c:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 1056;
 800110e:	4b3d      	ldr	r3, [pc, #244]	@ (8001204 <MX_LTDC_Init+0x160>)
 8001110:	f44f 6284 	mov.w	r2, #1056	@ 0x420
 8001114:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 525;
 8001116:	4b3b      	ldr	r3, [pc, #236]	@ (8001204 <MX_LTDC_Init+0x160>)
 8001118:	f240 220d 	movw	r2, #525	@ 0x20d
 800111c:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800111e:	4b39      	ldr	r3, [pc, #228]	@ (8001204 <MX_LTDC_Init+0x160>)
 8001120:	2200      	movs	r2, #0
 8001122:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001126:	4b37      	ldr	r3, [pc, #220]	@ (8001204 <MX_LTDC_Init+0x160>)
 8001128:	2200      	movs	r2, #0
 800112a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 800112e:	4b35      	ldr	r3, [pc, #212]	@ (8001204 <MX_LTDC_Init+0x160>)
 8001130:	2200      	movs	r2, #0
 8001132:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001136:	4833      	ldr	r0, [pc, #204]	@ (8001204 <MX_LTDC_Init+0x160>)
 8001138:	f001 ffcf 	bl	80030da <HAL_LTDC_Init>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_LTDC_Init+0xa2>
  {
    Error_Handler();
 8001142:	f000 fa89 	bl	8001658 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 800114a:	2300      	movs	r3, #0
 800114c:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 800114e:	2300      	movs	r3, #0
 8001150:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 8001152:	2300      	movs	r3, #0
 8001154:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001156:	2300      	movs	r3, #0
 8001158:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 800115a:	2300      	movs	r3, #0
 800115c:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 800115e:	2300      	movs	r3, #0
 8001160:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001162:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001166:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001168:	2305      	movs	r3, #5
 800116a:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 8001170:	2300      	movs	r3, #0
 8001172:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 8001174:	2300      	movs	r3, #0
 8001176:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8001178:	2300      	movs	r3, #0
 800117a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8001184:	2300      	movs	r3, #0
 8001186:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800118a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800118e:	2200      	movs	r2, #0
 8001190:	4619      	mov	r1, r3
 8001192:	481c      	ldr	r0, [pc, #112]	@ (8001204 <MX_LTDC_Init+0x160>)
 8001194:	f002 f83e 	bl	8003214 <HAL_LTDC_ConfigLayer>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_LTDC_Init+0xfe>
  {
    Error_Handler();
 800119e:	f000 fa5b 	bl	8001658 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80011aa:	2300      	movs	r3, #0
 80011ac:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80011b2:	2300      	movs	r3, #0
 80011b4:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80011b6:	2300      	movs	r3, #0
 80011b8:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80011be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011c2:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80011c4:	2305      	movs	r3, #5
 80011c6:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 80011cc:	2300      	movs	r3, #0
 80011ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 80011da:	2300      	movs	r3, #0
 80011dc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 80011e6:	463b      	mov	r3, r7
 80011e8:	2201      	movs	r2, #1
 80011ea:	4619      	mov	r1, r3
 80011ec:	4805      	ldr	r0, [pc, #20]	@ (8001204 <MX_LTDC_Init+0x160>)
 80011ee:	f002 f811 	bl	8003214 <HAL_LTDC_ConfigLayer>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_LTDC_Init+0x158>
  {
    Error_Handler();
 80011f8:	f000 fa2e 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80011fc:	bf00      	nop
 80011fe:	3768      	adds	r7, #104	@ 0x68
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	24000134 	.word	0x24000134
 8001208:	50001000 	.word	0x50001000

0800120c <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b0b6      	sub	sp, #216	@ 0xd8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001214:	f107 0310 	add.w	r3, r7, #16
 8001218:	22c8      	movs	r2, #200	@ 0xc8
 800121a:	2100      	movs	r1, #0
 800121c:	4618      	mov	r0, r3
 800121e:	f006 ff91 	bl	8008144 <memset>
  if(ltdcHandle->Instance==LTDC)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a1b      	ldr	r2, [pc, #108]	@ (8001294 <HAL_LTDC_MspInit+0x88>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d12f      	bne.n	800128c <HAL_LTDC_MspInit+0x80>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800122c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001230:	f04f 0300 	mov.w	r3, #0
 8001234:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 2;
 8001238:	2302      	movs	r3, #2
 800123a:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL3.PLL3N = 140;
 800123c:	238c      	movs	r3, #140	@ 0x8c
 800123e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8001240:	2302      	movs	r3, #2
 8001242:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8001244:	2302      	movs	r3, #2
 8001246:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLL3.PLL3R = 21;
 8001248:	2315      	movs	r3, #21
 800124a:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 800124c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001250:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8001252:	2300      	movs	r3, #0
 8001254:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800125a:	f107 0310 	add.w	r3, r7, #16
 800125e:	4618      	mov	r0, r3
 8001260:	f003 f9cc 	bl	80045fc <HAL_RCCEx_PeriphCLKConfig>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <HAL_LTDC_MspInit+0x62>
    {
      Error_Handler();
 800126a:	f000 f9f5 	bl	8001658 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800126e:	4b0a      	ldr	r3, [pc, #40]	@ (8001298 <HAL_LTDC_MspInit+0x8c>)
 8001270:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001274:	4a08      	ldr	r2, [pc, #32]	@ (8001298 <HAL_LTDC_MspInit+0x8c>)
 8001276:	f043 0308 	orr.w	r3, r3, #8
 800127a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800127e:	4b06      	ldr	r3, [pc, #24]	@ (8001298 <HAL_LTDC_MspInit+0x8c>)
 8001280:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001284:	f003 0308 	and.w	r3, r3, #8
 8001288:	60fb      	str	r3, [r7, #12]
 800128a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 800128c:	bf00      	nop
 800128e:	37d8      	adds	r7, #216	@ 0xd8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	50001000 	.word	0x50001000
 8001298:	58024400 	.word	0x58024400

0800129c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b088      	sub	sp, #32
 80012a0:	af02      	add	r7, sp, #8
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80012a2:	4b8f      	ldr	r3, [pc, #572]	@ (80014e0 <main+0x244>)
 80012a4:	695b      	ldr	r3, [r3, #20]
 80012a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d11b      	bne.n	80012e6 <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80012ae:	f3bf 8f4f 	dsb	sy
}
 80012b2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012b4:	f3bf 8f6f 	isb	sy
}
 80012b8:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80012ba:	4b89      	ldr	r3, [pc, #548]	@ (80014e0 <main+0x244>)
 80012bc:	2200      	movs	r2, #0
 80012be:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80012c2:	f3bf 8f4f 	dsb	sy
}
 80012c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012c8:	f3bf 8f6f 	isb	sy
}
 80012cc:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80012ce:	4b84      	ldr	r3, [pc, #528]	@ (80014e0 <main+0x244>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	4a83      	ldr	r2, [pc, #524]	@ (80014e0 <main+0x244>)
 80012d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012d8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80012da:	f3bf 8f4f 	dsb	sy
}
 80012de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012e0:	f3bf 8f6f 	isb	sy
}
 80012e4:	e000      	b.n	80012e8 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80012e6:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80012e8:	4b7d      	ldr	r3, [pc, #500]	@ (80014e0 <main+0x244>)
 80012ea:	695b      	ldr	r3, [r3, #20]
 80012ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d138      	bne.n	8001366 <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80012f4:	4b7a      	ldr	r3, [pc, #488]	@ (80014e0 <main+0x244>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80012fc:	f3bf 8f4f 	dsb	sy
}
 8001300:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001302:	4b77      	ldr	r3, [pc, #476]	@ (80014e0 <main+0x244>)
 8001304:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001308:	613b      	str	r3, [r7, #16]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	0b5b      	lsrs	r3, r3, #13
 800130e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001312:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	08db      	lsrs	r3, r3, #3
 8001318:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800131c:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	015a      	lsls	r2, r3, #5
 8001322:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001326:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001328:	68ba      	ldr	r2, [r7, #8]
 800132a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800132c:	496c      	ldr	r1, [pc, #432]	@ (80014e0 <main+0x244>)
 800132e:	4313      	orrs	r3, r2
 8001330:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	1e5a      	subs	r2, r3, #1
 8001338:	60ba      	str	r2, [r7, #8]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1ef      	bne.n	800131e <main+0x82>
    } while(sets-- != 0U);
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	1e5a      	subs	r2, r3, #1
 8001342:	60fa      	str	r2, [r7, #12]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d1e5      	bne.n	8001314 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8001348:	f3bf 8f4f 	dsb	sy
}
 800134c:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800134e:	4b64      	ldr	r3, [pc, #400]	@ (80014e0 <main+0x244>)
 8001350:	695b      	ldr	r3, [r3, #20]
 8001352:	4a63      	ldr	r2, [pc, #396]	@ (80014e0 <main+0x244>)
 8001354:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001358:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800135a:	f3bf 8f4f 	dsb	sy
}
 800135e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001360:	f3bf 8f6f 	isb	sy
}
 8001364:	e000      	b.n	8001368 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001366:	bf00      	nop
  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8001368:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800136c:	617b      	str	r3, [r7, #20]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 800136e:	bf00      	nop
 8001370:	4b5c      	ldr	r3, [pc, #368]	@ (80014e4 <main+0x248>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d004      	beq.n	8001386 <main+0xea>
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	1e5a      	subs	r2, r3, #1
 8001380:	617a      	str	r2, [r7, #20]
 8001382:	2b00      	cmp	r3, #0
 8001384:	dcf4      	bgt.n	8001370 <main+0xd4>
  if ( timeout < 0 )
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	2b00      	cmp	r3, #0
 800138a:	da01      	bge.n	8001390 <main+0xf4>
  {
  Error_Handler();
 800138c:	f000 f964 	bl	8001658 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001390:	f000 fbe6 	bl	8001b60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001394:	f000 f8b8 	bl	8001508 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8001398:	4b52      	ldr	r3, [pc, #328]	@ (80014e4 <main+0x248>)
 800139a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800139e:	4a51      	ldr	r2, [pc, #324]	@ (80014e4 <main+0x248>)
 80013a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80013a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013a8:	4b4e      	ldr	r3, [pc, #312]	@ (80014e4 <main+0x248>)
 80013aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013b2:	607b      	str	r3, [r7, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80013b6:	2000      	movs	r0, #0
 80013b8:	f001 fd2e 	bl	8002e18 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80013bc:	2100      	movs	r1, #0
 80013be:	2000      	movs	r0, #0
 80013c0:	f001 fd44 	bl	8002e4c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80013c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013c8:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80013ca:	bf00      	nop
 80013cc:	4b45      	ldr	r3, [pc, #276]	@ (80014e4 <main+0x248>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d104      	bne.n	80013e2 <main+0x146>
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	1e5a      	subs	r2, r3, #1
 80013dc:	617a      	str	r2, [r7, #20]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	dcf4      	bgt.n	80013cc <main+0x130>
if ( timeout < 0 )
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	da01      	bge.n	80013ec <main+0x150>
{
Error_Handler();
 80013e8:	f000 f936 	bl	8001658 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013ec:	f7ff fcd6 	bl	8000d9c <MX_GPIO_Init>
  MX_FMC_Init();
 80013f0:	f7ff fb50 	bl	8000a94 <MX_FMC_Init>
  MX_SPI2_Init();
 80013f4:	f000 f936 	bl	8001664 <MX_SPI2_Init>
  MX_DSIHOST_DSI_Init();
 80013f8:	f7ff fa26 	bl	8000848 <MX_DSIHOST_DSI_Init>
  MX_LTDC_Init();
 80013fc:	f7ff fe52 	bl	80010a4 <MX_LTDC_Init>
  MX_I2C4_Init();
 8001400:	f7ff fda6 	bl	8000f50 <MX_I2C4_Init>
  MX_USART1_UART_Init();
 8001404:	f000 faa4 	bl	8001950 <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 8001408:	2201      	movs	r2, #1
 800140a:	2108      	movs	r1, #8
 800140c:	4836      	ldr	r0, [pc, #216]	@ (80014e8 <main+0x24c>)
 800140e:	f001 fce9 	bl	8002de4 <HAL_GPIO_WritePin>
	  HAL_Delay(300);
 8001412:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001416:	f000 fc35 	bl	8001c84 <HAL_Delay>
	  ShiftRegister_SendByte(0b10101010);
 800141a:	20aa      	movs	r0, #170	@ 0xaa
 800141c:	f000 f8ee 	bl	80015fc <ShiftRegister_SendByte>
	  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8001420:	2200      	movs	r2, #0
 8001422:	2108      	movs	r1, #8
 8001424:	4830      	ldr	r0, [pc, #192]	@ (80014e8 <main+0x24c>)
 8001426:	f001 fcdd 	bl	8002de4 <HAL_GPIO_WritePin>
	  HAL_Delay(300);
 800142a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800142e:	f000 fc29 	bl	8001c84 <HAL_Delay>
	  ShiftRegister_SendByte(0b01010101);
 8001432:	2055      	movs	r0, #85	@ 0x55
 8001434:	f000 f8e2 	bl	80015fc <ShiftRegister_SendByte>

	  A++;
 8001438:	4b2c      	ldr	r3, [pc, #176]	@ (80014ec <main+0x250>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	3301      	adds	r3, #1
 800143e:	b29a      	uxth	r2, r3
 8001440:	4b2a      	ldr	r3, [pc, #168]	@ (80014ec <main+0x250>)
 8001442:	801a      	strh	r2, [r3, #0]
	  B += 2;
 8001444:	4b2a      	ldr	r3, [pc, #168]	@ (80014f0 <main+0x254>)
 8001446:	881b      	ldrh	r3, [r3, #0]
 8001448:	3302      	adds	r3, #2
 800144a:	b29a      	uxth	r2, r3
 800144c:	4b28      	ldr	r3, [pc, #160]	@ (80014f0 <main+0x254>)
 800144e:	801a      	strh	r2, [r3, #0]
	  C += 3;
 8001450:	4b28      	ldr	r3, [pc, #160]	@ (80014f4 <main+0x258>)
 8001452:	881b      	ldrh	r3, [r3, #0]
 8001454:	3303      	adds	r3, #3
 8001456:	b29a      	uxth	r2, r3
 8001458:	4b26      	ldr	r3, [pc, #152]	@ (80014f4 <main+0x258>)
 800145a:	801a      	strh	r2, [r3, #0]

	  snprintf(buffer, sizeof(buffer), "namerena data A = %d, B = %d, C = %d\r\n", A, B, C);
 800145c:	4b23      	ldr	r3, [pc, #140]	@ (80014ec <main+0x250>)
 800145e:	881b      	ldrh	r3, [r3, #0]
 8001460:	4619      	mov	r1, r3
 8001462:	4b23      	ldr	r3, [pc, #140]	@ (80014f0 <main+0x254>)
 8001464:	881b      	ldrh	r3, [r3, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	4b22      	ldr	r3, [pc, #136]	@ (80014f4 <main+0x258>)
 800146a:	881b      	ldrh	r3, [r3, #0]
 800146c:	9301      	str	r3, [sp, #4]
 800146e:	9200      	str	r2, [sp, #0]
 8001470:	460b      	mov	r3, r1
 8001472:	4a21      	ldr	r2, [pc, #132]	@ (80014f8 <main+0x25c>)
 8001474:	2164      	movs	r1, #100	@ 0x64
 8001476:	4821      	ldr	r0, [pc, #132]	@ (80014fc <main+0x260>)
 8001478:	f006 fe2e 	bl	80080d8 <sniprintf>

	  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 800147c:	481f      	ldr	r0, [pc, #124]	@ (80014fc <main+0x260>)
 800147e:	f7fe ff2f 	bl	80002e0 <strlen>
 8001482:	4603      	mov	r3, r0
 8001484:	b29a      	uxth	r2, r3
 8001486:	f04f 33ff 	mov.w	r3, #4294967295
 800148a:	491c      	ldr	r1, [pc, #112]	@ (80014fc <main+0x260>)
 800148c:	481c      	ldr	r0, [pc, #112]	@ (8001500 <main+0x264>)
 800148e:	f005 fc06 	bl	8006c9e <HAL_UART_Transmit>

	  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8001492:	2201      	movs	r2, #1
 8001494:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001498:	481a      	ldr	r0, [pc, #104]	@ (8001504 <main+0x268>)
 800149a:	f001 fca3 	bl	8002de4 <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 800149e:	200a      	movs	r0, #10
 80014a0:	f000 fbf0 	bl	8001c84 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 80014a4:	2200      	movs	r2, #0
 80014a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014aa:	4816      	ldr	r0, [pc, #88]	@ (8001504 <main+0x268>)
 80014ac:	f001 fc9a 	bl	8002de4 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 80014b0:	2064      	movs	r0, #100	@ 0x64
 80014b2:	f000 fbe7 	bl	8001c84 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 80014b6:	2201      	movs	r2, #1
 80014b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014bc:	4811      	ldr	r0, [pc, #68]	@ (8001504 <main+0x268>)
 80014be:	f001 fc91 	bl	8002de4 <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 80014c2:	200a      	movs	r0, #10
 80014c4:	f000 fbde 	bl	8001c84 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 80014c8:	2200      	movs	r2, #0
 80014ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014ce:	480d      	ldr	r0, [pc, #52]	@ (8001504 <main+0x268>)
 80014d0:	f001 fc88 	bl	8002de4 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 80014d4:	2064      	movs	r0, #100	@ 0x64
 80014d6:	f000 fbd5 	bl	8001c84 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 80014da:	bf00      	nop
 80014dc:	e794      	b.n	8001408 <main+0x16c>
 80014de:	bf00      	nop
 80014e0:	e000ed00 	.word	0xe000ed00
 80014e4:	58024400 	.word	0x58024400
 80014e8:	58021800 	.word	0x58021800
 80014ec:	24000240 	.word	0x24000240
 80014f0:	24000242 	.word	0x24000242
 80014f4:	24000244 	.word	0x24000244
 80014f8:	08008a58 	.word	0x08008a58
 80014fc:	240001dc 	.word	0x240001dc
 8001500:	240002d4 	.word	0x240002d4
 8001504:	58020400 	.word	0x58020400

08001508 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b09c      	sub	sp, #112	@ 0x70
 800150c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800150e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001512:	224c      	movs	r2, #76	@ 0x4c
 8001514:	2100      	movs	r1, #0
 8001516:	4618      	mov	r0, r3
 8001518:	f006 fe14 	bl	8008144 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800151c:	1d3b      	adds	r3, r7, #4
 800151e:	2220      	movs	r2, #32
 8001520:	2100      	movs	r1, #0
 8001522:	4618      	mov	r0, r3
 8001524:	f006 fe0e 	bl	8008144 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO);
 8001528:	201e      	movs	r0, #30
 800152a:	f002 f827 	bl	800357c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800152e:	2300      	movs	r3, #0
 8001530:	603b      	str	r3, [r7, #0]
 8001532:	4b30      	ldr	r3, [pc, #192]	@ (80015f4 <SystemClock_Config+0xec>)
 8001534:	699b      	ldr	r3, [r3, #24]
 8001536:	4a2f      	ldr	r2, [pc, #188]	@ (80015f4 <SystemClock_Config+0xec>)
 8001538:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800153c:	6193      	str	r3, [r2, #24]
 800153e:	4b2d      	ldr	r3, [pc, #180]	@ (80015f4 <SystemClock_Config+0xec>)
 8001540:	699b      	ldr	r3, [r3, #24]
 8001542:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001546:	603b      	str	r3, [r7, #0]
 8001548:	4b2b      	ldr	r3, [pc, #172]	@ (80015f8 <SystemClock_Config+0xf0>)
 800154a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800154c:	4a2a      	ldr	r2, [pc, #168]	@ (80015f8 <SystemClock_Config+0xf0>)
 800154e:	f043 0301 	orr.w	r3, r3, #1
 8001552:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001554:	4b28      	ldr	r3, [pc, #160]	@ (80015f8 <SystemClock_Config+0xf0>)
 8001556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001558:	f003 0301 	and.w	r3, r3, #1
 800155c:	603b      	str	r3, [r7, #0]
 800155e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001560:	bf00      	nop
 8001562:	4b24      	ldr	r3, [pc, #144]	@ (80015f4 <SystemClock_Config+0xec>)
 8001564:	699b      	ldr	r3, [r3, #24]
 8001566:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800156a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800156e:	d1f8      	bne.n	8001562 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001570:	2301      	movs	r3, #1
 8001572:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001574:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001578:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800157a:	2302      	movs	r3, #2
 800157c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800157e:	2302      	movs	r3, #2
 8001580:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001582:	2301      	movs	r3, #1
 8001584:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001586:	2360      	movs	r3, #96	@ 0x60
 8001588:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800158a:	2302      	movs	r3, #2
 800158c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800158e:	2302      	movs	r3, #2
 8001590:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001592:	2302      	movs	r3, #2
 8001594:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001596:	230c      	movs	r3, #12
 8001598:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800159a:	2300      	movs	r3, #0
 800159c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800159e:	2300      	movs	r3, #0
 80015a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015a6:	4618      	mov	r0, r3
 80015a8:	f002 f842 	bl	8003630 <HAL_RCC_OscConfig>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80015b2:	f000 f851 	bl	8001658 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015b6:	233f      	movs	r3, #63	@ 0x3f
 80015b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015ba:	2303      	movs	r3, #3
 80015bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80015be:	2300      	movs	r3, #0
 80015c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80015c2:	2308      	movs	r3, #8
 80015c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80015c6:	2340      	movs	r3, #64	@ 0x40
 80015c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80015ca:	2340      	movs	r3, #64	@ 0x40
 80015cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80015ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015d2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80015d4:	2340      	movs	r3, #64	@ 0x40
 80015d6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015d8:	1d3b      	adds	r3, r7, #4
 80015da:	2104      	movs	r1, #4
 80015dc:	4618      	mov	r0, r3
 80015de:	f002 fc81 	bl	8003ee4 <HAL_RCC_ClockConfig>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80015e8:	f000 f836 	bl	8001658 <Error_Handler>
  }
}
 80015ec:	bf00      	nop
 80015ee:	3770      	adds	r7, #112	@ 0x70
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	58024800 	.word	0x58024800
 80015f8:	58000400 	.word	0x58000400

080015fc <ShiftRegister_SendByte>:

/* USER CODE BEGIN 4 */
void ShiftRegister_SendByte(uint8_t data)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	71fb      	strb	r3, [r7, #7]
    // STCP low -> pprava na zapsn dat
    HAL_GPIO_WritePin(SPI2_RES_GPIO_Port, SPI2_RES_Pin, GPIO_PIN_SET);
 8001606:	2201      	movs	r2, #1
 8001608:	2110      	movs	r1, #16
 800160a:	4810      	ldr	r0, [pc, #64]	@ (800164c <ShiftRegister_SendByte+0x50>)
 800160c:	f001 fbea 	bl	8002de4 <HAL_GPIO_WritePin>

    // Poli data pes SPI
    HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 8001610:	1df9      	adds	r1, r7, #7
 8001612:	f04f 33ff 	mov.w	r3, #4294967295
 8001616:	2201      	movs	r2, #1
 8001618:	480d      	ldr	r0, [pc, #52]	@ (8001650 <ShiftRegister_SendByte+0x54>)
 800161a:	f005 f819 	bl	8006650 <HAL_SPI_Transmit>
    HAL_Delay( 1 );
 800161e:	2001      	movs	r0, #1
 8001620:	f000 fb30 	bl	8001c84 <HAL_Delay>

    // STCP high -> zapsat data do vstupu
    HAL_GPIO_WritePin(SPI2_RCK_GPIO_Port, SPI2_RCK_Pin, GPIO_PIN_SET);
 8001624:	2201      	movs	r2, #1
 8001626:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800162a:	480a      	ldr	r0, [pc, #40]	@ (8001654 <ShiftRegister_SendByte+0x58>)
 800162c:	f001 fbda 	bl	8002de4 <HAL_GPIO_WritePin>
    HAL_Delay( 1 );
 8001630:	2001      	movs	r0, #1
 8001632:	f000 fb27 	bl	8001c84 <HAL_Delay>

    // Opt STCP low pro dal penos
    HAL_GPIO_WritePin(SPI2_RCK_GPIO_Port, SPI2_RCK_Pin, GPIO_PIN_RESET);
 8001636:	2200      	movs	r2, #0
 8001638:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800163c:	4805      	ldr	r0, [pc, #20]	@ (8001654 <ShiftRegister_SendByte+0x58>)
 800163e:	f001 fbd1 	bl	8002de4 <HAL_GPIO_WritePin>
}
 8001642:	bf00      	nop
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	58022000 	.word	0x58022000
 8001650:	24000248 	.word	0x24000248
 8001654:	58020400 	.word	0x58020400

08001658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800165c:	b672      	cpsid	i
}
 800165e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <Error_Handler+0x8>

08001664 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001668:	4b27      	ldr	r3, [pc, #156]	@ (8001708 <MX_SPI2_Init+0xa4>)
 800166a:	4a28      	ldr	r2, [pc, #160]	@ (800170c <MX_SPI2_Init+0xa8>)
 800166c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800166e:	4b26      	ldr	r3, [pc, #152]	@ (8001708 <MX_SPI2_Init+0xa4>)
 8001670:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001674:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001676:	4b24      	ldr	r3, [pc, #144]	@ (8001708 <MX_SPI2_Init+0xa4>)
 8001678:	2200      	movs	r2, #0
 800167a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800167c:	4b22      	ldr	r3, [pc, #136]	@ (8001708 <MX_SPI2_Init+0xa4>)
 800167e:	2207      	movs	r2, #7
 8001680:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001682:	4b21      	ldr	r3, [pc, #132]	@ (8001708 <MX_SPI2_Init+0xa4>)
 8001684:	2200      	movs	r2, #0
 8001686:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001688:	4b1f      	ldr	r3, [pc, #124]	@ (8001708 <MX_SPI2_Init+0xa4>)
 800168a:	2200      	movs	r2, #0
 800168c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800168e:	4b1e      	ldr	r3, [pc, #120]	@ (8001708 <MX_SPI2_Init+0xa4>)
 8001690:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001694:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001696:	4b1c      	ldr	r3, [pc, #112]	@ (8001708 <MX_SPI2_Init+0xa4>)
 8001698:	f04f 42e0 	mov.w	r2, #1879048192	@ 0x70000000
 800169c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800169e:	4b1a      	ldr	r3, [pc, #104]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80016a4:	4b18      	ldr	r3, [pc, #96]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016aa:	4b17      	ldr	r3, [pc, #92]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80016b0:	4b15      	ldr	r3, [pc, #84]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80016b6:	4b14      	ldr	r3, [pc, #80]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80016bc:	4b12      	ldr	r3, [pc, #72]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016be:	2200      	movs	r2, #0
 80016c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80016c2:	4b11      	ldr	r3, [pc, #68]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80016c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80016ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80016d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80016da:	4b0b      	ldr	r3, [pc, #44]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016dc:	2200      	movs	r2, #0
 80016de:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80016e0:	4b09      	ldr	r3, [pc, #36]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80016e6:	4b08      	ldr	r3, [pc, #32]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80016ec:	4b06      	ldr	r3, [pc, #24]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80016f2:	4805      	ldr	r0, [pc, #20]	@ (8001708 <MX_SPI2_Init+0xa4>)
 80016f4:	f004 fe88 	bl	8006408 <HAL_SPI_Init>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 80016fe:	f7ff ffab 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	24000248 	.word	0x24000248
 800170c:	40003800 	.word	0x40003800

08001710 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b0be      	sub	sp, #248	@ 0xf8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001718:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	609a      	str	r2, [r3, #8]
 8001724:	60da      	str	r2, [r3, #12]
 8001726:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001728:	f107 0318 	add.w	r3, r7, #24
 800172c:	22c8      	movs	r2, #200	@ 0xc8
 800172e:	2100      	movs	r1, #0
 8001730:	4618      	mov	r0, r3
 8001732:	f006 fd07 	bl	8008144 <memset>
  if(spiHandle->Instance==SPI2)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a41      	ldr	r2, [pc, #260]	@ (8001840 <HAL_SPI_MspInit+0x130>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d17a      	bne.n	8001836 <HAL_SPI_MspInit+0x126>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001740:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001744:	f04f 0300 	mov.w	r3, #0
 8001748:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 800174c:	2301      	movs	r3, #1
 800174e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 15;
 8001750:	230f      	movs	r3, #15
 8001752:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 1;
 8001754:	2301      	movs	r3, #1
 8001756:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001758:	2302      	movs	r3, #2
 800175a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800175c:	2302      	movs	r3, #2
 800175e:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001760:	23c0      	movs	r3, #192	@ 0xc0
 8001762:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001764:	2320      	movs	r3, #32
 8001766:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001768:	2300      	movs	r3, #0
 800176a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 800176c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001770:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001772:	f107 0318 	add.w	r3, r7, #24
 8001776:	4618      	mov	r0, r3
 8001778:	f002 ff40 	bl	80045fc <HAL_RCCEx_PeriphCLKConfig>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <HAL_SPI_MspInit+0x76>
    {
      Error_Handler();
 8001782:	f7ff ff69 	bl	8001658 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001786:	4b2f      	ldr	r3, [pc, #188]	@ (8001844 <HAL_SPI_MspInit+0x134>)
 8001788:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800178c:	4a2d      	ldr	r2, [pc, #180]	@ (8001844 <HAL_SPI_MspInit+0x134>)
 800178e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001792:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001796:	4b2b      	ldr	r3, [pc, #172]	@ (8001844 <HAL_SPI_MspInit+0x134>)
 8001798:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800179c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017a0:	617b      	str	r3, [r7, #20]
 80017a2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a4:	4b27      	ldr	r3, [pc, #156]	@ (8001844 <HAL_SPI_MspInit+0x134>)
 80017a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017aa:	4a26      	ldr	r2, [pc, #152]	@ (8001844 <HAL_SPI_MspInit+0x134>)
 80017ac:	f043 0302 	orr.w	r3, r3, #2
 80017b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017b4:	4b23      	ldr	r3, [pc, #140]	@ (8001844 <HAL_SPI_MspInit+0x134>)
 80017b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80017c2:	4b20      	ldr	r3, [pc, #128]	@ (8001844 <HAL_SPI_MspInit+0x134>)
 80017c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017c8:	4a1e      	ldr	r2, [pc, #120]	@ (8001844 <HAL_SPI_MspInit+0x134>)
 80017ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001844 <HAL_SPI_MspInit+0x134>)
 80017d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB15     ------> SPI2_MOSI
    PI1     ------> SPI2_SCK
    PI2     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80017e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80017e4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e8:	2302      	movs	r3, #2
 80017ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f4:	2300      	movs	r3, #0
 80017f6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017fa:	2305      	movs	r3, #5
 80017fc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001800:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001804:	4619      	mov	r1, r3
 8001806:	4810      	ldr	r0, [pc, #64]	@ (8001848 <HAL_SPI_MspInit+0x138>)
 8001808:	f001 f93c 	bl	8002a84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800180c:	2306      	movs	r3, #6
 800180e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001812:	2302      	movs	r3, #2
 8001814:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181e:	2300      	movs	r3, #0
 8001820:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001824:	2305      	movs	r3, #5
 8001826:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800182a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800182e:	4619      	mov	r1, r3
 8001830:	4806      	ldr	r0, [pc, #24]	@ (800184c <HAL_SPI_MspInit+0x13c>)
 8001832:	f001 f927 	bl	8002a84 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001836:	bf00      	nop
 8001838:	37f8      	adds	r7, #248	@ 0xf8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40003800 	.word	0x40003800
 8001844:	58024400 	.word	0x58024400
 8001848:	58020400 	.word	0x58020400
 800184c:	58022000 	.word	0x58022000

08001850 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001856:	4b0a      	ldr	r3, [pc, #40]	@ (8001880 <HAL_MspInit+0x30>)
 8001858:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800185c:	4a08      	ldr	r2, [pc, #32]	@ (8001880 <HAL_MspInit+0x30>)
 800185e:	f043 0302 	orr.w	r3, r3, #2
 8001862:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001866:	4b06      	ldr	r3, [pc, #24]	@ (8001880 <HAL_MspInit+0x30>)
 8001868:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800186c:	f003 0302 	and.w	r3, r3, #2
 8001870:	607b      	str	r3, [r7, #4]
 8001872:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001874:	bf00      	nop
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	58024400 	.word	0x58024400

08001884 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001888:	bf00      	nop
 800188a:	e7fd      	b.n	8001888 <NMI_Handler+0x4>

0800188c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001890:	bf00      	nop
 8001892:	e7fd      	b.n	8001890 <HardFault_Handler+0x4>

08001894 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001898:	bf00      	nop
 800189a:	e7fd      	b.n	8001898 <MemManage_Handler+0x4>

0800189c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018a0:	bf00      	nop
 80018a2:	e7fd      	b.n	80018a0 <BusFault_Handler+0x4>

080018a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018a8:	bf00      	nop
 80018aa:	e7fd      	b.n	80018a8 <UsageFault_Handler+0x4>

080018ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr

080018ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018ba:	b480      	push	{r7}
 80018bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018be:	bf00      	nop
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr

080018d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018da:	f000 f9b3 	bl	8001c44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
	...

080018e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b086      	sub	sp, #24
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018ec:	4a14      	ldr	r2, [pc, #80]	@ (8001940 <_sbrk+0x5c>)
 80018ee:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <_sbrk+0x60>)
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018f8:	4b13      	ldr	r3, [pc, #76]	@ (8001948 <_sbrk+0x64>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d102      	bne.n	8001906 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001900:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <_sbrk+0x64>)
 8001902:	4a12      	ldr	r2, [pc, #72]	@ (800194c <_sbrk+0x68>)
 8001904:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001906:	4b10      	ldr	r3, [pc, #64]	@ (8001948 <_sbrk+0x64>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4413      	add	r3, r2
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	429a      	cmp	r2, r3
 8001912:	d207      	bcs.n	8001924 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001914:	f006 fc1e 	bl	8008154 <__errno>
 8001918:	4603      	mov	r3, r0
 800191a:	220c      	movs	r2, #12
 800191c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800191e:	f04f 33ff 	mov.w	r3, #4294967295
 8001922:	e009      	b.n	8001938 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001924:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <_sbrk+0x64>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800192a:	4b07      	ldr	r3, [pc, #28]	@ (8001948 <_sbrk+0x64>)
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4413      	add	r3, r2
 8001932:	4a05      	ldr	r2, [pc, #20]	@ (8001948 <_sbrk+0x64>)
 8001934:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001936:	68fb      	ldr	r3, [r7, #12]
}
 8001938:	4618      	mov	r0, r3
 800193a:	3718      	adds	r7, #24
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	24080000 	.word	0x24080000
 8001944:	00000400 	.word	0x00000400
 8001948:	240002d0 	.word	0x240002d0
 800194c:	240004b8 	.word	0x240004b8

08001950 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001954:	4b22      	ldr	r3, [pc, #136]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 8001956:	4a23      	ldr	r2, [pc, #140]	@ (80019e4 <MX_USART1_UART_Init+0x94>)
 8001958:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800195a:	4b21      	ldr	r3, [pc, #132]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 800195c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001960:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001962:	4b1f      	ldr	r3, [pc, #124]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001968:	4b1d      	ldr	r3, [pc, #116]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 800196a:	2200      	movs	r2, #0
 800196c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800196e:	4b1c      	ldr	r3, [pc, #112]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 8001970:	2200      	movs	r2, #0
 8001972:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001974:	4b1a      	ldr	r3, [pc, #104]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 8001976:	220c      	movs	r2, #12
 8001978:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800197a:	4b19      	ldr	r3, [pc, #100]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 800197c:	2200      	movs	r2, #0
 800197e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001980:	4b17      	ldr	r3, [pc, #92]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 8001982:	2200      	movs	r2, #0
 8001984:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001986:	4b16      	ldr	r3, [pc, #88]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 8001988:	2200      	movs	r2, #0
 800198a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800198c:	4b14      	ldr	r3, [pc, #80]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 800198e:	2200      	movs	r2, #0
 8001990:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001992:	4b13      	ldr	r3, [pc, #76]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 8001994:	2200      	movs	r2, #0
 8001996:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001998:	4811      	ldr	r0, [pc, #68]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 800199a:	f005 f930 	bl	8006bfe <HAL_UART_Init>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80019a4:	f7ff fe58 	bl	8001658 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019a8:	2100      	movs	r1, #0
 80019aa:	480d      	ldr	r0, [pc, #52]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 80019ac:	f006 f9c7 	bl	8007d3e <HAL_UARTEx_SetTxFifoThreshold>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80019b6:	f7ff fe4f 	bl	8001658 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019ba:	2100      	movs	r1, #0
 80019bc:	4808      	ldr	r0, [pc, #32]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 80019be:	f006 f9fc 	bl	8007dba <HAL_UARTEx_SetRxFifoThreshold>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80019c8:	f7ff fe46 	bl	8001658 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80019cc:	4804      	ldr	r0, [pc, #16]	@ (80019e0 <MX_USART1_UART_Init+0x90>)
 80019ce:	f006 f97d 	bl	8007ccc <HAL_UARTEx_DisableFifoMode>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80019d8:	f7ff fe3e 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019dc:	bf00      	nop
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	240002d4 	.word	0x240002d4
 80019e4:	40011000 	.word	0x40011000

080019e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b0be      	sub	sp, #248	@ 0xf8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	605a      	str	r2, [r3, #4]
 80019fa:	609a      	str	r2, [r3, #8]
 80019fc:	60da      	str	r2, [r3, #12]
 80019fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a00:	f107 0318 	add.w	r3, r7, #24
 8001a04:	22c8      	movs	r2, #200	@ 0xc8
 8001a06:	2100      	movs	r1, #0
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f006 fb9b 	bl	8008144 <memset>
  if(uartHandle->Instance==USART1)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a39      	ldr	r2, [pc, #228]	@ (8001af8 <HAL_UART_MspInit+0x110>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d16b      	bne.n	8001af0 <HAL_UART_MspInit+0x108>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001a18:	f04f 0201 	mov.w	r2, #1
 8001a1c:	f04f 0300 	mov.w	r3, #0
 8001a20:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001a24:	2300      	movs	r3, #0
 8001a26:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a2a:	f107 0318 	add.w	r3, r7, #24
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f002 fde4 	bl	80045fc <HAL_RCCEx_PeriphCLKConfig>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001a3a:	f7ff fe0d 	bl	8001658 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a3e:	4b2f      	ldr	r3, [pc, #188]	@ (8001afc <HAL_UART_MspInit+0x114>)
 8001a40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a44:	4a2d      	ldr	r2, [pc, #180]	@ (8001afc <HAL_UART_MspInit+0x114>)
 8001a46:	f043 0310 	orr.w	r3, r3, #16
 8001a4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001a4e:	4b2b      	ldr	r3, [pc, #172]	@ (8001afc <HAL_UART_MspInit+0x114>)
 8001a50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a54:	f003 0310 	and.w	r3, r3, #16
 8001a58:	617b      	str	r3, [r7, #20]
 8001a5a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5c:	4b27      	ldr	r3, [pc, #156]	@ (8001afc <HAL_UART_MspInit+0x114>)
 8001a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a62:	4a26      	ldr	r2, [pc, #152]	@ (8001afc <HAL_UART_MspInit+0x114>)
 8001a64:	f043 0302 	orr.w	r3, r3, #2
 8001a68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a6c:	4b23      	ldr	r3, [pc, #140]	@ (8001afc <HAL_UART_MspInit+0x114>)
 8001a6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	613b      	str	r3, [r7, #16]
 8001a78:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7a:	4b20      	ldr	r3, [pc, #128]	@ (8001afc <HAL_UART_MspInit+0x114>)
 8001a7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a80:	4a1e      	ldr	r2, [pc, #120]	@ (8001afc <HAL_UART_MspInit+0x114>)
 8001a82:	f043 0301 	orr.w	r3, r3, #1
 8001a86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001afc <HAL_UART_MspInit+0x114>)
 8001a8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a90:	f003 0301 	and.w	r3, r3, #1
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001a98:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a9c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aac:	2300      	movs	r3, #0
 8001aae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001ab2:	2304      	movs	r3, #4
 8001ab4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001abc:	4619      	mov	r1, r3
 8001abe:	4810      	ldr	r0, [pc, #64]	@ (8001b00 <HAL_UART_MspInit+0x118>)
 8001ac0:	f000 ffe0 	bl	8002a84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ac4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ac8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001acc:	2302      	movs	r3, #2
 8001ace:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ade:	2307      	movs	r3, #7
 8001ae0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4806      	ldr	r0, [pc, #24]	@ (8001b04 <HAL_UART_MspInit+0x11c>)
 8001aec:	f000 ffca 	bl	8002a84 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001af0:	bf00      	nop
 8001af2:	37f8      	adds	r7, #248	@ 0xf8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40011000 	.word	0x40011000
 8001afc:	58024400 	.word	0x58024400
 8001b00:	58020400 	.word	0x58020400
 8001b04:	58020000 	.word	0x58020000

08001b08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001b08:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001b44 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001b0c:	f7fe fe84 	bl	8000818 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b10:	f7fe fdd4 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b14:	480c      	ldr	r0, [pc, #48]	@ (8001b48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b16:	490d      	ldr	r1, [pc, #52]	@ (8001b4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b18:	4a0d      	ldr	r2, [pc, #52]	@ (8001b50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b1c:	e002      	b.n	8001b24 <LoopCopyDataInit>

08001b1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b22:	3304      	adds	r3, #4

08001b24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b28:	d3f9      	bcc.n	8001b1e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b2c:	4c0a      	ldr	r4, [pc, #40]	@ (8001b58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b30:	e001      	b.n	8001b36 <LoopFillZerobss>

08001b32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b34:	3204      	adds	r2, #4

08001b36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b38:	d3fb      	bcc.n	8001b32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b3a:	f006 fb11 	bl	8008160 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b3e:	f7ff fbad 	bl	800129c <main>
  bx  lr
 8001b42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b44:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001b48:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001b4c:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8001b50:	08008afc 	.word	0x08008afc
  ldr r2, =_sbss
 8001b54:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 8001b58:	240004b4 	.word	0x240004b4

08001b5c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b5c:	e7fe      	b.n	8001b5c <ADC3_IRQHandler>
	...

08001b60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b66:	2003      	movs	r0, #3
 8001b68:	f000 f96e 	bl	8001e48 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b6c:	f002 fb70 	bl	8004250 <HAL_RCC_GetSysClockFreq>
 8001b70:	4602      	mov	r2, r0
 8001b72:	4b15      	ldr	r3, [pc, #84]	@ (8001bc8 <HAL_Init+0x68>)
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	0a1b      	lsrs	r3, r3, #8
 8001b78:	f003 030f 	and.w	r3, r3, #15
 8001b7c:	4913      	ldr	r1, [pc, #76]	@ (8001bcc <HAL_Init+0x6c>)
 8001b7e:	5ccb      	ldrb	r3, [r1, r3]
 8001b80:	f003 031f 	and.w	r3, r3, #31
 8001b84:	fa22 f303 	lsr.w	r3, r2, r3
 8001b88:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc8 <HAL_Init+0x68>)
 8001b8c:	699b      	ldr	r3, [r3, #24]
 8001b8e:	f003 030f 	and.w	r3, r3, #15
 8001b92:	4a0e      	ldr	r2, [pc, #56]	@ (8001bcc <HAL_Init+0x6c>)
 8001b94:	5cd3      	ldrb	r3, [r2, r3]
 8001b96:	f003 031f 	and.w	r3, r3, #31
 8001b9a:	687a      	ldr	r2, [r7, #4]
 8001b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8001ba0:	4a0b      	ldr	r2, [pc, #44]	@ (8001bd0 <HAL_Init+0x70>)
 8001ba2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001ba4:	4a0b      	ldr	r2, [pc, #44]	@ (8001bd4 <HAL_Init+0x74>)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001baa:	200f      	movs	r0, #15
 8001bac:	f000 f814 	bl	8001bd8 <HAL_InitTick>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e002      	b.n	8001bc0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001bba:	f7ff fe49 	bl	8001850 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bbe:	2300      	movs	r3, #0
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3708      	adds	r7, #8
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	58024400 	.word	0x58024400
 8001bcc:	08008a80 	.word	0x08008a80
 8001bd0:	24000004 	.word	0x24000004
 8001bd4:	24000000 	.word	0x24000000

08001bd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001be0:	4b15      	ldr	r3, [pc, #84]	@ (8001c38 <HAL_InitTick+0x60>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d101      	bne.n	8001bec <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e021      	b.n	8001c30 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001bec:	4b13      	ldr	r3, [pc, #76]	@ (8001c3c <HAL_InitTick+0x64>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	4b11      	ldr	r3, [pc, #68]	@ (8001c38 <HAL_InitTick+0x60>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c02:	4618      	mov	r0, r3
 8001c04:	f000 f945 	bl	8001e92 <HAL_SYSTICK_Config>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e00e      	b.n	8001c30 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2b0f      	cmp	r3, #15
 8001c16:	d80a      	bhi.n	8001c2e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c20:	f000 f91d 	bl	8001e5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c24:	4a06      	ldr	r2, [pc, #24]	@ (8001c40 <HAL_InitTick+0x68>)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	e000      	b.n	8001c30 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	2400000c 	.word	0x2400000c
 8001c3c:	24000000 	.word	0x24000000
 8001c40:	24000008 	.word	0x24000008

08001c44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c48:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_IncTick+0x20>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4b06      	ldr	r3, [pc, #24]	@ (8001c68 <HAL_IncTick+0x24>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4413      	add	r3, r2
 8001c54:	4a04      	ldr	r2, [pc, #16]	@ (8001c68 <HAL_IncTick+0x24>)
 8001c56:	6013      	str	r3, [r2, #0]
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	2400000c 	.word	0x2400000c
 8001c68:	24000368 	.word	0x24000368

08001c6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c70:	4b03      	ldr	r3, [pc, #12]	@ (8001c80 <HAL_GetTick+0x14>)
 8001c72:	681b      	ldr	r3, [r3, #0]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	24000368 	.word	0x24000368

08001c84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c8c:	f7ff ffee 	bl	8001c6c <HAL_GetTick>
 8001c90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c9c:	d005      	beq.n	8001caa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc8 <HAL_Delay+0x44>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001caa:	bf00      	nop
 8001cac:	f7ff ffde 	bl	8001c6c <HAL_GetTick>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d8f7      	bhi.n	8001cac <HAL_Delay+0x28>
  {
  }
}
 8001cbc:	bf00      	nop
 8001cbe:	bf00      	nop
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	2400000c 	.word	0x2400000c

08001ccc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001cd0:	4b03      	ldr	r3, [pc, #12]	@ (8001ce0 <HAL_GetREVID+0x14>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	0c1b      	lsrs	r3, r3, #16
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	5c001000 	.word	0x5c001000

08001ce4 <__NVIC_SetPriorityGrouping>:
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b085      	sub	sp, #20
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f003 0307 	and.w	r3, r3, #7
 8001cf2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cf4:	4b0b      	ldr	r3, [pc, #44]	@ (8001d24 <__NVIC_SetPriorityGrouping+0x40>)
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cfa:	68ba      	ldr	r2, [r7, #8]
 8001cfc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d00:	4013      	ands	r3, r2
 8001d02:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d0c:	4b06      	ldr	r3, [pc, #24]	@ (8001d28 <__NVIC_SetPriorityGrouping+0x44>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d12:	4a04      	ldr	r2, [pc, #16]	@ (8001d24 <__NVIC_SetPriorityGrouping+0x40>)
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	60d3      	str	r3, [r2, #12]
}
 8001d18:	bf00      	nop
 8001d1a:	3714      	adds	r7, #20
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	e000ed00 	.word	0xe000ed00
 8001d28:	05fa0000 	.word	0x05fa0000

08001d2c <__NVIC_GetPriorityGrouping>:
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d30:	4b04      	ldr	r3, [pc, #16]	@ (8001d44 <__NVIC_GetPriorityGrouping+0x18>)
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	0a1b      	lsrs	r3, r3, #8
 8001d36:	f003 0307 	and.w	r3, r3, #7
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	e000ed00 	.word	0xe000ed00

08001d48 <__NVIC_SetPriority>:
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	6039      	str	r1, [r7, #0]
 8001d52:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	db0a      	blt.n	8001d72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	b2da      	uxtb	r2, r3
 8001d60:	490c      	ldr	r1, [pc, #48]	@ (8001d94 <__NVIC_SetPriority+0x4c>)
 8001d62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d66:	0112      	lsls	r2, r2, #4
 8001d68:	b2d2      	uxtb	r2, r2
 8001d6a:	440b      	add	r3, r1
 8001d6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001d70:	e00a      	b.n	8001d88 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	b2da      	uxtb	r2, r3
 8001d76:	4908      	ldr	r1, [pc, #32]	@ (8001d98 <__NVIC_SetPriority+0x50>)
 8001d78:	88fb      	ldrh	r3, [r7, #6]
 8001d7a:	f003 030f 	and.w	r3, r3, #15
 8001d7e:	3b04      	subs	r3, #4
 8001d80:	0112      	lsls	r2, r2, #4
 8001d82:	b2d2      	uxtb	r2, r2
 8001d84:	440b      	add	r3, r1
 8001d86:	761a      	strb	r2, [r3, #24]
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	e000e100 	.word	0xe000e100
 8001d98:	e000ed00 	.word	0xe000ed00

08001d9c <NVIC_EncodePriority>:
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b089      	sub	sp, #36	@ 0x24
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	f003 0307 	and.w	r3, r3, #7
 8001dae:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	f1c3 0307 	rsb	r3, r3, #7
 8001db6:	2b04      	cmp	r3, #4
 8001db8:	bf28      	it	cs
 8001dba:	2304      	movcs	r3, #4
 8001dbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	3304      	adds	r3, #4
 8001dc2:	2b06      	cmp	r3, #6
 8001dc4:	d902      	bls.n	8001dcc <NVIC_EncodePriority+0x30>
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	3b03      	subs	r3, #3
 8001dca:	e000      	b.n	8001dce <NVIC_EncodePriority+0x32>
 8001dcc:	2300      	movs	r3, #0
 8001dce:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dda:	43da      	mvns	r2, r3
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	401a      	ands	r2, r3
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001de4:	f04f 31ff 	mov.w	r1, #4294967295
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	fa01 f303 	lsl.w	r3, r1, r3
 8001dee:	43d9      	mvns	r1, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df4:	4313      	orrs	r3, r2
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3724      	adds	r7, #36	@ 0x24
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
	...

08001e04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e14:	d301      	bcc.n	8001e1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e16:	2301      	movs	r3, #1
 8001e18:	e00f      	b.n	8001e3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e44 <SysTick_Config+0x40>)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e22:	210f      	movs	r1, #15
 8001e24:	f04f 30ff 	mov.w	r0, #4294967295
 8001e28:	f7ff ff8e 	bl	8001d48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e2c:	4b05      	ldr	r3, [pc, #20]	@ (8001e44 <SysTick_Config+0x40>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e32:	4b04      	ldr	r3, [pc, #16]	@ (8001e44 <SysTick_Config+0x40>)
 8001e34:	2207      	movs	r2, #7
 8001e36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	e000e010 	.word	0xe000e010

08001e48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f7ff ff47 	bl	8001ce4 <__NVIC_SetPriorityGrouping>
}
 8001e56:	bf00      	nop
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b086      	sub	sp, #24
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	4603      	mov	r3, r0
 8001e66:	60b9      	str	r1, [r7, #8]
 8001e68:	607a      	str	r2, [r7, #4]
 8001e6a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e6c:	f7ff ff5e 	bl	8001d2c <__NVIC_GetPriorityGrouping>
 8001e70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	68b9      	ldr	r1, [r7, #8]
 8001e76:	6978      	ldr	r0, [r7, #20]
 8001e78:	f7ff ff90 	bl	8001d9c <NVIC_EncodePriority>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e82:	4611      	mov	r1, r2
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff ff5f 	bl	8001d48 <__NVIC_SetPriority>
}
 8001e8a:	bf00      	nop
 8001e8c:	3718      	adds	r7, #24
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f7ff ffb2 	bl	8001e04 <SysTick_Config>
 8001ea0:	4603      	mov	r3, r0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
	...

08001eac <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b08a      	sub	sp, #40	@ 0x28
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d101      	bne.n	8001ec0 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e16c      	b.n	800219a <HAL_DSI_Init+0x2ee>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	7c5b      	ldrb	r3, [r3, #17]
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d102      	bne.n	8001ed0 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7fe fdaa 	bl	8000a24 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2203      	movs	r2, #3
 8001ed4:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	61bb      	str	r3, [r7, #24]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f8d3 2430 	ldr.w	r2, [r3, #1072]	@ 0x430
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8001eea:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f8d3 3430 	ldr.w	r3, [r3, #1072]	@ 0x430
 8001ef6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001efa:	61bb      	str	r3, [r7, #24]
 8001efc:	69bb      	ldr	r3, [r7, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001efe:	f7ff feb5 	bl	8001c6c <HAL_GetTick>
 8001f02:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8001f04:	e009      	b.n	8001f1a <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8001f06:	f7ff feb1 	bl	8001c6c <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f14:	d901      	bls.n	8001f1a <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e13f      	b.n	800219a <HAL_DSI_Init+0x2ee>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 8001f22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d0ed      	beq.n	8001f06 <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f8d3 1430 	ldr.w	r1, [r3, #1072]	@ 0x430
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	4b9b      	ldr	r3, [pc, #620]	@ (80021a4 <HAL_DSI_Init+0x2f8>)
 8001f38:	400b      	ands	r3, r1
 8001f3a:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f8d3 1430 	ldr.w	r1, [r3, #1072]	@ 0x430
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	009a      	lsls	r2, r3, #2
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8001f52:	431a      	orrs	r2, r3
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	041b      	lsls	r3, r3, #16
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8001f5a:	431a      	orrs	r2, r3
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	430a      	orrs	r2, r1
 8001f62:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 8001f66:	2300      	movs	r3, #0
 8001f68:	617b      	str	r3, [r7, #20]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	@ 0x430
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f042 0201 	orr.w	r2, r2, #1
 8001f7a:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f8d3 3430 	ldr.w	r3, [r3, #1072]	@ 0x430
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	617b      	str	r3, [r7, #20]
 8001f8c:	697b      	ldr	r3, [r7, #20]

  /* Requires min of 400us delay before reading the PLLLS flag */
  /* 1ms delay is inserted that is the minimum HAL delay granularity */
  HAL_Delay(1);
 8001f8e:	2001      	movs	r0, #1
 8001f90:	f7ff fe78 	bl	8001c84 <HAL_Delay>

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f94:	f7ff fe6a 	bl	8001c6c <HAL_GetTick>
 8001f98:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8001f9a:	e009      	b.n	8001fb0 <HAL_DSI_Init+0x104>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8001f9c:	f7ff fe66 	bl	8001c6c <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001faa:	d901      	bls.n	8001fb0 <HAL_DSI_Init+0x104>
    {
      return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e0f4      	b.n	800219a <HAL_DSI_Init+0x2ee>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 8001fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d0ed      	beq.n	8001f9c <HAL_DSI_Init+0xf0>
    }
  }

  __HAL_DSI_ENABLE(hdsi);
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	613b      	str	r3, [r7, #16]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	685a      	ldr	r2, [r3, #4]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f042 0201 	orr.w	r2, r2, #1
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	613b      	str	r3, [r7, #16]
 8001fe0:	693b      	ldr	r3, [r7, #16]

  /************************ Set the DSI clock parameters ************************/
  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	689a      	ldr	r2, [r3, #8]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001ff0:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	6899      	ldr	r1, [r3, #8]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	689a      	ldr	r2, [r3, #8]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	430a      	orrs	r2, r1
 8002002:	609a      	str	r2, [r3, #8]

  /*************************** Set the PHY parameters ***************************/
  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= DSI_PCTLR_DEN;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f042 0202 	orr.w	r2, r2, #2
 8002014:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  hdsi->Instance->PCTLR |= DSI_PCTLR_CKE;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f042 0204 	orr.w	r2, r2, #4
 8002028:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0


  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 0203 	bic.w	r2, r2, #3
 800203c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	68da      	ldr	r2, [r3, #12]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	430a      	orrs	r2, r1
 8002052:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Get tick */
  tickstart = HAL_GetTick();
 8002056:	f7ff fe09 	bl	8001c6c <HAL_GetTick>
 800205a:	6278      	str	r0, [r7, #36]	@ 0x24
  if ((hdsi->Instance->PCONFR & DSI_PCONFR_NL) == DSI_ONE_DATA_LANE)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002064:	f003 0303 	and.w	r3, r3, #3
 8002068:	2b00      	cmp	r3, #0
 800206a:	d123      	bne.n	80020b4 <HAL_DSI_Init+0x208>
  {
    while ((hdsi->Instance->PSR & (DSI_PSR_PSS0 | DSI_PSR_PSSC)) != (DSI_PSR_PSS0 | DSI_PSR_PSSC))
 800206c:	e00c      	b.n	8002088 <HAL_DSI_Init+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 800206e:	f7ff fdfd 	bl	8001c6c <HAL_GetTick>
 8002072:	4602      	mov	r2, r0
 8002074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800207c:	d904      	bls.n	8002088 <HAL_DSI_Init+0x1dc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hdsi);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	741a      	strb	r2, [r3, #16]

        return HAL_TIMEOUT;
 8002084:	2303      	movs	r3, #3
 8002086:	e088      	b.n	800219a <HAL_DSI_Init+0x2ee>
    while ((hdsi->Instance->PSR & (DSI_PSR_PSS0 | DSI_PSR_PSSC)) != (DSI_PSR_PSS0 | DSI_PSR_PSSC))
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002090:	f003 0314 	and.w	r3, r3, #20
 8002094:	2b14      	cmp	r3, #20
 8002096:	d1ea      	bne.n	800206e <HAL_DSI_Init+0x1c2>
 8002098:	e014      	b.n	80020c4 <HAL_DSI_Init+0x218>
  else
  {
    while ((hdsi->Instance->PSR & (DSI_PSR_PSS0 | DSI_PSR_PSS1 | DSI_PSR_PSSC)) != (DSI_PSR_PSS0 | \
                                                                                    DSI_PSR_PSS1 | DSI_PSR_PSSC))
    {
      if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 800209a:	f7ff fde7 	bl	8001c6c <HAL_GetTick>
 800209e:	4602      	mov	r2, r0
 80020a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80020a8:	d904      	bls.n	80020b4 <HAL_DSI_Init+0x208>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hdsi);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	741a      	strb	r2, [r3, #16]

        return HAL_TIMEOUT;
 80020b0:	2303      	movs	r3, #3
 80020b2:	e072      	b.n	800219a <HAL_DSI_Init+0x2ee>
    while ((hdsi->Instance->PSR & (DSI_PSR_PSS0 | DSI_PSR_PSS1 | DSI_PSR_PSSC)) != (DSI_PSR_PSS0 | \
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80020bc:	f003 0394 	and.w	r3, r3, #148	@ 0x94
 80020c0:	2b94      	cmp	r3, #148	@ 0x94
 80020c2:	d1ea      	bne.n	800209a <HAL_DSI_Init+0x1ee>
  }

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d002      	beq.n	80020d2 <HAL_DSI_Init+0x226>
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	e000      	b.n	80020d4 <HAL_DSI_Init+0x228>
 80020d2:	2301      	movs	r3, #1
 80020d4:	623b      	str	r3, [r7, #32]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 80020d6:	6a3b      	ldr	r3, [r7, #32]
 80020d8:	4a33      	ldr	r2, [pc, #204]	@ (80021a8 <HAL_DSI_Init+0x2fc>)
 80020da:	fb03 f202 	mul.w	r2, r3, r2
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f003 0303 	and.w	r3, r3, #3
 80020e6:	409a      	lsls	r2, r3
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f242 7110 	movw	r1, #10000	@ 0x2710
 80020f0:	fb01 f303 	mul.w	r3, r1, r3
 80020f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f8:	61fb      	str	r3, [r7, #28]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f8d3 2418 	ldr.w	r2, [r3, #1048]	@ 0x418
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800210a:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f8d3 1418 	ldr.w	r1, [r3, #1048]	@ 0x418
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	69fa      	ldr	r2, [r7, #28]
 800211c:	430a      	orrs	r2, r1
 800211e:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2200      	movs	r2, #0
 8002128:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  hdsi->Instance->IER[1U] = 0U;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2200      	movs	r2, #0
 8002132:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  hdsi->ErrorMsk = 0U;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	619a      	str	r2, [r3, #24]

  __HAL_DSI_DISABLE(hdsi);
 800213c:	2300      	movs	r3, #0
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	685a      	ldr	r2, [r3, #4]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f022 0201 	bic.w	r2, r2, #1
 800214e:	605a      	str	r2, [r3, #4]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	68fb      	ldr	r3, [r7, #12]

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f022 0203 	bic.w	r2, r2, #3
 800216e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	431a      	orrs	r2, r3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f042 0201 	orr.w	r2, r2, #1
 8002188:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2201      	movs	r2, #1
 8002196:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3728      	adds	r7, #40	@ 0x28
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	fffc8603 	.word	0xfffc8603
 80021a8:	003d0900 	.word	0x003d0900

080021ac <HAL_DSI_ConfigErrorMonitor>:
  * @param  ActiveErrors  indicates which error interrupts will be enabled.
  *                      This parameter can be any combination of @arg DSI_Error_Data_Type.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigErrorMonitor(DSI_HandleTypeDef *hdsi, uint32_t ActiveErrors)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	7c1b      	ldrb	r3, [r3, #16]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d101      	bne.n	80021c2 <HAL_DSI_ConfigErrorMonitor+0x16>
 80021be:	2302      	movs	r3, #2
 80021c0:	e0aa      	b.n	8002318 <HAL_DSI_ConfigErrorMonitor+0x16c>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2201      	movs	r2, #1
 80021c6:	741a      	strb	r2, [r3, #16]

  hdsi->Instance->IER[0U] = 0U;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2200      	movs	r2, #0
 80021ce:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  hdsi->Instance->IER[1U] = 0U;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2200      	movs	r2, #0
 80021d8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8

  /* Store active errors to the handle */
  hdsi->ErrorMsk = ActiveErrors;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	683a      	ldr	r2, [r7, #0]
 80021e0:	619a      	str	r2, [r3, #24]

  if ((ActiveErrors & HAL_DSI_ERROR_ACK) != 0U)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	f003 0301 	and.w	r3, r3, #1
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d00a      	beq.n	8002202 <HAL_DSI_ConfigErrorMonitor+0x56>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_ACK_MASK;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80021fc:	430b      	orrs	r3, r1
 80021fe:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PHY) != 0U)
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	2b00      	cmp	r3, #0
 800220a:	d009      	beq.n	8002220 <HAL_DSI_ConfigErrorMonitor+0x74>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_PHY_MASK;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f442 12f8 	orr.w	r2, r2, #2031616	@ 0x1f0000
 800221c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_TX) != 0U)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	f003 0304 	and.w	r3, r3, #4
 8002226:	2b00      	cmp	r3, #0
 8002228:	d009      	beq.n	800223e <HAL_DSI_ConfigErrorMonitor+0x92>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_TX_MASK;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f042 0201 	orr.w	r2, r2, #1
 800223a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_RX) != 0U)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	f003 0308 	and.w	r3, r3, #8
 8002244:	2b00      	cmp	r3, #0
 8002246:	d009      	beq.n	800225c <HAL_DSI_ConfigErrorMonitor+0xb0>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_RX_MASK;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f042 0202 	orr.w	r2, r2, #2
 8002258:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_ECC) != 0U)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	f003 0310 	and.w	r3, r3, #16
 8002262:	2b00      	cmp	r3, #0
 8002264:	d009      	beq.n	800227a <HAL_DSI_ConfigErrorMonitor+0xce>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_ECC_MASK;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f042 020c 	orr.w	r2, r2, #12
 8002276:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_CRC) != 0U)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	f003 0320 	and.w	r3, r3, #32
 8002280:	2b00      	cmp	r3, #0
 8002282:	d009      	beq.n	8002298 <HAL_DSI_ConfigErrorMonitor+0xec>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_CRC_MASK;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f042 0210 	orr.w	r2, r2, #16
 8002294:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PSE) != 0U)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d009      	beq.n	80022b6 <HAL_DSI_ConfigErrorMonitor+0x10a>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_PSE_MASK;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f042 0220 	orr.w	r2, r2, #32
 80022b2:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_EOT) != 0U)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d009      	beq.n	80022d4 <HAL_DSI_ConfigErrorMonitor+0x128>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_EOT_MASK;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80022d0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_OVF) != 0U)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d009      	beq.n	80022f2 <HAL_DSI_ConfigErrorMonitor+0x146>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_OVF_MASK;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80022ee:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_GEN) != 0U)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d009      	beq.n	8002310 <HAL_DSI_ConfigErrorMonitor+0x164>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_GEN_MASK;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f442 52f8 	orr.w	r2, r2, #7936	@ 0x1f00
 800230c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdsi);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <HAL_DSI_SetGenericVCID>:
  *               the configuration information for the DSI.
  * @param  VirtualChannelID  Virtual channel ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetGenericVCID(DSI_HandleTypeDef *hdsi, uint32_t VirtualChannelID)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	7c1b      	ldrb	r3, [r3, #16]
 8002332:	2b01      	cmp	r3, #1
 8002334:	d101      	bne.n	800233a <HAL_DSI_SetGenericVCID+0x16>
 8002336:	2302      	movs	r3, #2
 8002338:	e016      	b.n	8002368 <HAL_DSI_SetGenericVCID+0x44>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2201      	movs	r2, #1
 800233e:	741a      	strb	r2, [r3, #16]

  /* Update the GVCID register */
  hdsi->Instance->GVCIDR &= ~DSI_GVCIDR_VCID;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f022 0203 	bic.w	r2, r2, #3
 800234e:	631a      	str	r2, [r3, #48]	@ 0x30
  hdsi->Instance->GVCIDR |= VirtualChannelID;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	430a      	orrs	r2, r1
 800235e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	7c1b      	ldrb	r3, [r3, #16]
 8002382:	2b01      	cmp	r3, #1
 8002384:	d101      	bne.n	800238a <HAL_DSI_ConfigVideoMode+0x16>
 8002386:	2302      	movs	r3, #2
 8002388:	e1ee      	b.n	8002768 <HAL_DSI_ConfigVideoMode+0x3f4>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2201      	movs	r2, #1
 800238e:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f022 0201 	bic.w	r2, r2, #1
 800239e:	635a      	str	r2, [r3, #52]	@ 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f8d3 2400 	ldr.w	r2, [r3, #1024]	@ 0x400
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f022 0201 	bic.w	r2, r2, #1
 80023b0:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f022 0203 	bic.w	r2, r2, #3
 80023c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	68da      	ldr	r2, [r3, #12]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	430a      	orrs	r2, r1
 80023d4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	4b8b      	ldr	r3, [pc, #556]	@ (8002610 <HAL_DSI_ConfigVideoMode+0x29c>)
 80023e2:	400b      	ands	r3, r1
 80023e4:	63d3      	str	r3, [r2, #60]	@ 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	691a      	ldr	r2, [r3, #16]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	430a      	orrs	r2, r1
 80023f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	4b84      	ldr	r3, [pc, #528]	@ (8002614 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8002404:	400b      	ands	r3, r1
 8002406:	6413      	str	r3, [r2, #64]	@ 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	695a      	ldr	r2, [r3, #20]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	430a      	orrs	r2, r1
 8002418:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	4b7b      	ldr	r3, [pc, #492]	@ (8002614 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8002426:	400b      	ands	r3, r1
 8002428:	6453      	str	r3, [r2, #68]	@ 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	699a      	ldr	r2, [r3, #24]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	430a      	orrs	r2, r1
 800243a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	68da      	ldr	r2, [r3, #12]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f022 0203 	bic.w	r2, r2, #3
 800244a:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	68d9      	ldr	r1, [r3, #12]
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	430a      	orrs	r2, r1
 800245c:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	695a      	ldr	r2, [r3, #20]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f022 0207 	bic.w	r2, r2, #7
 800246c:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	6959      	ldr	r1, [r3, #20]
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	6a1b      	ldr	r3, [r3, #32]
 800247c:	431a      	orrs	r2, r3
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	431a      	orrs	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	691a      	ldr	r2, [r3, #16]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f022 020f 	bic.w	r2, r2, #15
 800249a:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6919      	ldr	r1, [r3, #16]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	430a      	orrs	r2, r1
 80024ac:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f8d3 2400 	ldr.w	r2, [r3, #1024]	@ 0x400
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f022 020e 	bic.w	r2, r2, #14
 80024be:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f8d3 1400 	ldr.w	r1, [r3, #1024]	@ 0x400
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	005a      	lsls	r2, r3, #1
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	430a      	orrs	r2, r1
 80024d6:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	2b03      	cmp	r3, #3
 80024e0:	d110      	bne.n	8002504 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	691a      	ldr	r2, [r3, #16]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024f0:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	6919      	ldr	r1, [r3, #16]
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	689a      	ldr	r2, [r3, #8]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	430a      	orrs	r2, r1
 8002502:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	4b42      	ldr	r3, [pc, #264]	@ (8002618 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8002510:	400b      	ands	r3, r1
 8002512:	6493      	str	r3, [r2, #72]	@ 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	430a      	orrs	r2, r1
 8002524:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	4b39      	ldr	r3, [pc, #228]	@ (8002618 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8002532:	400b      	ands	r3, r1
 8002534:	64d3      	str	r3, [r2, #76]	@ 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	430a      	orrs	r2, r1
 8002546:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	4b32      	ldr	r3, [pc, #200]	@ (800261c <HAL_DSI_ConfigVideoMode+0x2a8>)
 8002554:	400b      	ands	r3, r1
 8002556:	6513      	str	r3, [r2, #80]	@ 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	430a      	orrs	r2, r1
 8002568:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	4b2a      	ldr	r3, [pc, #168]	@ (8002620 <HAL_DSI_ConfigVideoMode+0x2ac>)
 8002576:	400b      	ands	r3, r1
 8002578:	6553      	str	r3, [r2, #84]	@ 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	430a      	orrs	r2, r1
 800258a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	4b22      	ldr	r3, [pc, #136]	@ (8002620 <HAL_DSI_ConfigVideoMode+0x2ac>)
 8002598:	400b      	ands	r3, r1
 800259a:	6593      	str	r3, [r2, #88]	@ 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	430a      	orrs	r2, r1
 80025ac:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	4b19      	ldr	r3, [pc, #100]	@ (8002620 <HAL_DSI_ConfigVideoMode+0x2ac>)
 80025ba:	400b      	ands	r3, r1
 80025bc:	65d3      	str	r3, [r2, #92]	@ 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	430a      	orrs	r2, r1
 80025ce:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	4b0d      	ldr	r3, [pc, #52]	@ (8002610 <HAL_DSI_ConfigVideoMode+0x29c>)
 80025dc:	400b      	ands	r3, r1
 80025de:	6613      	str	r3, [r2, #96]	@ 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	430a      	orrs	r2, r1
 80025f0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002600:	639a      	str	r2, [r3, #56]	@ 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800260c:	e00a      	b.n	8002624 <HAL_DSI_ConfigVideoMode+0x2b0>
 800260e:	bf00      	nop
 8002610:	ffffc000 	.word	0xffffc000
 8002614:	ffffe000 	.word	0xffffe000
 8002618:	fffff000 	.word	0xfffff000
 800261c:	ffff8000 	.word	0xffff8000
 8002620:	fffffc00 	.word	0xfffffc00
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	430a      	orrs	r2, r1
 800262a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	699a      	ldr	r2, [r3, #24]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f422 027f 	bic.w	r2, r2, #16711680	@ 0xff0000
 800263a:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	6999      	ldr	r1, [r3, #24]
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002646:	041a      	lsls	r2, r3, #16
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	430a      	orrs	r2, r1
 800264e:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	699a      	ldr	r2, [r3, #24]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800265e:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	6999      	ldr	r1, [r3, #24]
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002680:	639a      	str	r2, [r3, #56]	@ 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	430a      	orrs	r2, r1
 8002692:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80026a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	430a      	orrs	r2, r1
 80026b4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	430a      	orrs	r2, r1
 80026f8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002708:	639a      	str	r2, [r3, #56]	@ 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	430a      	orrs	r2, r1
 800271a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800272a:	639a      	str	r2, [r3, #56]	@ 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	430a      	orrs	r2, r1
 800273c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800274c:	639a      	str	r2, [r3, #56]	@ 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	430a      	orrs	r2, r1
 800275e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <HAL_DSI_ConfigFlowControl>:
  * @param  FlowControl  flow control feature(s) to be enabled.
  *                      This parameter can be any combination of @arg DSI_FlowControl.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	7c1b      	ldrb	r3, [r3, #16]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d101      	bne.n	800278a <HAL_DSI_ConfigFlowControl+0x16>
 8002786:	2302      	movs	r3, #2
 8002788:	e016      	b.n	80027b8 <HAL_DSI_ConfigFlowControl+0x44>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2201      	movs	r2, #1
 800278e:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_FLOW_CONTROL(FlowControl));

  /* Set the DSI Host Protocol Configuration Register */
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f022 021f 	bic.w	r2, r2, #31
 800279e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdsi->Instance->PCR |= FlowControl;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers  DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b085      	sub	sp, #20
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	7c1b      	ldrb	r3, [r3, #16]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d101      	bne.n	80027da <HAL_DSI_ConfigPhyTimer+0x16>
 80027d6:	2302      	movs	r3, #2
 80027d8:	e058      	b.n	800288c <HAL_DSI_ConfigPhyTimer+0xc8>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2201      	movs	r2, #1
 80027de:	741a      	strb	r2, [r3, #16]

  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime) ? PhyTimers->ClockLaneLP2HSTime :
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	4293      	cmp	r3, r2
 80027ea:	bf38      	it	cc
 80027ec:	4613      	movcc	r3, r2
 80027ee:	60fb      	str	r3, [r7, #12]
     Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
    */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f002 22fc 	and.w	r2, r2, #4227922944	@ 0xfc00fc00
 8002800:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime) << 16U));
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	041a      	lsls	r2, r3, #16
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	431a      	orrs	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 800282e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f8d3 109c 	ldr.w	r1, [r3, #156]	@ 0x9c
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	691a      	ldr	r2, [r3, #16]
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	68db      	ldr	r3, [r3, #12]
 8002842:	041b      	lsls	r3, r3, #16
 8002844:	431a      	orrs	r2, r3
                              PhyTimers->DataLaneHS2LPTime) << 24U));
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	061b      	lsls	r3, r3, #24
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 800284c:	431a      	orrs	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	430a      	orrs	r2, r1
 8002854:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8002868:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime) << 8U);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	695b      	ldr	r3, [r3, #20]
 8002878:	021a      	lsls	r2, r3, #8
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	430a      	orrs	r2, r1
 8002880:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <HAL_DSI_ConfigHostTimeouts>:
  * @param  HostTimeouts  DSI_HOST_TimeoutTypeDef structure that contains
  *                       the DSI host timeout parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigHostTimeouts(DSI_HandleTypeDef *hdsi, DSI_HOST_TimeoutTypeDef *HostTimeouts)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	7c1b      	ldrb	r3, [r3, #16]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d101      	bne.n	80028ae <HAL_DSI_ConfigHostTimeouts+0x16>
 80028aa:	2302      	movs	r3, #2
 80028ac:	e0b4      	b.n	8002a18 <HAL_DSI_ConfigHostTimeouts+0x180>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2201      	movs	r2, #1
 80028b2:	741a      	strb	r2, [r3, #16]

  /* Set the timeout clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TOCKDIV;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	689a      	ldr	r2, [r3, #8]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 80028c2:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= ((HostTimeouts->TimeoutCkdiv) << 8U);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6899      	ldr	r1, [r3, #8]
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	021a      	lsls	r2, r3, #8
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	609a      	str	r2, [r3, #8]

  /* High-speed transmission timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_HSTX_TOCNT;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	b292      	uxth	r2, r2
 80028e4:	679a      	str	r2, [r3, #120]	@ 0x78
  hdsi->Instance->TCCR[0U] |= ((HostTimeouts->HighSpeedTransmissionTimeout) << 16U);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	6f99      	ldr	r1, [r3, #120]	@ 0x78
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	041a      	lsls	r2, r3, #16
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	430a      	orrs	r2, r1
 80028f8:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Low-power reception timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_LPRX_TOCNT;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6f99      	ldr	r1, [r3, #120]	@ 0x78
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	4b47      	ldr	r3, [pc, #284]	@ (8002a24 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8002906:	400b      	ands	r3, r1
 8002908:	6793      	str	r3, [r2, #120]	@ 0x78
  hdsi->Instance->TCCR[0U] |= HostTimeouts->LowPowerReceptionTimeout;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	6f99      	ldr	r1, [r3, #120]	@ 0x78
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	430a      	orrs	r2, r1
 800291a:	679a      	str	r2, [r3, #120]	@ 0x78

  /* High-speed read timeout */
  hdsi->Instance->TCCR[1U] &= ~DSI_TCCR1_HSRD_TOCNT;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	6fd9      	ldr	r1, [r3, #124]	@ 0x7c
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	4b3f      	ldr	r3, [pc, #252]	@ (8002a24 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8002928:	400b      	ands	r3, r1
 800292a:	67d3      	str	r3, [r2, #124]	@ 0x7c
  hdsi->Instance->TCCR[1U] |= HostTimeouts->HighSpeedReadTimeout;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6fd9      	ldr	r1, [r3, #124]	@ 0x7c
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	68da      	ldr	r2, [r3, #12]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	430a      	orrs	r2, r1
 800293c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Low-power read timeout */
  hdsi->Instance->TCCR[2U] &= ~DSI_TCCR2_LPRD_TOCNT;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	4b36      	ldr	r3, [pc, #216]	@ (8002a24 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 800294c:	400b      	ands	r3, r1
 800294e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  hdsi->Instance->TCCR[2U] |= HostTimeouts->LowPowerReadTimeout;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	691a      	ldr	r2, [r3, #16]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	430a      	orrs	r2, r1
 8002964:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* High-speed write timeout */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_HSWR_TOCNT;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	4b2b      	ldr	r3, [pc, #172]	@ (8002a24 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8002976:	400b      	ands	r3, r1
 8002978:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWriteTimeout;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	695a      	ldr	r2, [r3, #20]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	430a      	orrs	r2, r1
 800298e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* High-speed write presp mode */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_PM;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80029a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWritePrespMode;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	699a      	ldr	r2, [r3, #24]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Low-speed write timeout */
  hdsi->Instance->TCCR[4U] &= ~DSI_TCCR4_LPWR_TOCNT;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	4b16      	ldr	r3, [pc, #88]	@ (8002a24 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 80029ca:	400b      	ands	r3, r1
 80029cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  hdsi->Instance->TCCR[4U] |= HostTimeouts->LowPowerWriteTimeout;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	69da      	ldr	r2, [r3, #28]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* BTA timeout */
  hdsi->Instance->TCCR[5U] &= ~DSI_TCCR5_BTA_TOCNT;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002a24 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 80029f4:	400b      	ands	r3, r1
 80029f6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  hdsi->Instance->TCCR[5U] |= HostTimeouts->BTATimeout;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	6a1a      	ldr	r2, [r3, #32]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	ffff0000 	.word	0xffff0000

08002a28 <HAL_DSI_SetLowPowerRXFilter>:
  *               the configuration information for the DSI.
  * @param  Frequency  cutoff frequency of low-pass filter at the input of LPRX
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetLowPowerRXFilter(DSI_HandleTypeDef *hdsi, uint32_t Frequency)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	7c1b      	ldrb	r3, [r3, #16]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d101      	bne.n	8002a3e <HAL_DSI_SetLowPowerRXFilter+0x16>
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	e01b      	b.n	8002a76 <HAL_DSI_SetLowPowerRXFilter+0x4e>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2201      	movs	r2, #1
 8002a42:	741a      	strb	r2, [r3, #16]

  /* Low-Power RX low-pass Filtering Tuning */
  hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_LPRXFT;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f8d3 241c 	ldr.w	r2, [r3, #1052]	@ 0x41c
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f022 62c0 	bic.w	r2, r2, #100663296	@ 0x6000000
 8002a54:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c
  hdsi->Instance->WPCR[1U] |= Frequency << 25U;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f8d3 141c 	ldr.w	r1, [r3, #1052]	@ 0x41c
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	065a      	lsls	r2, r3, #25
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
	...

08002a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b089      	sub	sp, #36	@ 0x24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002a92:	4b89      	ldr	r3, [pc, #548]	@ (8002cb8 <HAL_GPIO_Init+0x234>)
 8002a94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002a96:	e194      	b.n	8002dc2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	2101      	movs	r1, #1
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f000 8186 	beq.w	8002dbc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f003 0303 	and.w	r3, r3, #3
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d005      	beq.n	8002ac8 <HAL_GPIO_Init+0x44>
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f003 0303 	and.w	r3, r3, #3
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d130      	bne.n	8002b2a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	005b      	lsls	r3, r3, #1
 8002ad2:	2203      	movs	r2, #3
 8002ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad8:	43db      	mvns	r3, r3
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	4013      	ands	r3, r2
 8002ade:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	68da      	ldr	r2, [r3, #12]
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	69ba      	ldr	r2, [r7, #24]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002afe:	2201      	movs	r2, #1
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	fa02 f303 	lsl.w	r3, r2, r3
 8002b06:	43db      	mvns	r3, r3
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	091b      	lsrs	r3, r3, #4
 8002b14:	f003 0201 	and.w	r2, r3, #1
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1e:	69ba      	ldr	r2, [r7, #24]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f003 0303 	and.w	r3, r3, #3
 8002b32:	2b03      	cmp	r3, #3
 8002b34:	d017      	beq.n	8002b66 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	2203      	movs	r2, #3
 8002b42:	fa02 f303 	lsl.w	r3, r2, r3
 8002b46:	43db      	mvns	r3, r3
 8002b48:	69ba      	ldr	r2, [r7, #24]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	689a      	ldr	r2, [r3, #8]
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	69ba      	ldr	r2, [r7, #24]
 8002b64:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f003 0303 	and.w	r3, r3, #3
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d123      	bne.n	8002bba <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	08da      	lsrs	r2, r3, #3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	3208      	adds	r2, #8
 8002b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	f003 0307 	and.w	r3, r3, #7
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	220f      	movs	r2, #15
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	4013      	ands	r3, r2
 8002b94:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	691a      	ldr	r2, [r3, #16]
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	f003 0307 	and.w	r3, r3, #7
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba6:	69ba      	ldr	r2, [r7, #24]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	08da      	lsrs	r2, r3, #3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	3208      	adds	r2, #8
 8002bb4:	69b9      	ldr	r1, [r7, #24]
 8002bb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	2203      	movs	r2, #3
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	69ba      	ldr	r2, [r7, #24]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f003 0203 	and.w	r2, r3, #3
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	fa02 f303 	lsl.w	r3, r2, r3
 8002be2:	69ba      	ldr	r2, [r7, #24]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	f000 80e0 	beq.w	8002dbc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bfc:	4b2f      	ldr	r3, [pc, #188]	@ (8002cbc <HAL_GPIO_Init+0x238>)
 8002bfe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002c02:	4a2e      	ldr	r2, [pc, #184]	@ (8002cbc <HAL_GPIO_Init+0x238>)
 8002c04:	f043 0302 	orr.w	r3, r3, #2
 8002c08:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002c0c:	4b2b      	ldr	r3, [pc, #172]	@ (8002cbc <HAL_GPIO_Init+0x238>)
 8002c0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002c12:	f003 0302 	and.w	r3, r3, #2
 8002c16:	60fb      	str	r3, [r7, #12]
 8002c18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c1a:	4a29      	ldr	r2, [pc, #164]	@ (8002cc0 <HAL_GPIO_Init+0x23c>)
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	089b      	lsrs	r3, r3, #2
 8002c20:	3302      	adds	r3, #2
 8002c22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	f003 0303 	and.w	r3, r3, #3
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	220f      	movs	r2, #15
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	43db      	mvns	r3, r3
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a20      	ldr	r2, [pc, #128]	@ (8002cc4 <HAL_GPIO_Init+0x240>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d052      	beq.n	8002cec <HAL_GPIO_Init+0x268>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a1f      	ldr	r2, [pc, #124]	@ (8002cc8 <HAL_GPIO_Init+0x244>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d031      	beq.n	8002cb2 <HAL_GPIO_Init+0x22e>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a1e      	ldr	r2, [pc, #120]	@ (8002ccc <HAL_GPIO_Init+0x248>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d02b      	beq.n	8002cae <HAL_GPIO_Init+0x22a>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a1d      	ldr	r2, [pc, #116]	@ (8002cd0 <HAL_GPIO_Init+0x24c>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d025      	beq.n	8002caa <HAL_GPIO_Init+0x226>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a1c      	ldr	r2, [pc, #112]	@ (8002cd4 <HAL_GPIO_Init+0x250>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d01f      	beq.n	8002ca6 <HAL_GPIO_Init+0x222>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a1b      	ldr	r2, [pc, #108]	@ (8002cd8 <HAL_GPIO_Init+0x254>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d019      	beq.n	8002ca2 <HAL_GPIO_Init+0x21e>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a1a      	ldr	r2, [pc, #104]	@ (8002cdc <HAL_GPIO_Init+0x258>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d013      	beq.n	8002c9e <HAL_GPIO_Init+0x21a>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a19      	ldr	r2, [pc, #100]	@ (8002ce0 <HAL_GPIO_Init+0x25c>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d00d      	beq.n	8002c9a <HAL_GPIO_Init+0x216>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a18      	ldr	r2, [pc, #96]	@ (8002ce4 <HAL_GPIO_Init+0x260>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d007      	beq.n	8002c96 <HAL_GPIO_Init+0x212>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a17      	ldr	r2, [pc, #92]	@ (8002ce8 <HAL_GPIO_Init+0x264>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d101      	bne.n	8002c92 <HAL_GPIO_Init+0x20e>
 8002c8e:	2309      	movs	r3, #9
 8002c90:	e02d      	b.n	8002cee <HAL_GPIO_Init+0x26a>
 8002c92:	230a      	movs	r3, #10
 8002c94:	e02b      	b.n	8002cee <HAL_GPIO_Init+0x26a>
 8002c96:	2308      	movs	r3, #8
 8002c98:	e029      	b.n	8002cee <HAL_GPIO_Init+0x26a>
 8002c9a:	2307      	movs	r3, #7
 8002c9c:	e027      	b.n	8002cee <HAL_GPIO_Init+0x26a>
 8002c9e:	2306      	movs	r3, #6
 8002ca0:	e025      	b.n	8002cee <HAL_GPIO_Init+0x26a>
 8002ca2:	2305      	movs	r3, #5
 8002ca4:	e023      	b.n	8002cee <HAL_GPIO_Init+0x26a>
 8002ca6:	2304      	movs	r3, #4
 8002ca8:	e021      	b.n	8002cee <HAL_GPIO_Init+0x26a>
 8002caa:	2303      	movs	r3, #3
 8002cac:	e01f      	b.n	8002cee <HAL_GPIO_Init+0x26a>
 8002cae:	2302      	movs	r3, #2
 8002cb0:	e01d      	b.n	8002cee <HAL_GPIO_Init+0x26a>
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e01b      	b.n	8002cee <HAL_GPIO_Init+0x26a>
 8002cb6:	bf00      	nop
 8002cb8:	58000080 	.word	0x58000080
 8002cbc:	58024400 	.word	0x58024400
 8002cc0:	58000400 	.word	0x58000400
 8002cc4:	58020000 	.word	0x58020000
 8002cc8:	58020400 	.word	0x58020400
 8002ccc:	58020800 	.word	0x58020800
 8002cd0:	58020c00 	.word	0x58020c00
 8002cd4:	58021000 	.word	0x58021000
 8002cd8:	58021400 	.word	0x58021400
 8002cdc:	58021800 	.word	0x58021800
 8002ce0:	58021c00 	.word	0x58021c00
 8002ce4:	58022000 	.word	0x58022000
 8002ce8:	58022400 	.word	0x58022400
 8002cec:	2300      	movs	r3, #0
 8002cee:	69fa      	ldr	r2, [r7, #28]
 8002cf0:	f002 0203 	and.w	r2, r2, #3
 8002cf4:	0092      	lsls	r2, r2, #2
 8002cf6:	4093      	lsls	r3, r2
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cfe:	4938      	ldr	r1, [pc, #224]	@ (8002de0 <HAL_GPIO_Init+0x35c>)
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	089b      	lsrs	r3, r3, #2
 8002d04:	3302      	adds	r3, #2
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	43db      	mvns	r3, r3
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d003      	beq.n	8002d32 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002d32:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002d3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	43db      	mvns	r3, r3
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d003      	beq.n	8002d60 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002d58:	69ba      	ldr	r2, [r7, #24]
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002d60:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	43db      	mvns	r3, r3
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	4013      	ands	r3, r2
 8002d76:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d003      	beq.n	8002d8c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	69ba      	ldr	r2, [r7, #24]
 8002d90:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	43db      	mvns	r3, r3
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	4013      	ands	r3, r2
 8002da0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d003      	beq.n	8002db6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002dae:	69ba      	ldr	r2, [r7, #24]
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	69ba      	ldr	r2, [r7, #24]
 8002dba:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	f47f ae63 	bne.w	8002a98 <HAL_GPIO_Init+0x14>
  }
}
 8002dd2:	bf00      	nop
 8002dd4:	bf00      	nop
 8002dd6:	3724      	adds	r7, #36	@ 0x24
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	58000400 	.word	0x58000400

08002de4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	460b      	mov	r3, r1
 8002dee:	807b      	strh	r3, [r7, #2]
 8002df0:	4613      	mov	r3, r2
 8002df2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002df4:	787b      	ldrb	r3, [r7, #1]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d003      	beq.n	8002e02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dfa:	887a      	ldrh	r2, [r7, #2]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002e00:	e003      	b.n	8002e0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002e02:	887b      	ldrh	r3, [r7, #2]
 8002e04:	041a      	lsls	r2, r3, #16
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	619a      	str	r2, [r3, #24]
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
	...

08002e18 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002e20:	4a08      	ldr	r2, [pc, #32]	@ (8002e44 <HAL_HSEM_FastTake+0x2c>)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	3320      	adds	r3, #32
 8002e26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e2a:	4a07      	ldr	r2, [pc, #28]	@ (8002e48 <HAL_HSEM_FastTake+0x30>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d101      	bne.n	8002e34 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002e30:	2300      	movs	r3, #0
 8002e32:	e000      	b.n	8002e36 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	58026400 	.word	0x58026400
 8002e48:	80000300 	.word	0x80000300

08002e4c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002e56:	4906      	ldr	r1, [pc, #24]	@ (8002e70 <HAL_HSEM_Release+0x24>)
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	58026400 	.word	0x58026400

08002e74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e08b      	b.n	8002f9e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d106      	bne.n	8002ea0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f7fe f898 	bl	8000fd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2224      	movs	r2, #36	@ 0x24
 8002ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 0201 	bic.w	r2, r2, #1
 8002eb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685a      	ldr	r2, [r3, #4]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ec4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ed4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d107      	bne.n	8002eee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	689a      	ldr	r2, [r3, #8]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002eea:	609a      	str	r2, [r3, #8]
 8002eec:	e006      	b.n	8002efc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	689a      	ldr	r2, [r3, #8]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002efa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d108      	bne.n	8002f16 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	685a      	ldr	r2, [r3, #4]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f12:	605a      	str	r2, [r3, #4]
 8002f14:	e007      	b.n	8002f26 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	685a      	ldr	r2, [r3, #4]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f24:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	6859      	ldr	r1, [r3, #4]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa8 <HAL_I2C_Init+0x134>)
 8002f32:	430b      	orrs	r3, r1
 8002f34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68da      	ldr	r2, [r3, #12]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	691a      	ldr	r2, [r3, #16]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	695b      	ldr	r3, [r3, #20]
 8002f4e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	69d9      	ldr	r1, [r3, #28]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a1a      	ldr	r2, [r3, #32]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f042 0201 	orr.w	r2, r2, #1
 8002f7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2220      	movs	r2, #32
 8002f8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	02008000 	.word	0x02008000

08002fac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b20      	cmp	r3, #32
 8002fc0:	d138      	bne.n	8003034 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d101      	bne.n	8002fd0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	e032      	b.n	8003036 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2224      	movs	r2, #36	@ 0x24
 8002fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 0201 	bic.w	r2, r2, #1
 8002fee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002ffe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	6819      	ldr	r1, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	683a      	ldr	r2, [r7, #0]
 800300c:	430a      	orrs	r2, r1
 800300e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f042 0201 	orr.w	r2, r2, #1
 800301e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2220      	movs	r2, #32
 8003024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003030:	2300      	movs	r3, #0
 8003032:	e000      	b.n	8003036 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003034:	2302      	movs	r3, #2
  }
}
 8003036:	4618      	mov	r0, r3
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr

08003042 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003042:	b480      	push	{r7}
 8003044:	b085      	sub	sp, #20
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
 800304a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003052:	b2db      	uxtb	r3, r3
 8003054:	2b20      	cmp	r3, #32
 8003056:	d139      	bne.n	80030cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800305e:	2b01      	cmp	r3, #1
 8003060:	d101      	bne.n	8003066 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003062:	2302      	movs	r3, #2
 8003064:	e033      	b.n	80030ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2201      	movs	r2, #1
 800306a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2224      	movs	r2, #36	@ 0x24
 8003072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f022 0201 	bic.w	r2, r2, #1
 8003084:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003094:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	021b      	lsls	r3, r3, #8
 800309a:	68fa      	ldr	r2, [r7, #12]
 800309c:	4313      	orrs	r3, r2
 800309e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	68fa      	ldr	r2, [r7, #12]
 80030a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f042 0201 	orr.w	r2, r2, #1
 80030b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2220      	movs	r2, #32
 80030bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030c8:	2300      	movs	r3, #0
 80030ca:	e000      	b.n	80030ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80030cc:	2302      	movs	r3, #2
  }
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3714      	adds	r7, #20
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr

080030da <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80030da:	b580      	push	{r7, lr}
 80030dc:	b084      	sub	sp, #16
 80030de:	af00      	add	r7, sp, #0
 80030e0:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d101      	bne.n	80030ec <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e08f      	b.n	800320c <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d106      	bne.n	8003106 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f7fe f883 	bl	800120c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2202      	movs	r2, #2
 800310a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	699a      	ldr	r2, [r3, #24]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800311c:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	6999      	ldr	r1, [r3, #24]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685a      	ldr	r2, [r3, #4]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003132:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	430a      	orrs	r2, r1
 8003140:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	695b      	ldr	r3, [r3, #20]
 8003146:	041b      	lsls	r3, r3, #16
 8003148:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6999      	ldr	r1, [r3, #24]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	430a      	orrs	r2, r1
 8003156:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	69db      	ldr	r3, [r3, #28]
 800315c:	041b      	lsls	r3, r3, #16
 800315e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a19      	ldr	r1, [r3, #32]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	68fa      	ldr	r2, [r7, #12]
 800316a:	430a      	orrs	r2, r1
 800316c:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003172:	041b      	lsls	r3, r3, #16
 8003174:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	430a      	orrs	r2, r1
 8003182:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003188:	041b      	lsls	r3, r3, #16
 800318a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	430a      	orrs	r2, r1
 8003198:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031a0:	021b      	lsls	r3, r3, #8
 80031a2:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80031aa:	041b      	lsls	r3, r3, #16
 80031ac:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80031bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80031d0:	431a      	orrs	r2, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	430a      	orrs	r2, r1
 80031d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f042 0206 	orr.w	r2, r2, #6
 80031e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	699a      	ldr	r2, [r3, #24]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f042 0201 	orr.w	r2, r2, #1
 80031f8:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2201      	movs	r2, #1
 8003206:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800320a:	2300      	movs	r3, #0
}
 800320c:	4618      	mov	r0, r3
 800320e:	3710      	adds	r7, #16
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003214:	b5b0      	push	{r4, r5, r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	60b9      	str	r1, [r7, #8]
 800321e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8003226:	2b01      	cmp	r3, #1
 8003228:	d101      	bne.n	800322e <HAL_LTDC_ConfigLayer+0x1a>
 800322a:	2302      	movs	r3, #2
 800322c:	e02c      	b.n	8003288 <HAL_LTDC_ConfigLayer+0x74>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2202      	movs	r2, #2
 800323a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800323e:	68fa      	ldr	r2, [r7, #12]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2134      	movs	r1, #52	@ 0x34
 8003244:	fb01 f303 	mul.w	r3, r1, r3
 8003248:	4413      	add	r3, r2
 800324a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	4614      	mov	r4, r2
 8003252:	461d      	mov	r5, r3
 8003254:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003256:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003258:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800325a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800325c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800325e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003260:	682b      	ldr	r3, [r5, #0]
 8003262:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	68b9      	ldr	r1, [r7, #8]
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f000 f811 	bl	8003290 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2201      	movs	r2, #1
 8003274:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8003286:	2300      	movs	r3, #0
}
 8003288:	4618      	mov	r0, r3
 800328a:	3710      	adds	r7, #16
 800328c:	46bd      	mov	sp, r7
 800328e:	bdb0      	pop	{r4, r5, r7, pc}

08003290 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003290:	b480      	push	{r7}
 8003292:	b089      	sub	sp, #36	@ 0x24
 8003294:	af00      	add	r7, sp, #0
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	60b9      	str	r1, [r7, #8]
 800329a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	685a      	ldr	r2, [r3, #4]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	0c1b      	lsrs	r3, r3, #16
 80032a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ac:	4413      	add	r3, r2
 80032ae:	041b      	lsls	r3, r3, #16
 80032b0:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	461a      	mov	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	01db      	lsls	r3, r3, #7
 80032bc:	4413      	add	r3, r2
 80032be:	3384      	adds	r3, #132	@ 0x84
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	6812      	ldr	r2, [r2, #0]
 80032c6:	4611      	mov	r1, r2
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	01d2      	lsls	r2, r2, #7
 80032cc:	440a      	add	r2, r1
 80032ce:	3284      	adds	r2, #132	@ 0x84
 80032d0:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80032d4:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	0c1b      	lsrs	r3, r3, #16
 80032e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80032e6:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80032e8:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4619      	mov	r1, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	01db      	lsls	r3, r3, #7
 80032f4:	440b      	add	r3, r1
 80032f6:	3384      	adds	r3, #132	@ 0x84
 80032f8:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80032fe:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	68da      	ldr	r2, [r3, #12]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800330e:	4413      	add	r3, r2
 8003310:	041b      	lsls	r3, r3, #16
 8003312:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	461a      	mov	r2, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	01db      	lsls	r3, r3, #7
 800331e:	4413      	add	r3, r2
 8003320:	3384      	adds	r3, #132	@ 0x84
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	68fa      	ldr	r2, [r7, #12]
 8003326:	6812      	ldr	r2, [r2, #0]
 8003328:	4611      	mov	r1, r2
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	01d2      	lsls	r2, r2, #7
 800332e:	440a      	add	r2, r1
 8003330:	3284      	adds	r2, #132	@ 0x84
 8003332:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003336:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	689a      	ldr	r2, [r3, #8]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003346:	4413      	add	r3, r2
 8003348:	1c5a      	adds	r2, r3, #1
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4619      	mov	r1, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	01db      	lsls	r3, r3, #7
 8003354:	440b      	add	r3, r1
 8003356:	3384      	adds	r3, #132	@ 0x84
 8003358:	4619      	mov	r1, r3
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	4313      	orrs	r3, r2
 800335e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	461a      	mov	r2, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	01db      	lsls	r3, r3, #7
 800336a:	4413      	add	r3, r2
 800336c:	3384      	adds	r3, #132	@ 0x84
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	68fa      	ldr	r2, [r7, #12]
 8003372:	6812      	ldr	r2, [r2, #0]
 8003374:	4611      	mov	r1, r2
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	01d2      	lsls	r2, r2, #7
 800337a:	440a      	add	r2, r1
 800337c:	3284      	adds	r2, #132	@ 0x84
 800337e:	f023 0307 	bic.w	r3, r3, #7
 8003382:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	461a      	mov	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	01db      	lsls	r3, r3, #7
 800338e:	4413      	add	r3, r2
 8003390:	3384      	adds	r3, #132	@ 0x84
 8003392:	461a      	mov	r2, r3
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80033a0:	021b      	lsls	r3, r3, #8
 80033a2:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80033aa:	041b      	lsls	r3, r3, #16
 80033ac:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	061b      	lsls	r3, r3, #24
 80033b4:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80033bc:	461a      	mov	r2, r3
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	431a      	orrs	r2, r3
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	431a      	orrs	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4619      	mov	r1, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	01db      	lsls	r3, r3, #7
 80033d0:	440b      	add	r3, r1
 80033d2:	3384      	adds	r3, #132	@ 0x84
 80033d4:	4619      	mov	r1, r3
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	4313      	orrs	r3, r2
 80033da:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	461a      	mov	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	01db      	lsls	r3, r3, #7
 80033e6:	4413      	add	r3, r2
 80033e8:	3384      	adds	r3, #132	@ 0x84
 80033ea:	695b      	ldr	r3, [r3, #20]
 80033ec:	68fa      	ldr	r2, [r7, #12]
 80033ee:	6812      	ldr	r2, [r2, #0]
 80033f0:	4611      	mov	r1, r2
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	01d2      	lsls	r2, r2, #7
 80033f6:	440a      	add	r2, r1
 80033f8:	3284      	adds	r2, #132	@ 0x84
 80033fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80033fe:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	461a      	mov	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	01db      	lsls	r3, r3, #7
 800340a:	4413      	add	r3, r2
 800340c:	3384      	adds	r3, #132	@ 0x84
 800340e:	461a      	mov	r2, r3
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	695b      	ldr	r3, [r3, #20]
 8003414:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	461a      	mov	r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	01db      	lsls	r3, r3, #7
 8003420:	4413      	add	r3, r2
 8003422:	3384      	adds	r3, #132	@ 0x84
 8003424:	69da      	ldr	r2, [r3, #28]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4619      	mov	r1, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	01db      	lsls	r3, r3, #7
 8003430:	440b      	add	r3, r1
 8003432:	3384      	adds	r3, #132	@ 0x84
 8003434:	4619      	mov	r1, r3
 8003436:	4b4f      	ldr	r3, [pc, #316]	@ (8003574 <LTDC_SetConfig+0x2e4>)
 8003438:	4013      	ands	r3, r2
 800343a:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	69da      	ldr	r2, [r3, #28]
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	6a1b      	ldr	r3, [r3, #32]
 8003444:	68f9      	ldr	r1, [r7, #12]
 8003446:	6809      	ldr	r1, [r1, #0]
 8003448:	4608      	mov	r0, r1
 800344a:	6879      	ldr	r1, [r7, #4]
 800344c:	01c9      	lsls	r1, r1, #7
 800344e:	4401      	add	r1, r0
 8003450:	3184      	adds	r1, #132	@ 0x84
 8003452:	4313      	orrs	r3, r2
 8003454:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	461a      	mov	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	01db      	lsls	r3, r3, #7
 8003460:	4413      	add	r3, r2
 8003462:	3384      	adds	r3, #132	@ 0x84
 8003464:	461a      	mov	r2, r3
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346a:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	691b      	ldr	r3, [r3, #16]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d102      	bne.n	800347a <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 8003474:	2304      	movs	r3, #4
 8003476:	61fb      	str	r3, [r7, #28]
 8003478:	e01b      	b.n	80034b2 <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	2b01      	cmp	r3, #1
 8003480:	d102      	bne.n	8003488 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 8003482:	2303      	movs	r3, #3
 8003484:	61fb      	str	r3, [r7, #28]
 8003486:	e014      	b.n	80034b2 <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	691b      	ldr	r3, [r3, #16]
 800348c:	2b04      	cmp	r3, #4
 800348e:	d00b      	beq.n	80034a8 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003494:	2b02      	cmp	r3, #2
 8003496:	d007      	beq.n	80034a8 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800349c:	2b03      	cmp	r3, #3
 800349e:	d003      	beq.n	80034a8 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80034a4:	2b07      	cmp	r3, #7
 80034a6:	d102      	bne.n	80034ae <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 80034a8:	2302      	movs	r3, #2
 80034aa:	61fb      	str	r3, [r7, #28]
 80034ac:	e001      	b.n	80034b2 <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 80034ae:	2301      	movs	r3, #1
 80034b0:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	461a      	mov	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	01db      	lsls	r3, r3, #7
 80034bc:	4413      	add	r3, r2
 80034be:	3384      	adds	r3, #132	@ 0x84
 80034c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c2:	68fa      	ldr	r2, [r7, #12]
 80034c4:	6812      	ldr	r2, [r2, #0]
 80034c6:	4611      	mov	r1, r2
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	01d2      	lsls	r2, r2, #7
 80034cc:	440a      	add	r2, r1
 80034ce:	3284      	adds	r2, #132	@ 0x84
 80034d0:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80034d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) |
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034da:	69fa      	ldr	r2, [r7, #28]
 80034dc:	fb02 f303 	mul.w	r3, r2, r3
 80034e0:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	6859      	ldr	r1, [r3, #4]
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	1acb      	subs	r3, r1, r3
 80034ec:	69f9      	ldr	r1, [r7, #28]
 80034ee:	fb01 f303 	mul.w	r3, r1, r3
 80034f2:	3307      	adds	r3, #7
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) |
 80034f4:	68f9      	ldr	r1, [r7, #12]
 80034f6:	6809      	ldr	r1, [r1, #0]
 80034f8:	4608      	mov	r0, r1
 80034fa:	6879      	ldr	r1, [r7, #4]
 80034fc:	01c9      	lsls	r1, r1, #7
 80034fe:	4401      	add	r1, r0
 8003500:	3184      	adds	r1, #132	@ 0x84
 8003502:	4313      	orrs	r3, r2
 8003504:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	461a      	mov	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	01db      	lsls	r3, r3, #7
 8003510:	4413      	add	r3, r2
 8003512:	3384      	adds	r3, #132	@ 0x84
 8003514:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4619      	mov	r1, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	01db      	lsls	r3, r3, #7
 8003520:	440b      	add	r3, r1
 8003522:	3384      	adds	r3, #132	@ 0x84
 8003524:	4619      	mov	r1, r3
 8003526:	4b14      	ldr	r3, [pc, #80]	@ (8003578 <LTDC_SetConfig+0x2e8>)
 8003528:	4013      	ands	r3, r2
 800352a:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	461a      	mov	r2, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	01db      	lsls	r3, r3, #7
 8003536:	4413      	add	r3, r2
 8003538:	3384      	adds	r3, #132	@ 0x84
 800353a:	461a      	mov	r2, r3
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003540:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	461a      	mov	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	01db      	lsls	r3, r3, #7
 800354c:	4413      	add	r3, r2
 800354e:	3384      	adds	r3, #132	@ 0x84
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	68fa      	ldr	r2, [r7, #12]
 8003554:	6812      	ldr	r2, [r2, #0]
 8003556:	4611      	mov	r1, r2
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	01d2      	lsls	r2, r2, #7
 800355c:	440a      	add	r2, r1
 800355e:	3284      	adds	r2, #132	@ 0x84
 8003560:	f043 0301 	orr.w	r3, r3, #1
 8003564:	6013      	str	r3, [r2, #0]
}
 8003566:	bf00      	nop
 8003568:	3724      	adds	r7, #36	@ 0x24
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	fffff8f8 	.word	0xfffff8f8
 8003578:	fffff800 	.word	0xfffff800

0800357c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003584:	4b29      	ldr	r3, [pc, #164]	@ (800362c <HAL_PWREx_ConfigSupply+0xb0>)
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	f003 0307 	and.w	r3, r3, #7
 800358c:	2b06      	cmp	r3, #6
 800358e:	d00a      	beq.n	80035a6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003590:	4b26      	ldr	r3, [pc, #152]	@ (800362c <HAL_PWREx_ConfigSupply+0xb0>)
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	429a      	cmp	r2, r3
 800359c:	d001      	beq.n	80035a2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e040      	b.n	8003624 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80035a2:	2300      	movs	r3, #0
 80035a4:	e03e      	b.n	8003624 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80035a6:	4b21      	ldr	r3, [pc, #132]	@ (800362c <HAL_PWREx_ConfigSupply+0xb0>)
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80035ae:	491f      	ldr	r1, [pc, #124]	@ (800362c <HAL_PWREx_ConfigSupply+0xb0>)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80035b6:	f7fe fb59 	bl	8001c6c <HAL_GetTick>
 80035ba:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80035bc:	e009      	b.n	80035d2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80035be:	f7fe fb55 	bl	8001c6c <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80035cc:	d901      	bls.n	80035d2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e028      	b.n	8003624 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80035d2:	4b16      	ldr	r3, [pc, #88]	@ (800362c <HAL_PWREx_ConfigSupply+0xb0>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035de:	d1ee      	bne.n	80035be <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2b1e      	cmp	r3, #30
 80035e4:	d008      	beq.n	80035f8 <HAL_PWREx_ConfigSupply+0x7c>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80035ea:	d005      	beq.n	80035f8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b1d      	cmp	r3, #29
 80035f0:	d002      	beq.n	80035f8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2b2d      	cmp	r3, #45	@ 0x2d
 80035f6:	d114      	bne.n	8003622 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80035f8:	f7fe fb38 	bl	8001c6c <HAL_GetTick>
 80035fc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80035fe:	e009      	b.n	8003614 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003600:	f7fe fb34 	bl	8001c6c <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800360e:	d901      	bls.n	8003614 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e007      	b.n	8003624 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003614:	4b05      	ldr	r3, [pc, #20]	@ (800362c <HAL_PWREx_ConfigSupply+0xb0>)
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800361c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003620:	d1ee      	bne.n	8003600 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	58024800 	.word	0x58024800

08003630 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b08c      	sub	sp, #48	@ 0x30
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d102      	bne.n	8003644 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	f000 bc48 	b.w	8003ed4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0301 	and.w	r3, r3, #1
 800364c:	2b00      	cmp	r3, #0
 800364e:	f000 8088 	beq.w	8003762 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003652:	4b99      	ldr	r3, [pc, #612]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800365a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800365c:	4b96      	ldr	r3, [pc, #600]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 800365e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003660:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003664:	2b10      	cmp	r3, #16
 8003666:	d007      	beq.n	8003678 <HAL_RCC_OscConfig+0x48>
 8003668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800366a:	2b18      	cmp	r3, #24
 800366c:	d111      	bne.n	8003692 <HAL_RCC_OscConfig+0x62>
 800366e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003670:	f003 0303 	and.w	r3, r3, #3
 8003674:	2b02      	cmp	r3, #2
 8003676:	d10c      	bne.n	8003692 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003678:	4b8f      	ldr	r3, [pc, #572]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d06d      	beq.n	8003760 <HAL_RCC_OscConfig+0x130>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d169      	bne.n	8003760 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	f000 bc21 	b.w	8003ed4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800369a:	d106      	bne.n	80036aa <HAL_RCC_OscConfig+0x7a>
 800369c:	4b86      	ldr	r3, [pc, #536]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a85      	ldr	r2, [pc, #532]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80036a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036a6:	6013      	str	r3, [r2, #0]
 80036a8:	e02e      	b.n	8003708 <HAL_RCC_OscConfig+0xd8>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10c      	bne.n	80036cc <HAL_RCC_OscConfig+0x9c>
 80036b2:	4b81      	ldr	r3, [pc, #516]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a80      	ldr	r2, [pc, #512]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80036b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036bc:	6013      	str	r3, [r2, #0]
 80036be:	4b7e      	ldr	r3, [pc, #504]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a7d      	ldr	r2, [pc, #500]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80036c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036c8:	6013      	str	r3, [r2, #0]
 80036ca:	e01d      	b.n	8003708 <HAL_RCC_OscConfig+0xd8>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036d4:	d10c      	bne.n	80036f0 <HAL_RCC_OscConfig+0xc0>
 80036d6:	4b78      	ldr	r3, [pc, #480]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a77      	ldr	r2, [pc, #476]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80036dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036e0:	6013      	str	r3, [r2, #0]
 80036e2:	4b75      	ldr	r3, [pc, #468]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a74      	ldr	r2, [pc, #464]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80036e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036ec:	6013      	str	r3, [r2, #0]
 80036ee:	e00b      	b.n	8003708 <HAL_RCC_OscConfig+0xd8>
 80036f0:	4b71      	ldr	r3, [pc, #452]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a70      	ldr	r2, [pc, #448]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80036f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036fa:	6013      	str	r3, [r2, #0]
 80036fc:	4b6e      	ldr	r3, [pc, #440]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a6d      	ldr	r2, [pc, #436]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 8003702:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003706:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d013      	beq.n	8003738 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003710:	f7fe faac 	bl	8001c6c <HAL_GetTick>
 8003714:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003716:	e008      	b.n	800372a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003718:	f7fe faa8 	bl	8001c6c <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b64      	cmp	r3, #100	@ 0x64
 8003724:	d901      	bls.n	800372a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e3d4      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800372a:	4b63      	ldr	r3, [pc, #396]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d0f0      	beq.n	8003718 <HAL_RCC_OscConfig+0xe8>
 8003736:	e014      	b.n	8003762 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003738:	f7fe fa98 	bl	8001c6c <HAL_GetTick>
 800373c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800373e:	e008      	b.n	8003752 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003740:	f7fe fa94 	bl	8001c6c <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	2b64      	cmp	r3, #100	@ 0x64
 800374c:	d901      	bls.n	8003752 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e3c0      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003752:	4b59      	ldr	r3, [pc, #356]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1f0      	bne.n	8003740 <HAL_RCC_OscConfig+0x110>
 800375e:	e000      	b.n	8003762 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003760:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b00      	cmp	r3, #0
 800376c:	f000 80ca 	beq.w	8003904 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003770:	4b51      	ldr	r3, [pc, #324]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 8003772:	691b      	ldr	r3, [r3, #16]
 8003774:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003778:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800377a:	4b4f      	ldr	r3, [pc, #316]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 800377c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800377e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003780:	6a3b      	ldr	r3, [r7, #32]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d007      	beq.n	8003796 <HAL_RCC_OscConfig+0x166>
 8003786:	6a3b      	ldr	r3, [r7, #32]
 8003788:	2b18      	cmp	r3, #24
 800378a:	d156      	bne.n	800383a <HAL_RCC_OscConfig+0x20a>
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	f003 0303 	and.w	r3, r3, #3
 8003792:	2b00      	cmp	r3, #0
 8003794:	d151      	bne.n	800383a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003796:	4b48      	ldr	r3, [pc, #288]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0304 	and.w	r3, r3, #4
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d005      	beq.n	80037ae <HAL_RCC_OscConfig+0x17e>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d101      	bne.n	80037ae <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e392      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80037ae:	4b42      	ldr	r3, [pc, #264]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f023 0219 	bic.w	r2, r3, #25
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	493f      	ldr	r1, [pc, #252]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80037bc:	4313      	orrs	r3, r2
 80037be:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c0:	f7fe fa54 	bl	8001c6c <HAL_GetTick>
 80037c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037c8:	f7fe fa50 	bl	8001c6c <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e37c      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80037da:	4b37      	ldr	r3, [pc, #220]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0304 	and.w	r3, r3, #4
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d0f0      	beq.n	80037c8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037e6:	f7fe fa71 	bl	8001ccc <HAL_GetREVID>
 80037ea:	4603      	mov	r3, r0
 80037ec:	f241 0203 	movw	r2, #4099	@ 0x1003
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d817      	bhi.n	8003824 <HAL_RCC_OscConfig+0x1f4>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	691b      	ldr	r3, [r3, #16]
 80037f8:	2b40      	cmp	r3, #64	@ 0x40
 80037fa:	d108      	bne.n	800380e <HAL_RCC_OscConfig+0x1de>
 80037fc:	4b2e      	ldr	r3, [pc, #184]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003804:	4a2c      	ldr	r2, [pc, #176]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 8003806:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800380a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800380c:	e07a      	b.n	8003904 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800380e:	4b2a      	ldr	r3, [pc, #168]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	691b      	ldr	r3, [r3, #16]
 800381a:	031b      	lsls	r3, r3, #12
 800381c:	4926      	ldr	r1, [pc, #152]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 800381e:	4313      	orrs	r3, r2
 8003820:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003822:	e06f      	b.n	8003904 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003824:	4b24      	ldr	r3, [pc, #144]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	691b      	ldr	r3, [r3, #16]
 8003830:	061b      	lsls	r3, r3, #24
 8003832:	4921      	ldr	r1, [pc, #132]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 8003834:	4313      	orrs	r3, r2
 8003836:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003838:	e064      	b.n	8003904 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d047      	beq.n	80038d2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003842:	4b1d      	ldr	r3, [pc, #116]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f023 0219 	bic.w	r2, r3, #25
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	491a      	ldr	r1, [pc, #104]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 8003850:	4313      	orrs	r3, r2
 8003852:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003854:	f7fe fa0a 	bl	8001c6c <HAL_GetTick>
 8003858:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800385a:	e008      	b.n	800386e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800385c:	f7fe fa06 	bl	8001c6c <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b02      	cmp	r3, #2
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e332      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800386e:	4b12      	ldr	r3, [pc, #72]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0304 	and.w	r3, r3, #4
 8003876:	2b00      	cmp	r3, #0
 8003878:	d0f0      	beq.n	800385c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800387a:	f7fe fa27 	bl	8001ccc <HAL_GetREVID>
 800387e:	4603      	mov	r3, r0
 8003880:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003884:	4293      	cmp	r3, r2
 8003886:	d819      	bhi.n	80038bc <HAL_RCC_OscConfig+0x28c>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	691b      	ldr	r3, [r3, #16]
 800388c:	2b40      	cmp	r3, #64	@ 0x40
 800388e:	d108      	bne.n	80038a2 <HAL_RCC_OscConfig+0x272>
 8003890:	4b09      	ldr	r3, [pc, #36]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003898:	4a07      	ldr	r2, [pc, #28]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 800389a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800389e:	6053      	str	r3, [r2, #4]
 80038a0:	e030      	b.n	8003904 <HAL_RCC_OscConfig+0x2d4>
 80038a2:	4b05      	ldr	r3, [pc, #20]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	691b      	ldr	r3, [r3, #16]
 80038ae:	031b      	lsls	r3, r3, #12
 80038b0:	4901      	ldr	r1, [pc, #4]	@ (80038b8 <HAL_RCC_OscConfig+0x288>)
 80038b2:	4313      	orrs	r3, r2
 80038b4:	604b      	str	r3, [r1, #4]
 80038b6:	e025      	b.n	8003904 <HAL_RCC_OscConfig+0x2d4>
 80038b8:	58024400 	.word	0x58024400
 80038bc:	4b9a      	ldr	r3, [pc, #616]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	691b      	ldr	r3, [r3, #16]
 80038c8:	061b      	lsls	r3, r3, #24
 80038ca:	4997      	ldr	r1, [pc, #604]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	604b      	str	r3, [r1, #4]
 80038d0:	e018      	b.n	8003904 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038d2:	4b95      	ldr	r3, [pc, #596]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a94      	ldr	r2, [pc, #592]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 80038d8:	f023 0301 	bic.w	r3, r3, #1
 80038dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038de:	f7fe f9c5 	bl	8001c6c <HAL_GetTick>
 80038e2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80038e4:	e008      	b.n	80038f8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038e6:	f7fe f9c1 	bl	8001c6c <HAL_GetTick>
 80038ea:	4602      	mov	r2, r0
 80038ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ee:	1ad3      	subs	r3, r2, r3
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	d901      	bls.n	80038f8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e2ed      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80038f8:	4b8b      	ldr	r3, [pc, #556]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0304 	and.w	r3, r3, #4
 8003900:	2b00      	cmp	r3, #0
 8003902:	d1f0      	bne.n	80038e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0310 	and.w	r3, r3, #16
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 80a9 	beq.w	8003a64 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003912:	4b85      	ldr	r3, [pc, #532]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800391a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800391c:	4b82      	ldr	r3, [pc, #520]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 800391e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003920:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	2b08      	cmp	r3, #8
 8003926:	d007      	beq.n	8003938 <HAL_RCC_OscConfig+0x308>
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	2b18      	cmp	r3, #24
 800392c:	d13a      	bne.n	80039a4 <HAL_RCC_OscConfig+0x374>
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	f003 0303 	and.w	r3, r3, #3
 8003934:	2b01      	cmp	r3, #1
 8003936:	d135      	bne.n	80039a4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003938:	4b7b      	ldr	r3, [pc, #492]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003940:	2b00      	cmp	r3, #0
 8003942:	d005      	beq.n	8003950 <HAL_RCC_OscConfig+0x320>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	69db      	ldr	r3, [r3, #28]
 8003948:	2b80      	cmp	r3, #128	@ 0x80
 800394a:	d001      	beq.n	8003950 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e2c1      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003950:	f7fe f9bc 	bl	8001ccc <HAL_GetREVID>
 8003954:	4603      	mov	r3, r0
 8003956:	f241 0203 	movw	r2, #4099	@ 0x1003
 800395a:	4293      	cmp	r3, r2
 800395c:	d817      	bhi.n	800398e <HAL_RCC_OscConfig+0x35e>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6a1b      	ldr	r3, [r3, #32]
 8003962:	2b20      	cmp	r3, #32
 8003964:	d108      	bne.n	8003978 <HAL_RCC_OscConfig+0x348>
 8003966:	4b70      	ldr	r3, [pc, #448]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800396e:	4a6e      	ldr	r2, [pc, #440]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003970:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003974:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003976:	e075      	b.n	8003a64 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003978:	4b6b      	ldr	r3, [pc, #428]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6a1b      	ldr	r3, [r3, #32]
 8003984:	069b      	lsls	r3, r3, #26
 8003986:	4968      	ldr	r1, [pc, #416]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003988:	4313      	orrs	r3, r2
 800398a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800398c:	e06a      	b.n	8003a64 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800398e:	4b66      	ldr	r3, [pc, #408]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	061b      	lsls	r3, r3, #24
 800399c:	4962      	ldr	r1, [pc, #392]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80039a2:	e05f      	b.n	8003a64 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	69db      	ldr	r3, [r3, #28]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d042      	beq.n	8003a32 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80039ac:	4b5e      	ldr	r3, [pc, #376]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a5d      	ldr	r2, [pc, #372]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 80039b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b8:	f7fe f958 	bl	8001c6c <HAL_GetTick>
 80039bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80039be:	e008      	b.n	80039d2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80039c0:	f7fe f954 	bl	8001c6c <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d901      	bls.n	80039d2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e280      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80039d2:	4b55      	ldr	r3, [pc, #340]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d0f0      	beq.n	80039c0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80039de:	f7fe f975 	bl	8001ccc <HAL_GetREVID>
 80039e2:	4603      	mov	r3, r0
 80039e4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d817      	bhi.n	8003a1c <HAL_RCC_OscConfig+0x3ec>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6a1b      	ldr	r3, [r3, #32]
 80039f0:	2b20      	cmp	r3, #32
 80039f2:	d108      	bne.n	8003a06 <HAL_RCC_OscConfig+0x3d6>
 80039f4:	4b4c      	ldr	r3, [pc, #304]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80039fc:	4a4a      	ldr	r2, [pc, #296]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 80039fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003a02:	6053      	str	r3, [r2, #4]
 8003a04:	e02e      	b.n	8003a64 <HAL_RCC_OscConfig+0x434>
 8003a06:	4b48      	ldr	r3, [pc, #288]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	069b      	lsls	r3, r3, #26
 8003a14:	4944      	ldr	r1, [pc, #272]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	604b      	str	r3, [r1, #4]
 8003a1a:	e023      	b.n	8003a64 <HAL_RCC_OscConfig+0x434>
 8003a1c:	4b42      	ldr	r3, [pc, #264]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a1b      	ldr	r3, [r3, #32]
 8003a28:	061b      	lsls	r3, r3, #24
 8003a2a:	493f      	ldr	r1, [pc, #252]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	60cb      	str	r3, [r1, #12]
 8003a30:	e018      	b.n	8003a64 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003a32:	4b3d      	ldr	r3, [pc, #244]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a3c      	ldr	r2, [pc, #240]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003a38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a3e:	f7fe f915 	bl	8001c6c <HAL_GetTick>
 8003a42:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003a44:	e008      	b.n	8003a58 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003a46:	f7fe f911 	bl	8001c6c <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d901      	bls.n	8003a58 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e23d      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003a58:	4b33      	ldr	r3, [pc, #204]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1f0      	bne.n	8003a46 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0308 	and.w	r3, r3, #8
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d036      	beq.n	8003ade <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	695b      	ldr	r3, [r3, #20]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d019      	beq.n	8003aac <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a78:	4b2b      	ldr	r3, [pc, #172]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003a7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a7c:	4a2a      	ldr	r2, [pc, #168]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003a7e:	f043 0301 	orr.w	r3, r3, #1
 8003a82:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a84:	f7fe f8f2 	bl	8001c6c <HAL_GetTick>
 8003a88:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003a8a:	e008      	b.n	8003a9e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a8c:	f7fe f8ee 	bl	8001c6c <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d901      	bls.n	8003a9e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e21a      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003a9e:	4b22      	ldr	r3, [pc, #136]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003aa0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d0f0      	beq.n	8003a8c <HAL_RCC_OscConfig+0x45c>
 8003aaa:	e018      	b.n	8003ade <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003aac:	4b1e      	ldr	r3, [pc, #120]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003aae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ab0:	4a1d      	ldr	r2, [pc, #116]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003ab2:	f023 0301 	bic.w	r3, r3, #1
 8003ab6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ab8:	f7fe f8d8 	bl	8001c6c <HAL_GetTick>
 8003abc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ac0:	f7fe f8d4 	bl	8001c6c <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e200      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003ad2:	4b15      	ldr	r3, [pc, #84]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003ad4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ad6:	f003 0302 	and.w	r3, r3, #2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1f0      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0320 	and.w	r3, r3, #32
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d039      	beq.n	8003b5e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	699b      	ldr	r3, [r3, #24]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d01c      	beq.n	8003b2c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003af2:	4b0d      	ldr	r3, [pc, #52]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a0c      	ldr	r2, [pc, #48]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003af8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003afc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003afe:	f7fe f8b5 	bl	8001c6c <HAL_GetTick>
 8003b02:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003b04:	e008      	b.n	8003b18 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b06:	f7fe f8b1 	bl	8001c6c <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d901      	bls.n	8003b18 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e1dd      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003b18:	4b03      	ldr	r3, [pc, #12]	@ (8003b28 <HAL_RCC_OscConfig+0x4f8>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d0f0      	beq.n	8003b06 <HAL_RCC_OscConfig+0x4d6>
 8003b24:	e01b      	b.n	8003b5e <HAL_RCC_OscConfig+0x52e>
 8003b26:	bf00      	nop
 8003b28:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003b2c:	4b9b      	ldr	r3, [pc, #620]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a9a      	ldr	r2, [pc, #616]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003b32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b36:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003b38:	f7fe f898 	bl	8001c6c <HAL_GetTick>
 8003b3c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003b3e:	e008      	b.n	8003b52 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b40:	f7fe f894 	bl	8001c6c <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e1c0      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003b52:	4b92      	ldr	r3, [pc, #584]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1f0      	bne.n	8003b40 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0304 	and.w	r3, r3, #4
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f000 8081 	beq.w	8003c6e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003b6c:	4b8c      	ldr	r3, [pc, #560]	@ (8003da0 <HAL_RCC_OscConfig+0x770>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a8b      	ldr	r2, [pc, #556]	@ (8003da0 <HAL_RCC_OscConfig+0x770>)
 8003b72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b78:	f7fe f878 	bl	8001c6c <HAL_GetTick>
 8003b7c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b7e:	e008      	b.n	8003b92 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b80:	f7fe f874 	bl	8001c6c <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	2b64      	cmp	r3, #100	@ 0x64
 8003b8c:	d901      	bls.n	8003b92 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e1a0      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b92:	4b83      	ldr	r3, [pc, #524]	@ (8003da0 <HAL_RCC_OscConfig+0x770>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d0f0      	beq.n	8003b80 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d106      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x584>
 8003ba6:	4b7d      	ldr	r3, [pc, #500]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003ba8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003baa:	4a7c      	ldr	r2, [pc, #496]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003bac:	f043 0301 	orr.w	r3, r3, #1
 8003bb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bb2:	e02d      	b.n	8003c10 <HAL_RCC_OscConfig+0x5e0>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10c      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x5a6>
 8003bbc:	4b77      	ldr	r3, [pc, #476]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003bbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bc0:	4a76      	ldr	r2, [pc, #472]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003bc2:	f023 0301 	bic.w	r3, r3, #1
 8003bc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bc8:	4b74      	ldr	r3, [pc, #464]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bcc:	4a73      	ldr	r2, [pc, #460]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003bce:	f023 0304 	bic.w	r3, r3, #4
 8003bd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bd4:	e01c      	b.n	8003c10 <HAL_RCC_OscConfig+0x5e0>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	2b05      	cmp	r3, #5
 8003bdc:	d10c      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x5c8>
 8003bde:	4b6f      	ldr	r3, [pc, #444]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003be2:	4a6e      	ldr	r2, [pc, #440]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003be4:	f043 0304 	orr.w	r3, r3, #4
 8003be8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bea:	4b6c      	ldr	r3, [pc, #432]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bee:	4a6b      	ldr	r2, [pc, #428]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003bf0:	f043 0301 	orr.w	r3, r3, #1
 8003bf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bf6:	e00b      	b.n	8003c10 <HAL_RCC_OscConfig+0x5e0>
 8003bf8:	4b68      	ldr	r3, [pc, #416]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003bfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bfc:	4a67      	ldr	r2, [pc, #412]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003bfe:	f023 0301 	bic.w	r3, r3, #1
 8003c02:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c04:	4b65      	ldr	r3, [pc, #404]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003c06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c08:	4a64      	ldr	r2, [pc, #400]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003c0a:	f023 0304 	bic.w	r3, r3, #4
 8003c0e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d015      	beq.n	8003c44 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c18:	f7fe f828 	bl	8001c6c <HAL_GetTick>
 8003c1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c1e:	e00a      	b.n	8003c36 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c20:	f7fe f824 	bl	8001c6c <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e14e      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c36:	4b59      	ldr	r3, [pc, #356]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003c38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d0ee      	beq.n	8003c20 <HAL_RCC_OscConfig+0x5f0>
 8003c42:	e014      	b.n	8003c6e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c44:	f7fe f812 	bl	8001c6c <HAL_GetTick>
 8003c48:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003c4a:	e00a      	b.n	8003c62 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c4c:	f7fe f80e 	bl	8001c6c <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e138      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003c62:	4b4e      	ldr	r3, [pc, #312]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003c64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c66:	f003 0302 	and.w	r3, r3, #2
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1ee      	bne.n	8003c4c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	f000 812d 	beq.w	8003ed2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003c78:	4b48      	ldr	r3, [pc, #288]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003c7a:	691b      	ldr	r3, [r3, #16]
 8003c7c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c80:	2b18      	cmp	r3, #24
 8003c82:	f000 80bd 	beq.w	8003e00 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	f040 809e 	bne.w	8003dcc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c90:	4b42      	ldr	r3, [pc, #264]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a41      	ldr	r2, [pc, #260]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003c96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c9c:	f7fd ffe6 	bl	8001c6c <HAL_GetTick>
 8003ca0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ca4:	f7fd ffe2 	bl	8001c6c <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e10e      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003cb6:	4b39      	ldr	r3, [pc, #228]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1f0      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cc2:	4b36      	ldr	r3, [pc, #216]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003cc4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003cc6:	4b37      	ldr	r3, [pc, #220]	@ (8003da4 <HAL_RCC_OscConfig+0x774>)
 8003cc8:	4013      	ands	r3, r2
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003cd2:	0112      	lsls	r2, r2, #4
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	4931      	ldr	r1, [pc, #196]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	628b      	str	r3, [r1, #40]	@ 0x28
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce0:	3b01      	subs	r3, #1
 8003ce2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cea:	3b01      	subs	r3, #1
 8003cec:	025b      	lsls	r3, r3, #9
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	431a      	orrs	r2, r3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	041b      	lsls	r3, r3, #16
 8003cfa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003cfe:	431a      	orrs	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d04:	3b01      	subs	r3, #1
 8003d06:	061b      	lsls	r3, r3, #24
 8003d08:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003d0c:	4923      	ldr	r1, [pc, #140]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003d12:	4b22      	ldr	r3, [pc, #136]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d16:	4a21      	ldr	r2, [pc, #132]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d18:	f023 0301 	bic.w	r3, r3, #1
 8003d1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003d1e:	4b1f      	ldr	r3, [pc, #124]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d22:	4b21      	ldr	r3, [pc, #132]	@ (8003da8 <HAL_RCC_OscConfig+0x778>)
 8003d24:	4013      	ands	r3, r2
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003d2a:	00d2      	lsls	r2, r2, #3
 8003d2c:	491b      	ldr	r1, [pc, #108]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003d32:	4b1a      	ldr	r3, [pc, #104]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d36:	f023 020c 	bic.w	r2, r3, #12
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3e:	4917      	ldr	r1, [pc, #92]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003d44:	4b15      	ldr	r3, [pc, #84]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d48:	f023 0202 	bic.w	r2, r3, #2
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d50:	4912      	ldr	r1, [pc, #72]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d52:	4313      	orrs	r3, r2
 8003d54:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003d56:	4b11      	ldr	r3, [pc, #68]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5a:	4a10      	ldr	r2, [pc, #64]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d60:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d62:	4b0e      	ldr	r3, [pc, #56]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d66:	4a0d      	ldr	r2, [pc, #52]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d72:	4a0a      	ldr	r2, [pc, #40]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003d7a:	4b08      	ldr	r3, [pc, #32]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d7e:	4a07      	ldr	r2, [pc, #28]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d80:	f043 0301 	orr.w	r3, r3, #1
 8003d84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d86:	4b05      	ldr	r3, [pc, #20]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a04      	ldr	r2, [pc, #16]	@ (8003d9c <HAL_RCC_OscConfig+0x76c>)
 8003d8c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d92:	f7fd ff6b 	bl	8001c6c <HAL_GetTick>
 8003d96:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d98:	e011      	b.n	8003dbe <HAL_RCC_OscConfig+0x78e>
 8003d9a:	bf00      	nop
 8003d9c:	58024400 	.word	0x58024400
 8003da0:	58024800 	.word	0x58024800
 8003da4:	fffffc0c 	.word	0xfffffc0c
 8003da8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dac:	f7fd ff5e 	bl	8001c6c <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e08a      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003dbe:	4b47      	ldr	r3, [pc, #284]	@ (8003edc <HAL_RCC_OscConfig+0x8ac>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d0f0      	beq.n	8003dac <HAL_RCC_OscConfig+0x77c>
 8003dca:	e082      	b.n	8003ed2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dcc:	4b43      	ldr	r3, [pc, #268]	@ (8003edc <HAL_RCC_OscConfig+0x8ac>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a42      	ldr	r2, [pc, #264]	@ (8003edc <HAL_RCC_OscConfig+0x8ac>)
 8003dd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dd8:	f7fd ff48 	bl	8001c6c <HAL_GetTick>
 8003ddc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003dde:	e008      	b.n	8003df2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003de0:	f7fd ff44 	bl	8001c6c <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d901      	bls.n	8003df2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e070      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003df2:	4b3a      	ldr	r3, [pc, #232]	@ (8003edc <HAL_RCC_OscConfig+0x8ac>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1f0      	bne.n	8003de0 <HAL_RCC_OscConfig+0x7b0>
 8003dfe:	e068      	b.n	8003ed2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003e00:	4b36      	ldr	r3, [pc, #216]	@ (8003edc <HAL_RCC_OscConfig+0x8ac>)
 8003e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e04:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003e06:	4b35      	ldr	r3, [pc, #212]	@ (8003edc <HAL_RCC_OscConfig+0x8ac>)
 8003e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e0a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d031      	beq.n	8003e78 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	f003 0203 	and.w	r2, r3, #3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d12a      	bne.n	8003e78 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	091b      	lsrs	r3, r3, #4
 8003e26:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d122      	bne.n	8003e78 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d11a      	bne.n	8003e78 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	0a5b      	lsrs	r3, r3, #9
 8003e46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e4e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d111      	bne.n	8003e78 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	0c1b      	lsrs	r3, r3, #16
 8003e58:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e60:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d108      	bne.n	8003e78 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	0e1b      	lsrs	r3, r3, #24
 8003e6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e72:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d001      	beq.n	8003e7c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e02b      	b.n	8003ed4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003e7c:	4b17      	ldr	r3, [pc, #92]	@ (8003edc <HAL_RCC_OscConfig+0x8ac>)
 8003e7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e80:	08db      	lsrs	r3, r3, #3
 8003e82:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e86:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e8c:	693a      	ldr	r2, [r7, #16]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d01f      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003e92:	4b12      	ldr	r3, [pc, #72]	@ (8003edc <HAL_RCC_OscConfig+0x8ac>)
 8003e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e96:	4a11      	ldr	r2, [pc, #68]	@ (8003edc <HAL_RCC_OscConfig+0x8ac>)
 8003e98:	f023 0301 	bic.w	r3, r3, #1
 8003e9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003e9e:	f7fd fee5 	bl	8001c6c <HAL_GetTick>
 8003ea2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003ea4:	bf00      	nop
 8003ea6:	f7fd fee1 	bl	8001c6c <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d0f9      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8003edc <HAL_RCC_OscConfig+0x8ac>)
 8003eb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee0 <HAL_RCC_OscConfig+0x8b0>)
 8003eb8:	4013      	ands	r3, r2
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003ebe:	00d2      	lsls	r2, r2, #3
 8003ec0:	4906      	ldr	r1, [pc, #24]	@ (8003edc <HAL_RCC_OscConfig+0x8ac>)
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003ec6:	4b05      	ldr	r3, [pc, #20]	@ (8003edc <HAL_RCC_OscConfig+0x8ac>)
 8003ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eca:	4a04      	ldr	r2, [pc, #16]	@ (8003edc <HAL_RCC_OscConfig+0x8ac>)
 8003ecc:	f043 0301 	orr.w	r3, r3, #1
 8003ed0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3730      	adds	r7, #48	@ 0x30
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	58024400 	.word	0x58024400
 8003ee0:	ffff0007 	.word	0xffff0007

08003ee4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d101      	bne.n	8003ef8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e19c      	b.n	8004232 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ef8:	4b8a      	ldr	r3, [pc, #552]	@ (8004124 <HAL_RCC_ClockConfig+0x240>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 030f 	and.w	r3, r3, #15
 8003f00:	683a      	ldr	r2, [r7, #0]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d910      	bls.n	8003f28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f06:	4b87      	ldr	r3, [pc, #540]	@ (8004124 <HAL_RCC_ClockConfig+0x240>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f023 020f 	bic.w	r2, r3, #15
 8003f0e:	4985      	ldr	r1, [pc, #532]	@ (8004124 <HAL_RCC_ClockConfig+0x240>)
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f16:	4b83      	ldr	r3, [pc, #524]	@ (8004124 <HAL_RCC_ClockConfig+0x240>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 030f 	and.w	r3, r3, #15
 8003f1e:	683a      	ldr	r2, [r7, #0]
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d001      	beq.n	8003f28 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e184      	b.n	8004232 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0304 	and.w	r3, r3, #4
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d010      	beq.n	8003f56 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	691a      	ldr	r2, [r3, #16]
 8003f38:	4b7b      	ldr	r3, [pc, #492]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d908      	bls.n	8003f56 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003f44:	4b78      	ldr	r3, [pc, #480]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8003f46:	699b      	ldr	r3, [r3, #24]
 8003f48:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	4975      	ldr	r1, [pc, #468]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8003f52:	4313      	orrs	r3, r2
 8003f54:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0308 	and.w	r3, r3, #8
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d010      	beq.n	8003f84 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	695a      	ldr	r2, [r3, #20]
 8003f66:	4b70      	ldr	r3, [pc, #448]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8003f68:	69db      	ldr	r3, [r3, #28]
 8003f6a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d908      	bls.n	8003f84 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003f72:	4b6d      	ldr	r3, [pc, #436]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8003f74:	69db      	ldr	r3, [r3, #28]
 8003f76:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	496a      	ldr	r1, [pc, #424]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8003f80:	4313      	orrs	r3, r2
 8003f82:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0310 	and.w	r3, r3, #16
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d010      	beq.n	8003fb2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	699a      	ldr	r2, [r3, #24]
 8003f94:	4b64      	ldr	r3, [pc, #400]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8003f96:	69db      	ldr	r3, [r3, #28]
 8003f98:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d908      	bls.n	8003fb2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003fa0:	4b61      	ldr	r3, [pc, #388]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8003fa2:	69db      	ldr	r3, [r3, #28]
 8003fa4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	495e      	ldr	r1, [pc, #376]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0320 	and.w	r3, r3, #32
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d010      	beq.n	8003fe0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	69da      	ldr	r2, [r3, #28]
 8003fc2:	4b59      	ldr	r3, [pc, #356]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8003fc4:	6a1b      	ldr	r3, [r3, #32]
 8003fc6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d908      	bls.n	8003fe0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003fce:	4b56      	ldr	r3, [pc, #344]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8003fd0:	6a1b      	ldr	r3, [r3, #32]
 8003fd2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	69db      	ldr	r3, [r3, #28]
 8003fda:	4953      	ldr	r1, [pc, #332]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d010      	beq.n	800400e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	68da      	ldr	r2, [r3, #12]
 8003ff0:	4b4d      	ldr	r3, [pc, #308]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	f003 030f 	and.w	r3, r3, #15
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d908      	bls.n	800400e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ffc:	4b4a      	ldr	r3, [pc, #296]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8003ffe:	699b      	ldr	r3, [r3, #24]
 8004000:	f023 020f 	bic.w	r2, r3, #15
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	4947      	ldr	r1, [pc, #284]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 800400a:	4313      	orrs	r3, r2
 800400c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b00      	cmp	r3, #0
 8004018:	d055      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800401a:	4b43      	ldr	r3, [pc, #268]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 800401c:	699b      	ldr	r3, [r3, #24]
 800401e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	4940      	ldr	r1, [pc, #256]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8004028:	4313      	orrs	r3, r2
 800402a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	2b02      	cmp	r3, #2
 8004032:	d107      	bne.n	8004044 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004034:	4b3c      	ldr	r3, [pc, #240]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d121      	bne.n	8004084 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e0f6      	b.n	8004232 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	2b03      	cmp	r3, #3
 800404a:	d107      	bne.n	800405c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800404c:	4b36      	ldr	r3, [pc, #216]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d115      	bne.n	8004084 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e0ea      	b.n	8004232 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	2b01      	cmp	r3, #1
 8004062:	d107      	bne.n	8004074 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004064:	4b30      	ldr	r3, [pc, #192]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800406c:	2b00      	cmp	r3, #0
 800406e:	d109      	bne.n	8004084 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e0de      	b.n	8004232 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004074:	4b2c      	ldr	r3, [pc, #176]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0304 	and.w	r3, r3, #4
 800407c:	2b00      	cmp	r3, #0
 800407e:	d101      	bne.n	8004084 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e0d6      	b.n	8004232 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004084:	4b28      	ldr	r3, [pc, #160]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8004086:	691b      	ldr	r3, [r3, #16]
 8004088:	f023 0207 	bic.w	r2, r3, #7
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	4925      	ldr	r1, [pc, #148]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 8004092:	4313      	orrs	r3, r2
 8004094:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004096:	f7fd fde9 	bl	8001c6c <HAL_GetTick>
 800409a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800409c:	e00a      	b.n	80040b4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800409e:	f7fd fde5 	bl	8001c6c <HAL_GetTick>
 80040a2:	4602      	mov	r2, r0
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d901      	bls.n	80040b4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e0be      	b.n	8004232 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040b4:	4b1c      	ldr	r3, [pc, #112]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	00db      	lsls	r3, r3, #3
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d1eb      	bne.n	800409e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d010      	beq.n	80040f4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68da      	ldr	r2, [r3, #12]
 80040d6:	4b14      	ldr	r3, [pc, #80]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	f003 030f 	and.w	r3, r3, #15
 80040de:	429a      	cmp	r2, r3
 80040e0:	d208      	bcs.n	80040f4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040e2:	4b11      	ldr	r3, [pc, #68]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	f023 020f 	bic.w	r2, r3, #15
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	490e      	ldr	r1, [pc, #56]	@ (8004128 <HAL_RCC_ClockConfig+0x244>)
 80040f0:	4313      	orrs	r3, r2
 80040f2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004124 <HAL_RCC_ClockConfig+0x240>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 030f 	and.w	r3, r3, #15
 80040fc:	683a      	ldr	r2, [r7, #0]
 80040fe:	429a      	cmp	r2, r3
 8004100:	d214      	bcs.n	800412c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004102:	4b08      	ldr	r3, [pc, #32]	@ (8004124 <HAL_RCC_ClockConfig+0x240>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f023 020f 	bic.w	r2, r3, #15
 800410a:	4906      	ldr	r1, [pc, #24]	@ (8004124 <HAL_RCC_ClockConfig+0x240>)
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	4313      	orrs	r3, r2
 8004110:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004112:	4b04      	ldr	r3, [pc, #16]	@ (8004124 <HAL_RCC_ClockConfig+0x240>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 030f 	and.w	r3, r3, #15
 800411a:	683a      	ldr	r2, [r7, #0]
 800411c:	429a      	cmp	r2, r3
 800411e:	d005      	beq.n	800412c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e086      	b.n	8004232 <HAL_RCC_ClockConfig+0x34e>
 8004124:	52002000 	.word	0x52002000
 8004128:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b00      	cmp	r3, #0
 8004136:	d010      	beq.n	800415a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	691a      	ldr	r2, [r3, #16]
 800413c:	4b3f      	ldr	r3, [pc, #252]	@ (800423c <HAL_RCC_ClockConfig+0x358>)
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004144:	429a      	cmp	r2, r3
 8004146:	d208      	bcs.n	800415a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004148:	4b3c      	ldr	r3, [pc, #240]	@ (800423c <HAL_RCC_ClockConfig+0x358>)
 800414a:	699b      	ldr	r3, [r3, #24]
 800414c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	691b      	ldr	r3, [r3, #16]
 8004154:	4939      	ldr	r1, [pc, #228]	@ (800423c <HAL_RCC_ClockConfig+0x358>)
 8004156:	4313      	orrs	r3, r2
 8004158:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0308 	and.w	r3, r3, #8
 8004162:	2b00      	cmp	r3, #0
 8004164:	d010      	beq.n	8004188 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	695a      	ldr	r2, [r3, #20]
 800416a:	4b34      	ldr	r3, [pc, #208]	@ (800423c <HAL_RCC_ClockConfig+0x358>)
 800416c:	69db      	ldr	r3, [r3, #28]
 800416e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004172:	429a      	cmp	r2, r3
 8004174:	d208      	bcs.n	8004188 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004176:	4b31      	ldr	r3, [pc, #196]	@ (800423c <HAL_RCC_ClockConfig+0x358>)
 8004178:	69db      	ldr	r3, [r3, #28]
 800417a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	492e      	ldr	r1, [pc, #184]	@ (800423c <HAL_RCC_ClockConfig+0x358>)
 8004184:	4313      	orrs	r3, r2
 8004186:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0310 	and.w	r3, r3, #16
 8004190:	2b00      	cmp	r3, #0
 8004192:	d010      	beq.n	80041b6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	699a      	ldr	r2, [r3, #24]
 8004198:	4b28      	ldr	r3, [pc, #160]	@ (800423c <HAL_RCC_ClockConfig+0x358>)
 800419a:	69db      	ldr	r3, [r3, #28]
 800419c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d208      	bcs.n	80041b6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80041a4:	4b25      	ldr	r3, [pc, #148]	@ (800423c <HAL_RCC_ClockConfig+0x358>)
 80041a6:	69db      	ldr	r3, [r3, #28]
 80041a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	4922      	ldr	r1, [pc, #136]	@ (800423c <HAL_RCC_ClockConfig+0x358>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0320 	and.w	r3, r3, #32
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d010      	beq.n	80041e4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	69da      	ldr	r2, [r3, #28]
 80041c6:	4b1d      	ldr	r3, [pc, #116]	@ (800423c <HAL_RCC_ClockConfig+0x358>)
 80041c8:	6a1b      	ldr	r3, [r3, #32]
 80041ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d208      	bcs.n	80041e4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80041d2:	4b1a      	ldr	r3, [pc, #104]	@ (800423c <HAL_RCC_ClockConfig+0x358>)
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	69db      	ldr	r3, [r3, #28]
 80041de:	4917      	ldr	r1, [pc, #92]	@ (800423c <HAL_RCC_ClockConfig+0x358>)
 80041e0:	4313      	orrs	r3, r2
 80041e2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80041e4:	f000 f834 	bl	8004250 <HAL_RCC_GetSysClockFreq>
 80041e8:	4602      	mov	r2, r0
 80041ea:	4b14      	ldr	r3, [pc, #80]	@ (800423c <HAL_RCC_ClockConfig+0x358>)
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	0a1b      	lsrs	r3, r3, #8
 80041f0:	f003 030f 	and.w	r3, r3, #15
 80041f4:	4912      	ldr	r1, [pc, #72]	@ (8004240 <HAL_RCC_ClockConfig+0x35c>)
 80041f6:	5ccb      	ldrb	r3, [r1, r3]
 80041f8:	f003 031f 	and.w	r3, r3, #31
 80041fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004200:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004202:	4b0e      	ldr	r3, [pc, #56]	@ (800423c <HAL_RCC_ClockConfig+0x358>)
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	f003 030f 	and.w	r3, r3, #15
 800420a:	4a0d      	ldr	r2, [pc, #52]	@ (8004240 <HAL_RCC_ClockConfig+0x35c>)
 800420c:	5cd3      	ldrb	r3, [r2, r3]
 800420e:	f003 031f 	and.w	r3, r3, #31
 8004212:	693a      	ldr	r2, [r7, #16]
 8004214:	fa22 f303 	lsr.w	r3, r2, r3
 8004218:	4a0a      	ldr	r2, [pc, #40]	@ (8004244 <HAL_RCC_ClockConfig+0x360>)
 800421a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800421c:	4a0a      	ldr	r2, [pc, #40]	@ (8004248 <HAL_RCC_ClockConfig+0x364>)
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004222:	4b0a      	ldr	r3, [pc, #40]	@ (800424c <HAL_RCC_ClockConfig+0x368>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4618      	mov	r0, r3
 8004228:	f7fd fcd6 	bl	8001bd8 <HAL_InitTick>
 800422c:	4603      	mov	r3, r0
 800422e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004230:	7bfb      	ldrb	r3, [r7, #15]
}
 8004232:	4618      	mov	r0, r3
 8004234:	3718      	adds	r7, #24
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	58024400 	.word	0x58024400
 8004240:	08008a80 	.word	0x08008a80
 8004244:	24000004 	.word	0x24000004
 8004248:	24000000 	.word	0x24000000
 800424c:	24000008 	.word	0x24000008

08004250 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004250:	b480      	push	{r7}
 8004252:	b089      	sub	sp, #36	@ 0x24
 8004254:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004256:	4bb3      	ldr	r3, [pc, #716]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800425e:	2b18      	cmp	r3, #24
 8004260:	f200 8155 	bhi.w	800450e <HAL_RCC_GetSysClockFreq+0x2be>
 8004264:	a201      	add	r2, pc, #4	@ (adr r2, 800426c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800426a:	bf00      	nop
 800426c:	080042d1 	.word	0x080042d1
 8004270:	0800450f 	.word	0x0800450f
 8004274:	0800450f 	.word	0x0800450f
 8004278:	0800450f 	.word	0x0800450f
 800427c:	0800450f 	.word	0x0800450f
 8004280:	0800450f 	.word	0x0800450f
 8004284:	0800450f 	.word	0x0800450f
 8004288:	0800450f 	.word	0x0800450f
 800428c:	080042f7 	.word	0x080042f7
 8004290:	0800450f 	.word	0x0800450f
 8004294:	0800450f 	.word	0x0800450f
 8004298:	0800450f 	.word	0x0800450f
 800429c:	0800450f 	.word	0x0800450f
 80042a0:	0800450f 	.word	0x0800450f
 80042a4:	0800450f 	.word	0x0800450f
 80042a8:	0800450f 	.word	0x0800450f
 80042ac:	080042fd 	.word	0x080042fd
 80042b0:	0800450f 	.word	0x0800450f
 80042b4:	0800450f 	.word	0x0800450f
 80042b8:	0800450f 	.word	0x0800450f
 80042bc:	0800450f 	.word	0x0800450f
 80042c0:	0800450f 	.word	0x0800450f
 80042c4:	0800450f 	.word	0x0800450f
 80042c8:	0800450f 	.word	0x0800450f
 80042cc:	08004303 	.word	0x08004303
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80042d0:	4b94      	ldr	r3, [pc, #592]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0320 	and.w	r3, r3, #32
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d009      	beq.n	80042f0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80042dc:	4b91      	ldr	r3, [pc, #580]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	08db      	lsrs	r3, r3, #3
 80042e2:	f003 0303 	and.w	r3, r3, #3
 80042e6:	4a90      	ldr	r2, [pc, #576]	@ (8004528 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80042e8:	fa22 f303 	lsr.w	r3, r2, r3
 80042ec:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80042ee:	e111      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80042f0:	4b8d      	ldr	r3, [pc, #564]	@ (8004528 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80042f2:	61bb      	str	r3, [r7, #24]
      break;
 80042f4:	e10e      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80042f6:	4b8d      	ldr	r3, [pc, #564]	@ (800452c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80042f8:	61bb      	str	r3, [r7, #24]
      break;
 80042fa:	e10b      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80042fc:	4b8c      	ldr	r3, [pc, #560]	@ (8004530 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80042fe:	61bb      	str	r3, [r7, #24]
      break;
 8004300:	e108      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004302:	4b88      	ldr	r3, [pc, #544]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004306:	f003 0303 	and.w	r3, r3, #3
 800430a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800430c:	4b85      	ldr	r3, [pc, #532]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800430e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004310:	091b      	lsrs	r3, r3, #4
 8004312:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004316:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004318:	4b82      	ldr	r3, [pc, #520]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800431a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800431c:	f003 0301 	and.w	r3, r3, #1
 8004320:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004322:	4b80      	ldr	r3, [pc, #512]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004324:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004326:	08db      	lsrs	r3, r3, #3
 8004328:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800432c:	68fa      	ldr	r2, [r7, #12]
 800432e:	fb02 f303 	mul.w	r3, r2, r3
 8004332:	ee07 3a90 	vmov	s15, r3
 8004336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800433a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	2b00      	cmp	r3, #0
 8004342:	f000 80e1 	beq.w	8004508 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	2b02      	cmp	r3, #2
 800434a:	f000 8083 	beq.w	8004454 <HAL_RCC_GetSysClockFreq+0x204>
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	2b02      	cmp	r3, #2
 8004352:	f200 80a1 	bhi.w	8004498 <HAL_RCC_GetSysClockFreq+0x248>
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d003      	beq.n	8004364 <HAL_RCC_GetSysClockFreq+0x114>
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	2b01      	cmp	r3, #1
 8004360:	d056      	beq.n	8004410 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004362:	e099      	b.n	8004498 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004364:	4b6f      	ldr	r3, [pc, #444]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0320 	and.w	r3, r3, #32
 800436c:	2b00      	cmp	r3, #0
 800436e:	d02d      	beq.n	80043cc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004370:	4b6c      	ldr	r3, [pc, #432]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	08db      	lsrs	r3, r3, #3
 8004376:	f003 0303 	and.w	r3, r3, #3
 800437a:	4a6b      	ldr	r2, [pc, #428]	@ (8004528 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800437c:	fa22 f303 	lsr.w	r3, r2, r3
 8004380:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	ee07 3a90 	vmov	s15, r3
 8004388:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	ee07 3a90 	vmov	s15, r3
 8004392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004396:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800439a:	4b62      	ldr	r3, [pc, #392]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800439c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800439e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043a2:	ee07 3a90 	vmov	s15, r3
 80043a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80043ae:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004534 <HAL_RCC_GetSysClockFreq+0x2e4>
 80043b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043c6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80043ca:	e087      	b.n	80044dc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	ee07 3a90 	vmov	s15, r3
 80043d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043d6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004538 <HAL_RCC_GetSysClockFreq+0x2e8>
 80043da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043de:	4b51      	ldr	r3, [pc, #324]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80043e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043e6:	ee07 3a90 	vmov	s15, r3
 80043ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80043f2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004534 <HAL_RCC_GetSysClockFreq+0x2e4>
 80043f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004402:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800440a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800440e:	e065      	b.n	80044dc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	ee07 3a90 	vmov	s15, r3
 8004416:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800441a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800453c <HAL_RCC_GetSysClockFreq+0x2ec>
 800441e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004422:	4b40      	ldr	r3, [pc, #256]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004426:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800442a:	ee07 3a90 	vmov	s15, r3
 800442e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004432:	ed97 6a02 	vldr	s12, [r7, #8]
 8004436:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004534 <HAL_RCC_GetSysClockFreq+0x2e4>
 800443a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800443e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004442:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004446:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800444a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800444e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004452:	e043      	b.n	80044dc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	ee07 3a90 	vmov	s15, r3
 800445a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800445e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004540 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004462:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004466:	4b2f      	ldr	r3, [pc, #188]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800446a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800446e:	ee07 3a90 	vmov	s15, r3
 8004472:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004476:	ed97 6a02 	vldr	s12, [r7, #8]
 800447a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004534 <HAL_RCC_GetSysClockFreq+0x2e4>
 800447e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004482:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004486:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800448a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800448e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004492:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004496:	e021      	b.n	80044dc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	ee07 3a90 	vmov	s15, r3
 800449e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044a2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800453c <HAL_RCC_GetSysClockFreq+0x2ec>
 80044a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044aa:	4b1e      	ldr	r3, [pc, #120]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044b2:	ee07 3a90 	vmov	s15, r3
 80044b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80044be:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004534 <HAL_RCC_GetSysClockFreq+0x2e4>
 80044c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80044da:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80044dc:	4b11      	ldr	r3, [pc, #68]	@ (8004524 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e0:	0a5b      	lsrs	r3, r3, #9
 80044e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044e6:	3301      	adds	r3, #1
 80044e8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	ee07 3a90 	vmov	s15, r3
 80044f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80044f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80044f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004500:	ee17 3a90 	vmov	r3, s15
 8004504:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004506:	e005      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004508:	2300      	movs	r3, #0
 800450a:	61bb      	str	r3, [r7, #24]
      break;
 800450c:	e002      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800450e:	4b07      	ldr	r3, [pc, #28]	@ (800452c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004510:	61bb      	str	r3, [r7, #24]
      break;
 8004512:	bf00      	nop
  }

  return sysclockfreq;
 8004514:	69bb      	ldr	r3, [r7, #24]
}
 8004516:	4618      	mov	r0, r3
 8004518:	3724      	adds	r7, #36	@ 0x24
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	58024400 	.word	0x58024400
 8004528:	03d09000 	.word	0x03d09000
 800452c:	003d0900 	.word	0x003d0900
 8004530:	00989680 	.word	0x00989680
 8004534:	46000000 	.word	0x46000000
 8004538:	4c742400 	.word	0x4c742400
 800453c:	4a742400 	.word	0x4a742400
 8004540:	4b189680 	.word	0x4b189680

08004544 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800454a:	f7ff fe81 	bl	8004250 <HAL_RCC_GetSysClockFreq>
 800454e:	4602      	mov	r2, r0
 8004550:	4b10      	ldr	r3, [pc, #64]	@ (8004594 <HAL_RCC_GetHCLKFreq+0x50>)
 8004552:	699b      	ldr	r3, [r3, #24]
 8004554:	0a1b      	lsrs	r3, r3, #8
 8004556:	f003 030f 	and.w	r3, r3, #15
 800455a:	490f      	ldr	r1, [pc, #60]	@ (8004598 <HAL_RCC_GetHCLKFreq+0x54>)
 800455c:	5ccb      	ldrb	r3, [r1, r3]
 800455e:	f003 031f 	and.w	r3, r3, #31
 8004562:	fa22 f303 	lsr.w	r3, r2, r3
 8004566:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004568:	4b0a      	ldr	r3, [pc, #40]	@ (8004594 <HAL_RCC_GetHCLKFreq+0x50>)
 800456a:	699b      	ldr	r3, [r3, #24]
 800456c:	f003 030f 	and.w	r3, r3, #15
 8004570:	4a09      	ldr	r2, [pc, #36]	@ (8004598 <HAL_RCC_GetHCLKFreq+0x54>)
 8004572:	5cd3      	ldrb	r3, [r2, r3]
 8004574:	f003 031f 	and.w	r3, r3, #31
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	fa22 f303 	lsr.w	r3, r2, r3
 800457e:	4a07      	ldr	r2, [pc, #28]	@ (800459c <HAL_RCC_GetHCLKFreq+0x58>)
 8004580:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004582:	4a07      	ldr	r2, [pc, #28]	@ (80045a0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004588:	4b04      	ldr	r3, [pc, #16]	@ (800459c <HAL_RCC_GetHCLKFreq+0x58>)
 800458a:	681b      	ldr	r3, [r3, #0]
}
 800458c:	4618      	mov	r0, r3
 800458e:	3708      	adds	r7, #8
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}
 8004594:	58024400 	.word	0x58024400
 8004598:	08008a80 	.word	0x08008a80
 800459c:	24000004 	.word	0x24000004
 80045a0:	24000000 	.word	0x24000000

080045a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80045a8:	f7ff ffcc 	bl	8004544 <HAL_RCC_GetHCLKFreq>
 80045ac:	4602      	mov	r2, r0
 80045ae:	4b06      	ldr	r3, [pc, #24]	@ (80045c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045b0:	69db      	ldr	r3, [r3, #28]
 80045b2:	091b      	lsrs	r3, r3, #4
 80045b4:	f003 0307 	and.w	r3, r3, #7
 80045b8:	4904      	ldr	r1, [pc, #16]	@ (80045cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80045ba:	5ccb      	ldrb	r3, [r1, r3]
 80045bc:	f003 031f 	and.w	r3, r3, #31
 80045c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	58024400 	.word	0x58024400
 80045cc:	08008a80 	.word	0x08008a80

080045d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80045d4:	f7ff ffb6 	bl	8004544 <HAL_RCC_GetHCLKFreq>
 80045d8:	4602      	mov	r2, r0
 80045da:	4b06      	ldr	r3, [pc, #24]	@ (80045f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045dc:	69db      	ldr	r3, [r3, #28]
 80045de:	0a1b      	lsrs	r3, r3, #8
 80045e0:	f003 0307 	and.w	r3, r3, #7
 80045e4:	4904      	ldr	r1, [pc, #16]	@ (80045f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80045e6:	5ccb      	ldrb	r3, [r1, r3]
 80045e8:	f003 031f 	and.w	r3, r3, #31
 80045ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	58024400 	.word	0x58024400
 80045f8:	08008a80 	.word	0x08008a80

080045fc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004600:	b0cc      	sub	sp, #304	@ 0x130
 8004602:	af00      	add	r7, sp, #0
 8004604:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004608:	2300      	movs	r3, #0
 800460a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800460e:	2300      	movs	r3, #0
 8004610:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004614:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004620:	2500      	movs	r5, #0
 8004622:	ea54 0305 	orrs.w	r3, r4, r5
 8004626:	d049      	beq.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004628:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800462c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800462e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004632:	d02f      	beq.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004634:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004638:	d828      	bhi.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800463a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800463e:	d01a      	beq.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004640:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004644:	d822      	bhi.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004646:	2b00      	cmp	r3, #0
 8004648:	d003      	beq.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800464a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800464e:	d007      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004650:	e01c      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004652:	4bb8      	ldr	r3, [pc, #736]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004656:	4ab7      	ldr	r2, [pc, #732]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004658:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800465c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800465e:	e01a      	b.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004660:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004664:	3308      	adds	r3, #8
 8004666:	2102      	movs	r1, #2
 8004668:	4618      	mov	r0, r3
 800466a:	f001 fccf 	bl	800600c <RCCEx_PLL2_Config>
 800466e:	4603      	mov	r3, r0
 8004670:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004674:	e00f      	b.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004676:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800467a:	3328      	adds	r3, #40	@ 0x28
 800467c:	2102      	movs	r1, #2
 800467e:	4618      	mov	r0, r3
 8004680:	f001 fd76 	bl	8006170 <RCCEx_PLL3_Config>
 8004684:	4603      	mov	r3, r0
 8004686:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800468a:	e004      	b.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8004692:	e000      	b.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004694:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004696:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10a      	bne.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800469e:	4ba5      	ldr	r3, [pc, #660]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046a2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80046a6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80046aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046ac:	4aa1      	ldr	r2, [pc, #644]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046ae:	430b      	orrs	r3, r1
 80046b0:	6513      	str	r3, [r2, #80]	@ 0x50
 80046b2:	e003      	b.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046b4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80046b8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80046bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80046c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80046c8:	f04f 0900 	mov.w	r9, #0
 80046cc:	ea58 0309 	orrs.w	r3, r8, r9
 80046d0:	d047      	beq.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80046d2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80046d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046d8:	2b04      	cmp	r3, #4
 80046da:	d82a      	bhi.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80046dc:	a201      	add	r2, pc, #4	@ (adr r2, 80046e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80046de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e2:	bf00      	nop
 80046e4:	080046f9 	.word	0x080046f9
 80046e8:	08004707 	.word	0x08004707
 80046ec:	0800471d 	.word	0x0800471d
 80046f0:	0800473b 	.word	0x0800473b
 80046f4:	0800473b 	.word	0x0800473b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046f8:	4b8e      	ldr	r3, [pc, #568]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046fc:	4a8d      	ldr	r2, [pc, #564]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004702:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004704:	e01a      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004706:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800470a:	3308      	adds	r3, #8
 800470c:	2100      	movs	r1, #0
 800470e:	4618      	mov	r0, r3
 8004710:	f001 fc7c 	bl	800600c <RCCEx_PLL2_Config>
 8004714:	4603      	mov	r3, r0
 8004716:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800471a:	e00f      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800471c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004720:	3328      	adds	r3, #40	@ 0x28
 8004722:	2100      	movs	r1, #0
 8004724:	4618      	mov	r0, r3
 8004726:	f001 fd23 	bl	8006170 <RCCEx_PLL3_Config>
 800472a:	4603      	mov	r3, r0
 800472c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004730:	e004      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8004738:	e000      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800473a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800473c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10a      	bne.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004744:	4b7b      	ldr	r3, [pc, #492]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004746:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004748:	f023 0107 	bic.w	r1, r3, #7
 800474c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004750:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004752:	4a78      	ldr	r2, [pc, #480]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004754:	430b      	orrs	r3, r1
 8004756:	6513      	str	r3, [r2, #80]	@ 0x50
 8004758:	e003      	b.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800475a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800475e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004762:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800476a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800476e:	f04f 0b00 	mov.w	fp, #0
 8004772:	ea5a 030b 	orrs.w	r3, sl, fp
 8004776:	d04c      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004778:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800477c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800477e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004782:	d030      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004784:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004788:	d829      	bhi.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800478a:	2bc0      	cmp	r3, #192	@ 0xc0
 800478c:	d02d      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800478e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004790:	d825      	bhi.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004792:	2b80      	cmp	r3, #128	@ 0x80
 8004794:	d018      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004796:	2b80      	cmp	r3, #128	@ 0x80
 8004798:	d821      	bhi.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800479a:	2b00      	cmp	r3, #0
 800479c:	d002      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800479e:	2b40      	cmp	r3, #64	@ 0x40
 80047a0:	d007      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80047a2:	e01c      	b.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047a4:	4b63      	ldr	r3, [pc, #396]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80047a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a8:	4a62      	ldr	r2, [pc, #392]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80047aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80047b0:	e01c      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047b2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80047b6:	3308      	adds	r3, #8
 80047b8:	2100      	movs	r1, #0
 80047ba:	4618      	mov	r0, r3
 80047bc:	f001 fc26 	bl	800600c <RCCEx_PLL2_Config>
 80047c0:	4603      	mov	r3, r0
 80047c2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80047c6:	e011      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80047cc:	3328      	adds	r3, #40	@ 0x28
 80047ce:	2100      	movs	r1, #0
 80047d0:	4618      	mov	r0, r3
 80047d2:	f001 fccd 	bl	8006170 <RCCEx_PLL3_Config>
 80047d6:	4603      	mov	r3, r0
 80047d8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80047dc:	e006      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80047e4:	e002      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80047e6:	bf00      	nop
 80047e8:	e000      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80047ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047ec:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d10a      	bne.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80047f4:	4b4f      	ldr	r3, [pc, #316]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80047f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047f8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80047fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004800:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004802:	4a4c      	ldr	r2, [pc, #304]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004804:	430b      	orrs	r3, r1
 8004806:	6513      	str	r3, [r2, #80]	@ 0x50
 8004808:	e003      	b.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800480a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800480e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004812:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800481a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800481e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8004822:	2300      	movs	r3, #0
 8004824:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8004828:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 800482c:	460b      	mov	r3, r1
 800482e:	4313      	orrs	r3, r2
 8004830:	d053      	beq.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004832:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004836:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800483a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800483e:	d035      	beq.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004840:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004844:	d82e      	bhi.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004846:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800484a:	d031      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800484c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004850:	d828      	bhi.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004852:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004856:	d01a      	beq.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004858:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800485c:	d822      	bhi.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800485e:	2b00      	cmp	r3, #0
 8004860:	d003      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004862:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004866:	d007      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004868:	e01c      	b.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800486a:	4b32      	ldr	r3, [pc, #200]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800486c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800486e:	4a31      	ldr	r2, [pc, #196]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004870:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004874:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004876:	e01c      	b.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004878:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800487c:	3308      	adds	r3, #8
 800487e:	2100      	movs	r1, #0
 8004880:	4618      	mov	r0, r3
 8004882:	f001 fbc3 	bl	800600c <RCCEx_PLL2_Config>
 8004886:	4603      	mov	r3, r0
 8004888:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800488c:	e011      	b.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800488e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004892:	3328      	adds	r3, #40	@ 0x28
 8004894:	2100      	movs	r1, #0
 8004896:	4618      	mov	r0, r3
 8004898:	f001 fc6a 	bl	8006170 <RCCEx_PLL3_Config>
 800489c:	4603      	mov	r3, r0
 800489e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80048a2:	e006      	b.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80048aa:	e002      	b.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80048ac:	bf00      	nop
 80048ae:	e000      	b.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80048b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048b2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d10b      	bne.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80048ba:	4b1e      	ldr	r3, [pc, #120]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80048bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048be:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80048c2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80048c6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80048ca:	4a1a      	ldr	r2, [pc, #104]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80048cc:	430b      	orrs	r3, r1
 80048ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80048d0:	e003      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048d2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80048d6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80048da:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80048de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80048e6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80048ea:	2300      	movs	r3, #0
 80048ec:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80048f0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80048f4:	460b      	mov	r3, r1
 80048f6:	4313      	orrs	r3, r2
 80048f8:	d056      	beq.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80048fa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80048fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004902:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004906:	d038      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004908:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800490c:	d831      	bhi.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800490e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004912:	d034      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004914:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004918:	d82b      	bhi.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800491a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800491e:	d01d      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004920:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004924:	d825      	bhi.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004926:	2b00      	cmp	r3, #0
 8004928:	d006      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800492a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800492e:	d00a      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004930:	e01f      	b.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004932:	bf00      	nop
 8004934:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004938:	4ba2      	ldr	r3, [pc, #648]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800493a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800493c:	4aa1      	ldr	r2, [pc, #644]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800493e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004942:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004944:	e01c      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004946:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800494a:	3308      	adds	r3, #8
 800494c:	2100      	movs	r1, #0
 800494e:	4618      	mov	r0, r3
 8004950:	f001 fb5c 	bl	800600c <RCCEx_PLL2_Config>
 8004954:	4603      	mov	r3, r0
 8004956:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800495a:	e011      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800495c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004960:	3328      	adds	r3, #40	@ 0x28
 8004962:	2100      	movs	r1, #0
 8004964:	4618      	mov	r0, r3
 8004966:	f001 fc03 	bl	8006170 <RCCEx_PLL3_Config>
 800496a:	4603      	mov	r3, r0
 800496c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004970:	e006      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8004978:	e002      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800497a:	bf00      	nop
 800497c:	e000      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800497e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004980:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004984:	2b00      	cmp	r3, #0
 8004986:	d10b      	bne.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004988:	4b8e      	ldr	r3, [pc, #568]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800498a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800498c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004990:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004994:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004998:	4a8a      	ldr	r2, [pc, #552]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800499a:	430b      	orrs	r3, r1
 800499c:	6593      	str	r3, [r2, #88]	@ 0x58
 800499e:	e003      	b.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049a0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80049a4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80049a8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80049ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80049b4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80049b8:	2300      	movs	r3, #0
 80049ba:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80049be:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80049c2:	460b      	mov	r3, r1
 80049c4:	4313      	orrs	r3, r2
 80049c6:	d03a      	beq.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80049c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80049cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049ce:	2b30      	cmp	r3, #48	@ 0x30
 80049d0:	d01f      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80049d2:	2b30      	cmp	r3, #48	@ 0x30
 80049d4:	d819      	bhi.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80049d6:	2b20      	cmp	r3, #32
 80049d8:	d00c      	beq.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80049da:	2b20      	cmp	r3, #32
 80049dc:	d815      	bhi.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d019      	beq.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80049e2:	2b10      	cmp	r3, #16
 80049e4:	d111      	bne.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049e6:	4b77      	ldr	r3, [pc, #476]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80049e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ea:	4a76      	ldr	r2, [pc, #472]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80049ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80049f2:	e011      	b.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80049f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80049f8:	3308      	adds	r3, #8
 80049fa:	2102      	movs	r1, #2
 80049fc:	4618      	mov	r0, r3
 80049fe:	f001 fb05 	bl	800600c <RCCEx_PLL2_Config>
 8004a02:	4603      	mov	r3, r0
 8004a04:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004a08:	e006      	b.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8004a10:	e002      	b.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004a12:	bf00      	nop
 8004a14:	e000      	b.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004a16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a18:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d10a      	bne.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004a20:	4b68      	ldr	r3, [pc, #416]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a24:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004a28:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a2e:	4a65      	ldr	r2, [pc, #404]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a30:	430b      	orrs	r3, r1
 8004a32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a34:	e003      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a36:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004a3a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004a3e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a46:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004a4a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004a4e:	2300      	movs	r3, #0
 8004a50:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004a54:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004a58:	460b      	mov	r3, r1
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	d051      	beq.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004a5e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004a62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a68:	d035      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004a6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a6e:	d82e      	bhi.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004a70:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004a74:	d031      	beq.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004a76:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004a7a:	d828      	bhi.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004a7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a80:	d01a      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004a82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a86:	d822      	bhi.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d003      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004a8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a90:	d007      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004a92:	e01c      	b.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a94:	4b4b      	ldr	r3, [pc, #300]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a98:	4a4a      	ldr	r2, [pc, #296]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004aa0:	e01c      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004aa2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004aa6:	3308      	adds	r3, #8
 8004aa8:	2100      	movs	r1, #0
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f001 faae 	bl	800600c <RCCEx_PLL2_Config>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004ab6:	e011      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ab8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004abc:	3328      	adds	r3, #40	@ 0x28
 8004abe:	2100      	movs	r1, #0
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f001 fb55 	bl	8006170 <RCCEx_PLL3_Config>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004acc:	e006      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8004ad4:	e002      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004ad6:	bf00      	nop
 8004ad8:	e000      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004ada:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004adc:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d10a      	bne.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004ae4:	4b37      	ldr	r3, [pc, #220]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ae6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ae8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004aec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004af0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004af2:	4a34      	ldr	r2, [pc, #208]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004af4:	430b      	orrs	r3, r1
 8004af6:	6513      	str	r3, [r2, #80]	@ 0x50
 8004af8:	e003      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004afa:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004afe:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004b02:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b0a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004b0e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004b12:	2300      	movs	r3, #0
 8004b14:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004b18:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	d056      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004b22:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004b26:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b2c:	d033      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004b2e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b32:	d82c      	bhi.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004b34:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b38:	d02f      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004b3a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b3e:	d826      	bhi.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004b40:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004b44:	d02b      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004b46:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004b4a:	d820      	bhi.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004b4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b50:	d012      	beq.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004b52:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b56:	d81a      	bhi.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d022      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004b5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b60:	d115      	bne.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b62:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004b66:	3308      	adds	r3, #8
 8004b68:	2101      	movs	r1, #1
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f001 fa4e 	bl	800600c <RCCEx_PLL2_Config>
 8004b70:	4603      	mov	r3, r0
 8004b72:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004b76:	e015      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b78:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004b7c:	3328      	adds	r3, #40	@ 0x28
 8004b7e:	2101      	movs	r1, #1
 8004b80:	4618      	mov	r0, r3
 8004b82:	f001 faf5 	bl	8006170 <RCCEx_PLL3_Config>
 8004b86:	4603      	mov	r3, r0
 8004b88:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004b8c:	e00a      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8004b94:	e006      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004b96:	bf00      	nop
 8004b98:	e004      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004b9a:	bf00      	nop
 8004b9c:	e002      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004b9e:	bf00      	nop
 8004ba0:	e000      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004ba2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ba4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10d      	bne.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004bac:	4b05      	ldr	r3, [pc, #20]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004bae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bb0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004bb4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004bb8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bba:	4a02      	ldr	r2, [pc, #8]	@ (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004bbc:	430b      	orrs	r3, r1
 8004bbe:	6513      	str	r3, [r2, #80]	@ 0x50
 8004bc0:	e006      	b.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004bc2:	bf00      	nop
 8004bc4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bc8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004bcc:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004bd0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004bdc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004be0:	2300      	movs	r3, #0
 8004be2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004be6:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004bea:	460b      	mov	r3, r1
 8004bec:	4313      	orrs	r3, r2
 8004bee:	d055      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004bf0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004bf4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004bf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004bfc:	d033      	beq.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004bfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c02:	d82c      	bhi.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004c04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c08:	d02f      	beq.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c0e:	d826      	bhi.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004c10:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004c14:	d02b      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004c16:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004c1a:	d820      	bhi.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004c1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c20:	d012      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004c22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c26:	d81a      	bhi.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d022      	beq.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004c2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c30:	d115      	bne.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c32:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004c36:	3308      	adds	r3, #8
 8004c38:	2101      	movs	r1, #1
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f001 f9e6 	bl	800600c <RCCEx_PLL2_Config>
 8004c40:	4603      	mov	r3, r0
 8004c42:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004c46:	e015      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c48:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004c4c:	3328      	adds	r3, #40	@ 0x28
 8004c4e:	2101      	movs	r1, #1
 8004c50:	4618      	mov	r0, r3
 8004c52:	f001 fa8d 	bl	8006170 <RCCEx_PLL3_Config>
 8004c56:	4603      	mov	r3, r0
 8004c58:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004c5c:	e00a      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8004c64:	e006      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004c66:	bf00      	nop
 8004c68:	e004      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004c6a:	bf00      	nop
 8004c6c:	e002      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004c6e:	bf00      	nop
 8004c70:	e000      	b.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004c72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c74:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d10b      	bne.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004c7c:	4bb6      	ldr	r3, [pc, #728]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c80:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004c84:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004c88:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004c8c:	4ab2      	ldr	r2, [pc, #712]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004c8e:	430b      	orrs	r3, r1
 8004c90:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c92:	e003      	b.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c94:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004c98:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(DSI)
  /*---------------------------- DSI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8004c9c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca4:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8004ca8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004cac:	2300      	movs	r3, #0
 8004cae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004cb2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004cb6:	460b      	mov	r3, r1
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	d02a      	beq.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x716>
  {
    switch (PeriphClkInit->DsiClockSelection)
 8004cbc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004cc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d011      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8004cc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cca:	d10a      	bne.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x6e6>
    {

      case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ccc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004cd0:	3308      	adds	r3, #8
 8004cd2:	2101      	movs	r1, #1
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f001 f999 	bl	800600c <RCCEx_PLL2_Config>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* DSI clock source configuration done later after clock selection check */
        break;
 8004ce0:	e004      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        /* PHY is used as clock source for DSI*/
        /* DSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8004ce8:	e000      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        break;
 8004cea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cec:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d10a      	bne.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x70e>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8004cf4:	4b98      	ldr	r3, [pc, #608]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004cf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cf8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8004cfc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004d00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d02:	4a95      	ldr	r2, [pc, #596]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004d04:	430b      	orrs	r3, r1
 8004d06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d08:	e003      	b.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0x716>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d0a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004d0e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004d12:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d1a:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004d1e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004d22:	2300      	movs	r3, #0
 8004d24:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004d28:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	d037      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004d32:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004d36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d3c:	d00e      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x760>
 8004d3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d42:	d816      	bhi.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x776>
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d018      	beq.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8004d48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d4c:	d111      	bne.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x776>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d4e:	4b82      	ldr	r3, [pc, #520]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d52:	4a81      	ldr	r2, [pc, #516]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004d54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d58:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004d5a:	e00f      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x780>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d5c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004d60:	3308      	adds	r3, #8
 8004d62:	2101      	movs	r1, #1
 8004d64:	4618      	mov	r0, r3
 8004d66:	f001 f951 	bl	800600c <RCCEx_PLL2_Config>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004d70:	e004      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x780>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8004d78:	e000      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x780>
        break;
 8004d7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d7c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10a      	bne.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x79e>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004d84:	4b74      	ldr	r3, [pc, #464]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004d86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d88:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004d8c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004d90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d92:	4a71      	ldr	r2, [pc, #452]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004d94:	430b      	orrs	r3, r1
 8004d96:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d98:	e003      	b.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d9a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004d9e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004da2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004daa:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004dae:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004db2:	2300      	movs	r3, #0
 8004db4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004db8:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	d03a      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004dc2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004dc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dc8:	2b03      	cmp	r3, #3
 8004dca:	d81d      	bhi.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x80c>
 8004dcc:	a201      	add	r2, pc, #4	@ (adr r2, 8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8004dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dd2:	bf00      	nop
 8004dd4:	08004e11 	.word	0x08004e11
 8004dd8:	08004de5 	.word	0x08004de5
 8004ddc:	08004df3 	.word	0x08004df3
 8004de0:	08004e11 	.word	0x08004e11
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004de4:	4b5c      	ldr	r3, [pc, #368]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de8:	4a5b      	ldr	r2, [pc, #364]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004dea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004df0:	e00f      	b.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0x816>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004df2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004df6:	3308      	adds	r3, #8
 8004df8:	2102      	movs	r1, #2
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f001 f906 	bl	800600c <RCCEx_PLL2_Config>
 8004e00:	4603      	mov	r3, r0
 8004e02:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004e06:	e004      	b.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0x816>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8004e0e:	e000      	b.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0x816>
        break;
 8004e10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e12:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d10a      	bne.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x834>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004e1a:	4b4f      	ldr	r3, [pc, #316]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004e1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e1e:	f023 0103 	bic.w	r1, r3, #3
 8004e22:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004e26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e28:	4a4b      	ldr	r2, [pc, #300]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004e2a:	430b      	orrs	r3, r1
 8004e2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e2e:	e003      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e30:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004e34:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e38:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e40:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004e44:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004e48:	2300      	movs	r3, #0
 8004e4a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004e4e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004e52:	460b      	mov	r3, r1
 8004e54:	4313      	orrs	r3, r2
 8004e56:	f000 80a0 	beq.w	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x99e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e5a:	4b40      	ldr	r3, [pc, #256]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a3f      	ldr	r2, [pc, #252]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8004e60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e64:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e66:	f7fc ff01 	bl	8001c6c <HAL_GetTick>
 8004e6a:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e6e:	e00b      	b.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e70:	f7fc fefc 	bl	8001c6c <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	2b64      	cmp	r3, #100	@ 0x64
 8004e7e:	d903      	bls.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x88c>
      {
        ret = HAL_TIMEOUT;
 8004e80:	2303      	movs	r3, #3
 8004e82:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8004e86:	e005      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x898>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e88:	4b34      	ldr	r3, [pc, #208]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d0ed      	beq.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x874>
      }
    }

    if (ret == HAL_OK)
 8004e94:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d17a      	bne.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x996>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004e9c:	4b2e      	ldr	r3, [pc, #184]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004e9e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004ea0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004ea4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004ea8:	4053      	eors	r3, r2
 8004eaa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d015      	beq.n	8004ede <HAL_RCCEx_PeriphCLKConfig+0x8e2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004eb2:	4b29      	ldr	r3, [pc, #164]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004eb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004eba:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ebe:	4b26      	ldr	r3, [pc, #152]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004ec0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ec2:	4a25      	ldr	r2, [pc, #148]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004ec4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ec8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004eca:	4b23      	ldr	r3, [pc, #140]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004ecc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ece:	4a22      	ldr	r2, [pc, #136]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004ed0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ed4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004ed6:	4a20      	ldr	r2, [pc, #128]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004ed8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8004edc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004ede:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004ee2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004ee6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004eea:	d118      	bne.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x922>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eec:	f7fc febe 	bl	8001c6c <HAL_GetTick>
 8004ef0:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ef4:	e00d      	b.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x916>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ef6:	f7fc feb9 	bl	8001c6c <HAL_GetTick>
 8004efa:	4602      	mov	r2, r0
 8004efc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004f00:	1ad2      	subs	r2, r2, r3
 8004f02:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d903      	bls.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x916>
          {
            ret = HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
            break;
 8004f10:	e005      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x922>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004f12:	4b11      	ldr	r3, [pc, #68]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004f14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f16:	f003 0302 	and.w	r3, r3, #2
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d0eb      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x8fa>
          }
        }
      }

      if (ret == HAL_OK)
 8004f1e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d130      	bne.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x98c>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f26:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004f2a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004f2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f36:	d115      	bne.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x968>
 8004f38:	4b07      	ldr	r3, [pc, #28]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004f3a:	691b      	ldr	r3, [r3, #16]
 8004f3c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004f40:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004f44:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004f48:	091a      	lsrs	r2, r3, #4
 8004f4a:	4b05      	ldr	r3, [pc, #20]	@ (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	4a02      	ldr	r2, [pc, #8]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004f50:	430b      	orrs	r3, r1
 8004f52:	6113      	str	r3, [r2, #16]
 8004f54:	e00c      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x974>
 8004f56:	bf00      	nop
 8004f58:	58024400 	.word	0x58024400
 8004f5c:	58024800 	.word	0x58024800
 8004f60:	00ffffcf 	.word	0x00ffffcf
 8004f64:	4bd4      	ldr	r3, [pc, #848]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8004f66:	691b      	ldr	r3, [r3, #16]
 8004f68:	4ad3      	ldr	r2, [pc, #844]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8004f6a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004f6e:	6113      	str	r3, [r2, #16]
 8004f70:	4bd1      	ldr	r3, [pc, #836]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8004f72:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004f74:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004f78:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004f7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f80:	4acd      	ldr	r2, [pc, #820]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8004f82:	430b      	orrs	r3, r1
 8004f84:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f86:	e008      	b.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f88:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004f8c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
 8004f90:	e003      	b.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f92:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8004f96:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004f9a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa2:	f002 0301 	and.w	r3, r2, #1
 8004fa6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004faa:	2300      	movs	r3, #0
 8004fac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004fb0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	f000 808b 	beq.w	80050d2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004fbc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004fc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fc4:	2b28      	cmp	r3, #40	@ 0x28
 8004fc6:	d86b      	bhi.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8004fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x9d4>)
 8004fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fce:	bf00      	nop
 8004fd0:	080050a9 	.word	0x080050a9
 8004fd4:	080050a1 	.word	0x080050a1
 8004fd8:	080050a1 	.word	0x080050a1
 8004fdc:	080050a1 	.word	0x080050a1
 8004fe0:	080050a1 	.word	0x080050a1
 8004fe4:	080050a1 	.word	0x080050a1
 8004fe8:	080050a1 	.word	0x080050a1
 8004fec:	080050a1 	.word	0x080050a1
 8004ff0:	08005075 	.word	0x08005075
 8004ff4:	080050a1 	.word	0x080050a1
 8004ff8:	080050a1 	.word	0x080050a1
 8004ffc:	080050a1 	.word	0x080050a1
 8005000:	080050a1 	.word	0x080050a1
 8005004:	080050a1 	.word	0x080050a1
 8005008:	080050a1 	.word	0x080050a1
 800500c:	080050a1 	.word	0x080050a1
 8005010:	0800508b 	.word	0x0800508b
 8005014:	080050a1 	.word	0x080050a1
 8005018:	080050a1 	.word	0x080050a1
 800501c:	080050a1 	.word	0x080050a1
 8005020:	080050a1 	.word	0x080050a1
 8005024:	080050a1 	.word	0x080050a1
 8005028:	080050a1 	.word	0x080050a1
 800502c:	080050a1 	.word	0x080050a1
 8005030:	080050a9 	.word	0x080050a9
 8005034:	080050a1 	.word	0x080050a1
 8005038:	080050a1 	.word	0x080050a1
 800503c:	080050a1 	.word	0x080050a1
 8005040:	080050a1 	.word	0x080050a1
 8005044:	080050a1 	.word	0x080050a1
 8005048:	080050a1 	.word	0x080050a1
 800504c:	080050a1 	.word	0x080050a1
 8005050:	080050a9 	.word	0x080050a9
 8005054:	080050a1 	.word	0x080050a1
 8005058:	080050a1 	.word	0x080050a1
 800505c:	080050a1 	.word	0x080050a1
 8005060:	080050a1 	.word	0x080050a1
 8005064:	080050a1 	.word	0x080050a1
 8005068:	080050a1 	.word	0x080050a1
 800506c:	080050a1 	.word	0x080050a1
 8005070:	080050a9 	.word	0x080050a9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005074:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005078:	3308      	adds	r3, #8
 800507a:	2101      	movs	r1, #1
 800507c:	4618      	mov	r0, r3
 800507e:	f000 ffc5 	bl	800600c <RCCEx_PLL2_Config>
 8005082:	4603      	mov	r3, r0
 8005084:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005088:	e00f      	b.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0xaae>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800508a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800508e:	3328      	adds	r3, #40	@ 0x28
 8005090:	2101      	movs	r1, #1
 8005092:	4618      	mov	r0, r3
 8005094:	f001 f86c 	bl	8006170 <RCCEx_PLL3_Config>
 8005098:	4603      	mov	r3, r0
 800509a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800509e:	e004      	b.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0xaae>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80050a6:	e000      	b.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0xaae>
        break;
 80050a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050aa:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d10b      	bne.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0xace>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80050b2:	4b81      	ldr	r3, [pc, #516]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 80050b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050b6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80050ba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80050be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050c2:	4a7d      	ldr	r2, [pc, #500]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 80050c4:	430b      	orrs	r3, r1
 80050c6:	6553      	str	r3, [r2, #84]	@ 0x54
 80050c8:	e003      	b.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050ca:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80050ce:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80050d2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80050d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050da:	f002 0302 	and.w	r3, r2, #2
 80050de:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050e2:	2300      	movs	r3, #0
 80050e4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80050e8:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80050ec:	460b      	mov	r3, r1
 80050ee:	4313      	orrs	r3, r2
 80050f0:	d042      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80050f2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80050f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80050f8:	2b05      	cmp	r3, #5
 80050fa:	d825      	bhi.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
 80050fc:	a201      	add	r2, pc, #4	@ (adr r2, 8005104 <HAL_RCCEx_PeriphCLKConfig+0xb08>)
 80050fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005102:	bf00      	nop
 8005104:	08005151 	.word	0x08005151
 8005108:	0800511d 	.word	0x0800511d
 800510c:	08005133 	.word	0x08005133
 8005110:	08005151 	.word	0x08005151
 8005114:	08005151 	.word	0x08005151
 8005118:	08005151 	.word	0x08005151
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800511c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005120:	3308      	adds	r3, #8
 8005122:	2101      	movs	r1, #1
 8005124:	4618      	mov	r0, r3
 8005126:	f000 ff71 	bl	800600c <RCCEx_PLL2_Config>
 800512a:	4603      	mov	r3, r0
 800512c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005130:	e00f      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0xb56>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005132:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005136:	3328      	adds	r3, #40	@ 0x28
 8005138:	2101      	movs	r1, #1
 800513a:	4618      	mov	r0, r3
 800513c:	f001 f818 	bl	8006170 <RCCEx_PLL3_Config>
 8005140:	4603      	mov	r3, r0
 8005142:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005146:	e004      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0xb56>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800514e:	e000      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0xb56>
        break;
 8005150:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005152:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005156:	2b00      	cmp	r3, #0
 8005158:	d10a      	bne.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0xb74>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800515a:	4b57      	ldr	r3, [pc, #348]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 800515c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800515e:	f023 0107 	bic.w	r1, r3, #7
 8005162:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005166:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005168:	4a53      	ldr	r2, [pc, #332]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 800516a:	430b      	orrs	r3, r1
 800516c:	6553      	str	r3, [r2, #84]	@ 0x54
 800516e:	e003      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005170:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005174:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005178:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800517c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005180:	f002 0304 	and.w	r3, r2, #4
 8005184:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005188:	2300      	movs	r3, #0
 800518a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800518e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005192:	460b      	mov	r3, r1
 8005194:	4313      	orrs	r3, r2
 8005196:	d044      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0xc26>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005198:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800519c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051a0:	2b05      	cmp	r3, #5
 80051a2:	d825      	bhi.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0xbf4>
 80051a4:	a201      	add	r2, pc, #4	@ (adr r2, 80051ac <HAL_RCCEx_PeriphCLKConfig+0xbb0>)
 80051a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051aa:	bf00      	nop
 80051ac:	080051f9 	.word	0x080051f9
 80051b0:	080051c5 	.word	0x080051c5
 80051b4:	080051db 	.word	0x080051db
 80051b8:	080051f9 	.word	0x080051f9
 80051bc:	080051f9 	.word	0x080051f9
 80051c0:	080051f9 	.word	0x080051f9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80051c8:	3308      	adds	r3, #8
 80051ca:	2101      	movs	r1, #1
 80051cc:	4618      	mov	r0, r3
 80051ce:	f000 ff1d 	bl	800600c <RCCEx_PLL2_Config>
 80051d2:	4603      	mov	r3, r0
 80051d4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80051d8:	e00f      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0xbfe>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80051da:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80051de:	3328      	adds	r3, #40	@ 0x28
 80051e0:	2101      	movs	r1, #1
 80051e2:	4618      	mov	r0, r3
 80051e4:	f000 ffc4 	bl	8006170 <RCCEx_PLL3_Config>
 80051e8:	4603      	mov	r3, r0
 80051ea:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80051ee:	e004      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80051f6:	e000      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        break;
 80051f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051fa:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d10b      	bne.n	800521a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005202:	4b2d      	ldr	r3, [pc, #180]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8005204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005206:	f023 0107 	bic.w	r1, r3, #7
 800520a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800520e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005212:	4a29      	ldr	r2, [pc, #164]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8005214:	430b      	orrs	r3, r1
 8005216:	6593      	str	r3, [r2, #88]	@ 0x58
 8005218:	e003      	b.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0xc26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800521a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800521e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005222:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800522a:	f002 0320 	and.w	r3, r2, #32
 800522e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005232:	2300      	movs	r3, #0
 8005234:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005238:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800523c:	460b      	mov	r3, r1
 800523e:	4313      	orrs	r3, r2
 8005240:	d057      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005242:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005246:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800524a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800524e:	d035      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0xcc0>
 8005250:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005254:	d82c      	bhi.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8005256:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800525a:	d031      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0xcc4>
 800525c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005260:	d826      	bhi.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8005262:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005266:	d02d      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 8005268:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800526c:	d820      	bhi.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 800526e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005272:	d012      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
 8005274:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005278:	d81a      	bhi.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 800527a:	2b00      	cmp	r3, #0
 800527c:	d024      	beq.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 800527e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005282:	d115      	bne.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005284:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005288:	3308      	adds	r3, #8
 800528a:	2100      	movs	r1, #0
 800528c:	4618      	mov	r0, r3
 800528e:	f000 febd 	bl	800600c <RCCEx_PLL2_Config>
 8005292:	4603      	mov	r3, r0
 8005294:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005298:	e017      	b.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0xcce>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800529a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800529e:	3328      	adds	r3, #40	@ 0x28
 80052a0:	2102      	movs	r1, #2
 80052a2:	4618      	mov	r0, r3
 80052a4:	f000 ff64 	bl	8006170 <RCCEx_PLL3_Config>
 80052a8:	4603      	mov	r3, r0
 80052aa:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80052ae:	e00c      	b.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0xcce>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80052b6:	e008      	b.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0xcce>
 80052b8:	58024400 	.word	0x58024400
        break;
 80052bc:	bf00      	nop
 80052be:	e004      	b.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 80052c0:	bf00      	nop
 80052c2:	e002      	b.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 80052c4:	bf00      	nop
 80052c6:	e000      	b.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 80052c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052ca:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d10b      	bne.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0xcee>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80052d2:	4bc2      	ldr	r3, [pc, #776]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80052d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052d6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80052da:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80052de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052e2:	4abe      	ldr	r2, [pc, #760]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80052e4:	430b      	orrs	r3, r1
 80052e6:	6553      	str	r3, [r2, #84]	@ 0x54
 80052e8:	e003      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ea:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80052ee:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80052f2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80052f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052fa:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80052fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005302:	2300      	movs	r3, #0
 8005304:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005308:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800530c:	460b      	mov	r3, r1
 800530e:	4313      	orrs	r3, r2
 8005310:	d055      	beq.n	80053be <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005312:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005316:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800531a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800531e:	d033      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
 8005320:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005324:	d82c      	bhi.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8005326:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800532a:	d02f      	beq.n	800538c <HAL_RCCEx_PeriphCLKConfig+0xd90>
 800532c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005330:	d826      	bhi.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8005332:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005336:	d02b      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0xd94>
 8005338:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800533c:	d820      	bhi.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 800533e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005342:	d012      	beq.n	800536a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
 8005344:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005348:	d81a      	bhi.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 800534a:	2b00      	cmp	r3, #0
 800534c:	d022      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0xd98>
 800534e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005352:	d115      	bne.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0xd84>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005354:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005358:	3308      	adds	r3, #8
 800535a:	2100      	movs	r1, #0
 800535c:	4618      	mov	r0, r3
 800535e:	f000 fe55 	bl	800600c <RCCEx_PLL2_Config>
 8005362:	4603      	mov	r3, r0
 8005364:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005368:	e015      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0xd9a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800536a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800536e:	3328      	adds	r3, #40	@ 0x28
 8005370:	2102      	movs	r1, #2
 8005372:	4618      	mov	r0, r3
 8005374:	f000 fefc 	bl	8006170 <RCCEx_PLL3_Config>
 8005378:	4603      	mov	r3, r0
 800537a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800537e:	e00a      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8005386:	e006      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8005388:	bf00      	nop
 800538a:	e004      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 800538c:	bf00      	nop
 800538e:	e002      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8005390:	bf00      	nop
 8005392:	e000      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8005394:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005396:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800539a:	2b00      	cmp	r3, #0
 800539c:	d10b      	bne.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0xdba>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800539e:	4b8f      	ldr	r3, [pc, #572]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80053a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053a2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80053a6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80053aa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80053ae:	4a8b      	ldr	r2, [pc, #556]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80053b0:	430b      	orrs	r3, r1
 80053b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80053b4:	e003      	b.n	80053be <HAL_RCCEx_PeriphCLKConfig+0xdc2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053b6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80053ba:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80053be:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80053c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c6:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80053ca:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80053ce:	2300      	movs	r3, #0
 80053d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80053d4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80053d8:	460b      	mov	r3, r1
 80053da:	4313      	orrs	r3, r2
 80053dc:	d055      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80053de:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80053e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80053e6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80053ea:	d033      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 80053ec:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80053f0:	d82c      	bhi.n	800544c <HAL_RCCEx_PeriphCLKConfig+0xe50>
 80053f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053f6:	d02f      	beq.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80053f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053fc:	d826      	bhi.n	800544c <HAL_RCCEx_PeriphCLKConfig+0xe50>
 80053fe:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005402:	d02b      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8005404:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005408:	d820      	bhi.n	800544c <HAL_RCCEx_PeriphCLKConfig+0xe50>
 800540a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800540e:	d012      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0xe3a>
 8005410:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005414:	d81a      	bhi.n	800544c <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8005416:	2b00      	cmp	r3, #0
 8005418:	d022      	beq.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0xe64>
 800541a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800541e:	d115      	bne.n	800544c <HAL_RCCEx_PeriphCLKConfig+0xe50>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005420:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005424:	3308      	adds	r3, #8
 8005426:	2100      	movs	r1, #0
 8005428:	4618      	mov	r0, r3
 800542a:	f000 fdef 	bl	800600c <RCCEx_PLL2_Config>
 800542e:	4603      	mov	r3, r0
 8005430:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005434:	e015      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0xe66>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005436:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800543a:	3328      	adds	r3, #40	@ 0x28
 800543c:	2102      	movs	r1, #2
 800543e:	4618      	mov	r0, r3
 8005440:	f000 fe96 	bl	8006170 <RCCEx_PLL3_Config>
 8005444:	4603      	mov	r3, r0
 8005446:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800544a:	e00a      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8005452:	e006      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8005454:	bf00      	nop
 8005456:	e004      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8005458:	bf00      	nop
 800545a:	e002      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 800545c:	bf00      	nop
 800545e:	e000      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8005460:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005462:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005466:	2b00      	cmp	r3, #0
 8005468:	d10b      	bne.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800546a:	4b5c      	ldr	r3, [pc, #368]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800546c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800546e:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005472:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005476:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800547a:	4a58      	ldr	r2, [pc, #352]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800547c:	430b      	orrs	r3, r1
 800547e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005480:	e003      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005482:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005486:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800548a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800548e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005492:	f002 0308 	and.w	r3, r2, #8
 8005496:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800549a:	2300      	movs	r3, #0
 800549c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80054a0:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80054a4:	460b      	mov	r3, r1
 80054a6:	4313      	orrs	r3, r2
 80054a8:	d01e      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0xeec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80054aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80054ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054b6:	d10c      	bne.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xed6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80054b8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80054bc:	3328      	adds	r3, #40	@ 0x28
 80054be:	2102      	movs	r1, #2
 80054c0:	4618      	mov	r0, r3
 80054c2:	f000 fe55 	bl	8006170 <RCCEx_PLL3_Config>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d002      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xed6>
      {
        status = HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80054d2:	4b42      	ldr	r3, [pc, #264]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80054d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80054da:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80054de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e2:	4a3e      	ldr	r2, [pc, #248]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80054e4:	430b      	orrs	r3, r1
 80054e6:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80054e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80054ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f0:	f002 0310 	and.w	r3, r2, #16
 80054f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80054f8:	2300      	movs	r3, #0
 80054fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80054fe:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005502:	460b      	mov	r3, r1
 8005504:	4313      	orrs	r3, r2
 8005506:	d01e      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0xf4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005508:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800550c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005510:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005514:	d10c      	bne.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005516:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800551a:	3328      	adds	r3, #40	@ 0x28
 800551c:	2102      	movs	r1, #2
 800551e:	4618      	mov	r0, r3
 8005520:	f000 fe26 	bl	8006170 <RCCEx_PLL3_Config>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d002      	beq.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xf34>
      {
        status = HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005530:	4b2a      	ldr	r3, [pc, #168]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005534:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005538:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800553c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005540:	4a26      	ldr	r2, [pc, #152]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005542:	430b      	orrs	r3, r1
 8005544:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005546:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800554a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800554e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005552:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005556:	2300      	movs	r3, #0
 8005558:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800555c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005560:	460b      	mov	r3, r1
 8005562:	4313      	orrs	r3, r2
 8005564:	d040      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005566:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800556a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800556e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005572:	d022      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xfbe>
 8005574:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005578:	d81b      	bhi.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800557a:	2b00      	cmp	r3, #0
 800557c:	d003      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0xf8a>
 800557e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005582:	d00b      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0xfa0>
 8005584:	e015      	b.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005586:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800558a:	3308      	adds	r3, #8
 800558c:	2100      	movs	r1, #0
 800558e:	4618      	mov	r0, r3
 8005590:	f000 fd3c 	bl	800600c <RCCEx_PLL2_Config>
 8005594:	4603      	mov	r3, r0
 8005596:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800559a:	e00f      	b.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800559c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80055a0:	3328      	adds	r3, #40	@ 0x28
 80055a2:	2102      	movs	r1, #2
 80055a4:	4618      	mov	r0, r3
 80055a6:	f000 fde3 	bl	8006170 <RCCEx_PLL3_Config>
 80055aa:	4603      	mov	r3, r0
 80055ac:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80055b0:	e004      	b.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80055b8:	e000      	b.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        break;
 80055ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055bc:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d10d      	bne.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80055c4:	4b05      	ldr	r3, [pc, #20]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80055c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055c8:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80055cc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80055d0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80055d4:	4a01      	ldr	r2, [pc, #4]	@ (80055dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80055d6:	430b      	orrs	r3, r1
 80055d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80055da:	e005      	b.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 80055dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80055e4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80055e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80055ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f0:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80055f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80055f6:	2300      	movs	r3, #0
 80055f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80055fa:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80055fe:	460b      	mov	r3, r1
 8005600:	4313      	orrs	r3, r2
 8005602:	d03b      	beq.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x1080>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005604:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005608:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800560c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005610:	d01f      	beq.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x1056>
 8005612:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005616:	d818      	bhi.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x104e>
 8005618:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800561c:	d003      	beq.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x102a>
 800561e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005622:	d007      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x1038>
 8005624:	e011      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x104e>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005626:	4b64      	ldr	r3, [pc, #400]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8005628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800562a:	4a63      	ldr	r2, [pc, #396]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800562c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005630:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005632:	e00f      	b.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005634:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005638:	3328      	adds	r3, #40	@ 0x28
 800563a:	2101      	movs	r1, #1
 800563c:	4618      	mov	r0, r3
 800563e:	f000 fd97 	bl	8006170 <RCCEx_PLL3_Config>
 8005642:	4603      	mov	r3, r0
 8005644:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* USB clock source configuration done later after clock selection check */
        break;
 8005648:	e004      	b.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8005650:	e000      	b.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        break;
 8005652:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005654:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005658:	2b00      	cmp	r3, #0
 800565a:	d10b      	bne.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x1078>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800565c:	4b56      	ldr	r3, [pc, #344]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800565e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005660:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005664:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005668:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800566c:	4a52      	ldr	r2, [pc, #328]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800566e:	430b      	orrs	r3, r1
 8005670:	6553      	str	r3, [r2, #84]	@ 0x54
 8005672:	e003      	b.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x1080>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005674:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005678:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800567c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005684:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005688:	673b      	str	r3, [r7, #112]	@ 0x70
 800568a:	2300      	movs	r3, #0
 800568c:	677b      	str	r3, [r7, #116]	@ 0x74
 800568e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005692:	460b      	mov	r3, r1
 8005694:	4313      	orrs	r3, r2
 8005696:	d031      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x1100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005698:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800569c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d003      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x10ae>
 80056a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056a6:	d007      	beq.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80056a8:	e011      	b.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x10d2>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056aa:	4b43      	ldr	r3, [pc, #268]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80056ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ae:	4a42      	ldr	r2, [pc, #264]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80056b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80056b6:	e00e      	b.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x10da>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80056b8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80056bc:	3308      	adds	r3, #8
 80056be:	2102      	movs	r1, #2
 80056c0:	4618      	mov	r0, r3
 80056c2:	f000 fca3 	bl	800600c <RCCEx_PLL2_Config>
 80056c6:	4603      	mov	r3, r0
 80056c8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80056cc:	e003      	b.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x10da>

      default:
        ret = HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80056d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056d6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d10a      	bne.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80056de:	4b36      	ldr	r3, [pc, #216]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80056e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80056e6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80056ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ec:	4a32      	ldr	r2, [pc, #200]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80056ee:	430b      	orrs	r3, r1
 80056f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80056f2:	e003      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x1100>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056f4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80056f8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80056fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005704:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005708:	66bb      	str	r3, [r7, #104]	@ 0x68
 800570a:	2300      	movs	r3, #0
 800570c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800570e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005712:	460b      	mov	r3, r1
 8005714:	4313      	orrs	r3, r2
 8005716:	d00c      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x1136>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005718:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800571c:	3328      	adds	r3, #40	@ 0x28
 800571e:	2102      	movs	r1, #2
 8005720:	4618      	mov	r0, r3
 8005722:	f000 fd25 	bl	8006170 <RCCEx_PLL3_Config>
 8005726:	4603      	mov	r3, r0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d002      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x1136>
    {
      status = HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005732:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800573a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800573e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005740:	2300      	movs	r3, #0
 8005742:	667b      	str	r3, [r7, #100]	@ 0x64
 8005744:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005748:	460b      	mov	r3, r1
 800574a:	4313      	orrs	r3, r2
 800574c:	d03a      	beq.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
  {

    switch (PeriphClkInit->RngClockSelection)
 800574e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005752:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005756:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800575a:	d018      	beq.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x1192>
 800575c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005760:	d811      	bhi.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x118a>
 8005762:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005766:	d014      	beq.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x1196>
 8005768:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800576c:	d80b      	bhi.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x118a>
 800576e:	2b00      	cmp	r3, #0
 8005770:	d011      	beq.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0x119a>
 8005772:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005776:	d106      	bne.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x118a>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005778:	4b0f      	ldr	r3, [pc, #60]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800577a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800577c:	4a0e      	ldr	r2, [pc, #56]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800577e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005782:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005784:	e008      	b.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800578c:	e004      	b.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 800578e:	bf00      	nop
 8005790:	e002      	b.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 8005792:	bf00      	nop
 8005794:	e000      	b.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 8005796:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005798:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800579c:	2b00      	cmp	r3, #0
 800579e:	d10d      	bne.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x11c0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80057a0:	4b05      	ldr	r3, [pc, #20]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80057a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057a4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80057a8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80057ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057b0:	4a01      	ldr	r2, [pc, #4]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80057b2:	430b      	orrs	r3, r1
 80057b4:	6553      	str	r3, [r2, #84]	@ 0x54
 80057b6:	e005      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
 80057b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057bc:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80057c0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80057c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80057c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057cc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80057d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80057d2:	2300      	movs	r3, #0
 80057d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80057d6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80057da:	460b      	mov	r3, r1
 80057dc:	4313      	orrs	r3, r2
 80057de:	d009      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x11f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80057e0:	4baa      	ldr	r3, [pc, #680]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80057e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057e4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80057e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80057ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057ee:	4aa7      	ldr	r2, [pc, #668]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80057f0:	430b      	orrs	r3, r1
 80057f2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80057f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80057f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057fc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005800:	653b      	str	r3, [r7, #80]	@ 0x50
 8005802:	2300      	movs	r3, #0
 8005804:	657b      	str	r3, [r7, #84]	@ 0x54
 8005806:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800580a:	460b      	mov	r3, r1
 800580c:	4313      	orrs	r3, r2
 800580e:	d00a      	beq.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x122a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005810:	4b9e      	ldr	r3, [pc, #632]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8005812:	691b      	ldr	r3, [r3, #16]
 8005814:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005818:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800581c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005820:	4a9a      	ldr	r2, [pc, #616]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8005822:	430b      	orrs	r3, r1
 8005824:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005826:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800582a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800582e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005832:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005834:	2300      	movs	r3, #0
 8005836:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005838:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800583c:	460b      	mov	r3, r1
 800583e:	4313      	orrs	r3, r2
 8005840:	d009      	beq.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x125a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005842:	4b92      	ldr	r3, [pc, #584]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8005844:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005846:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800584a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800584e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005850:	4a8e      	ldr	r2, [pc, #568]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8005852:	430b      	orrs	r3, r1
 8005854:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005856:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800585a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005862:	643b      	str	r3, [r7, #64]	@ 0x40
 8005864:	2300      	movs	r3, #0
 8005866:	647b      	str	r3, [r7, #68]	@ 0x44
 8005868:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800586c:	460b      	mov	r3, r1
 800586e:	4313      	orrs	r3, r2
 8005870:	d00e      	beq.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x1294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005872:	4b86      	ldr	r3, [pc, #536]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	4a85      	ldr	r2, [pc, #532]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8005878:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800587c:	6113      	str	r3, [r2, #16]
 800587e:	4b83      	ldr	r3, [pc, #524]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8005880:	6919      	ldr	r1, [r3, #16]
 8005882:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005886:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800588a:	4a80      	ldr	r2, [pc, #512]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800588c:	430b      	orrs	r3, r1
 800588e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005890:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005898:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800589c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800589e:	2300      	movs	r3, #0
 80058a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058a2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80058a6:	460b      	mov	r3, r1
 80058a8:	4313      	orrs	r3, r2
 80058aa:	d009      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80058ac:	4b77      	ldr	r3, [pc, #476]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80058ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058b0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80058b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80058b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ba:	4a74      	ldr	r2, [pc, #464]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80058bc:	430b      	orrs	r3, r1
 80058be:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80058c0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80058c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80058cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80058ce:	2300      	movs	r3, #0
 80058d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80058d2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80058d6:	460b      	mov	r3, r1
 80058d8:	4313      	orrs	r3, r2
 80058da:	d00a      	beq.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80058dc:	4b6b      	ldr	r3, [pc, #428]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80058de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058e0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80058e4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80058e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ec:	4a67      	ldr	r2, [pc, #412]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80058ee:	430b      	orrs	r3, r1
 80058f0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80058f2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80058f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058fa:	2100      	movs	r1, #0
 80058fc:	62b9      	str	r1, [r7, #40]	@ 0x28
 80058fe:	f003 0301 	and.w	r3, r3, #1
 8005902:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005904:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005908:	460b      	mov	r3, r1
 800590a:	4313      	orrs	r3, r2
 800590c:	d011      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800590e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005912:	3308      	adds	r3, #8
 8005914:	2100      	movs	r1, #0
 8005916:	4618      	mov	r0, r3
 8005918:	f000 fb78 	bl	800600c <RCCEx_PLL2_Config>
 800591c:	4603      	mov	r3, r0
 800591e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8005922:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005926:	2b00      	cmp	r3, #0
 8005928:	d003      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800592a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800592e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005932:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800593a:	2100      	movs	r1, #0
 800593c:	6239      	str	r1, [r7, #32]
 800593e:	f003 0302 	and.w	r3, r3, #2
 8005942:	627b      	str	r3, [r7, #36]	@ 0x24
 8005944:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005948:	460b      	mov	r3, r1
 800594a:	4313      	orrs	r3, r2
 800594c:	d011      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800594e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005952:	3308      	adds	r3, #8
 8005954:	2101      	movs	r1, #1
 8005956:	4618      	mov	r0, r3
 8005958:	f000 fb58 	bl	800600c <RCCEx_PLL2_Config>
 800595c:	4603      	mov	r3, r0
 800595e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8005962:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005966:	2b00      	cmp	r3, #0
 8005968:	d003      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800596a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800596e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005972:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800597a:	2100      	movs	r1, #0
 800597c:	61b9      	str	r1, [r7, #24]
 800597e:	f003 0304 	and.w	r3, r3, #4
 8005982:	61fb      	str	r3, [r7, #28]
 8005984:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005988:	460b      	mov	r3, r1
 800598a:	4313      	orrs	r3, r2
 800598c:	d011      	beq.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800598e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005992:	3308      	adds	r3, #8
 8005994:	2102      	movs	r1, #2
 8005996:	4618      	mov	r0, r3
 8005998:	f000 fb38 	bl	800600c <RCCEx_PLL2_Config>
 800599c:	4603      	mov	r3, r0
 800599e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 80059a2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d003      	beq.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059aa:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80059ae:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80059b2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80059b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ba:	2100      	movs	r1, #0
 80059bc:	6139      	str	r1, [r7, #16]
 80059be:	f003 0308 	and.w	r3, r3, #8
 80059c2:	617b      	str	r3, [r7, #20]
 80059c4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80059c8:	460b      	mov	r3, r1
 80059ca:	4313      	orrs	r3, r2
 80059cc:	d011      	beq.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80059ce:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80059d2:	3328      	adds	r3, #40	@ 0x28
 80059d4:	2100      	movs	r1, #0
 80059d6:	4618      	mov	r0, r3
 80059d8:	f000 fbca 	bl	8006170 <RCCEx_PLL3_Config>
 80059dc:	4603      	mov	r3, r0
 80059de:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  
    if (ret == HAL_OK)
 80059e2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d003      	beq.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059ea:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80059ee:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80059f2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80059f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059fa:	2100      	movs	r1, #0
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	f003 0310 	and.w	r3, r3, #16
 8005a02:	60fb      	str	r3, [r7, #12]
 8005a04:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005a08:	460b      	mov	r3, r1
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	d011      	beq.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x1436>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a0e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005a12:	3328      	adds	r3, #40	@ 0x28
 8005a14:	2101      	movs	r1, #1
 8005a16:	4618      	mov	r0, r3
 8005a18:	f000 fbaa 	bl	8006170 <RCCEx_PLL3_Config>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8005a22:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d003      	beq.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0x1436>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a2a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005a2e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005a32:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a3a:	2100      	movs	r1, #0
 8005a3c:	6039      	str	r1, [r7, #0]
 8005a3e:	f003 0320 	and.w	r3, r3, #32
 8005a42:	607b      	str	r3, [r7, #4]
 8005a44:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005a48:	460b      	mov	r3, r1
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	d011      	beq.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x1476>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005a4e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005a52:	3328      	adds	r3, #40	@ 0x28
 8005a54:	2102      	movs	r1, #2
 8005a56:	4618      	mov	r0, r3
 8005a58:	f000 fb8a 	bl	8006170 <RCCEx_PLL3_Config>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8005a62:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d003      	beq.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x1476>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a6a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005a6e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }

  if (status == HAL_OK)
 8005a72:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d101      	bne.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x1482>
  {
    return HAL_OK;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	e000      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x1484>
  }
  return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8005a86:	46bd      	mov	sp, r7
 8005a88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a8c:	58024400 	.word	0x58024400

08005a90 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005a94:	f7fe fd56 	bl	8004544 <HAL_RCC_GetHCLKFreq>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	4b06      	ldr	r3, [pc, #24]	@ (8005ab4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005a9c:	6a1b      	ldr	r3, [r3, #32]
 8005a9e:	091b      	lsrs	r3, r3, #4
 8005aa0:	f003 0307 	and.w	r3, r3, #7
 8005aa4:	4904      	ldr	r1, [pc, #16]	@ (8005ab8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005aa6:	5ccb      	ldrb	r3, [r1, r3]
 8005aa8:	f003 031f 	and.w	r3, r3, #31
 8005aac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	bd80      	pop	{r7, pc}
 8005ab4:	58024400 	.word	0x58024400
 8005ab8:	08008a80 	.word	0x08008a80

08005abc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b089      	sub	sp, #36	@ 0x24
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ac4:	4ba1      	ldr	r3, [pc, #644]	@ (8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ac8:	f003 0303 	and.w	r3, r3, #3
 8005acc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005ace:	4b9f      	ldr	r3, [pc, #636]	@ (8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad2:	0b1b      	lsrs	r3, r3, #12
 8005ad4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ad8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005ada:	4b9c      	ldr	r3, [pc, #624]	@ (8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ade:	091b      	lsrs	r3, r3, #4
 8005ae0:	f003 0301 	and.w	r3, r3, #1
 8005ae4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005ae6:	4b99      	ldr	r3, [pc, #612]	@ (8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aea:	08db      	lsrs	r3, r3, #3
 8005aec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005af0:	693a      	ldr	r2, [r7, #16]
 8005af2:	fb02 f303 	mul.w	r3, r2, r3
 8005af6:	ee07 3a90 	vmov	s15, r3
 8005afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005afe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f000 8111 	beq.w	8005d2c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	2b02      	cmp	r3, #2
 8005b0e:	f000 8083 	beq.w	8005c18 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	2b02      	cmp	r3, #2
 8005b16:	f200 80a1 	bhi.w	8005c5c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d003      	beq.n	8005b28 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d056      	beq.n	8005bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005b26:	e099      	b.n	8005c5c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b28:	4b88      	ldr	r3, [pc, #544]	@ (8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0320 	and.w	r3, r3, #32
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d02d      	beq.n	8005b90 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005b34:	4b85      	ldr	r3, [pc, #532]	@ (8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	08db      	lsrs	r3, r3, #3
 8005b3a:	f003 0303 	and.w	r3, r3, #3
 8005b3e:	4a84      	ldr	r2, [pc, #528]	@ (8005d50 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005b40:	fa22 f303 	lsr.w	r3, r2, r3
 8005b44:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	ee07 3a90 	vmov	s15, r3
 8005b4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	ee07 3a90 	vmov	s15, r3
 8005b56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b5e:	4b7b      	ldr	r3, [pc, #492]	@ (8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b66:	ee07 3a90 	vmov	s15, r3
 8005b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b72:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005d54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005b76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b8a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005b8e:	e087      	b.n	8005ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	ee07 3a90 	vmov	s15, r3
 8005b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b9a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005d58 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005b9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ba2:	4b6a      	ldr	r3, [pc, #424]	@ (8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ba6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005baa:	ee07 3a90 	vmov	s15, r3
 8005bae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005bb6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005d54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005bba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005bd2:	e065      	b.n	8005ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	ee07 3a90 	vmov	s15, r3
 8005bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bde:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005be2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005be6:	4b59      	ldr	r3, [pc, #356]	@ (8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bee:	ee07 3a90 	vmov	s15, r3
 8005bf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bf6:	ed97 6a03 	vldr	s12, [r7, #12]
 8005bfa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005d54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005bfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c16:	e043      	b.n	8005ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	ee07 3a90 	vmov	s15, r3
 8005c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c22:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005d60 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005c26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c2a:	4b48      	ldr	r3, [pc, #288]	@ (8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c32:	ee07 3a90 	vmov	s15, r3
 8005c36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c3e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005d54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005c42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c5a:	e021      	b.n	8005ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	ee07 3a90 	vmov	s15, r3
 8005c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c66:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005c6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c6e:	4b37      	ldr	r3, [pc, #220]	@ (8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c76:	ee07 3a90 	vmov	s15, r3
 8005c7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c82:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005d54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005c86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c9e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005ca0:	4b2a      	ldr	r3, [pc, #168]	@ (8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ca4:	0a5b      	lsrs	r3, r3, #9
 8005ca6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005caa:	ee07 3a90 	vmov	s15, r3
 8005cae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cb2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005cb6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005cba:	edd7 6a07 	vldr	s13, [r7, #28]
 8005cbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cc6:	ee17 2a90 	vmov	r2, s15
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005cce:	4b1f      	ldr	r3, [pc, #124]	@ (8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd2:	0c1b      	lsrs	r3, r3, #16
 8005cd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cd8:	ee07 3a90 	vmov	s15, r3
 8005cdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ce0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ce4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005ce8:	edd7 6a07 	vldr	s13, [r7, #28]
 8005cec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cf4:	ee17 2a90 	vmov	r2, s15
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005cfc:	4b13      	ldr	r3, [pc, #76]	@ (8005d4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d00:	0e1b      	lsrs	r3, r3, #24
 8005d02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d06:	ee07 3a90 	vmov	s15, r3
 8005d0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005d16:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d22:	ee17 2a90 	vmov	r2, s15
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005d2a:	e008      	b.n	8005d3e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	609a      	str	r2, [r3, #8]
}
 8005d3e:	bf00      	nop
 8005d40:	3724      	adds	r7, #36	@ 0x24
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	58024400 	.word	0x58024400
 8005d50:	03d09000 	.word	0x03d09000
 8005d54:	46000000 	.word	0x46000000
 8005d58:	4c742400 	.word	0x4c742400
 8005d5c:	4a742400 	.word	0x4a742400
 8005d60:	4b189680 	.word	0x4b189680

08005d64 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b089      	sub	sp, #36	@ 0x24
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d6c:	4ba1      	ldr	r3, [pc, #644]	@ (8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d70:	f003 0303 	and.w	r3, r3, #3
 8005d74:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005d76:	4b9f      	ldr	r3, [pc, #636]	@ (8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d7a:	0d1b      	lsrs	r3, r3, #20
 8005d7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d80:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005d82:	4b9c      	ldr	r3, [pc, #624]	@ (8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d86:	0a1b      	lsrs	r3, r3, #8
 8005d88:	f003 0301 	and.w	r3, r3, #1
 8005d8c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005d8e:	4b99      	ldr	r3, [pc, #612]	@ (8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d92:	08db      	lsrs	r3, r3, #3
 8005d94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	fb02 f303 	mul.w	r3, r2, r3
 8005d9e:	ee07 3a90 	vmov	s15, r3
 8005da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005da6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f000 8111 	beq.w	8005fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005db2:	69bb      	ldr	r3, [r7, #24]
 8005db4:	2b02      	cmp	r3, #2
 8005db6:	f000 8083 	beq.w	8005ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	f200 80a1 	bhi.w	8005f04 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005dc2:	69bb      	ldr	r3, [r7, #24]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d003      	beq.n	8005dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005dc8:	69bb      	ldr	r3, [r7, #24]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d056      	beq.n	8005e7c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005dce:	e099      	b.n	8005f04 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005dd0:	4b88      	ldr	r3, [pc, #544]	@ (8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 0320 	and.w	r3, r3, #32
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d02d      	beq.n	8005e38 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ddc:	4b85      	ldr	r3, [pc, #532]	@ (8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	08db      	lsrs	r3, r3, #3
 8005de2:	f003 0303 	and.w	r3, r3, #3
 8005de6:	4a84      	ldr	r2, [pc, #528]	@ (8005ff8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005de8:	fa22 f303 	lsr.w	r3, r2, r3
 8005dec:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	ee07 3a90 	vmov	s15, r3
 8005df4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	ee07 3a90 	vmov	s15, r3
 8005dfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e06:	4b7b      	ldr	r3, [pc, #492]	@ (8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e0e:	ee07 3a90 	vmov	s15, r3
 8005e12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e16:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e1a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005ffc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005e1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e32:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005e36:	e087      	b.n	8005f48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	ee07 3a90 	vmov	s15, r3
 8005e3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e42:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006000 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005e46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e4a:	4b6a      	ldr	r3, [pc, #424]	@ (8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e52:	ee07 3a90 	vmov	s15, r3
 8005e56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e5e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005ffc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005e62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005e7a:	e065      	b.n	8005f48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	ee07 3a90 	vmov	s15, r3
 8005e82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e86:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005e8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e8e:	4b59      	ldr	r3, [pc, #356]	@ (8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e96:	ee07 3a90 	vmov	s15, r3
 8005e9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ea2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005ffc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005ea6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005eaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005eae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005eb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005eba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ebe:	e043      	b.n	8005f48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	ee07 3a90 	vmov	s15, r3
 8005ec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005eca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005ece:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ed2:	4b48      	ldr	r3, [pc, #288]	@ (8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005eda:	ee07 3a90 	vmov	s15, r3
 8005ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ee2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ee6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005ffc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005eea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005eee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ef2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ef6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005efe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f02:	e021      	b.n	8005f48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	ee07 3a90 	vmov	s15, r3
 8005f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f0e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f16:	4b37      	ldr	r3, [pc, #220]	@ (8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f1e:	ee07 3a90 	vmov	s15, r3
 8005f22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f26:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f2a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005ffc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f46:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005f48:	4b2a      	ldr	r3, [pc, #168]	@ (8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f4c:	0a5b      	lsrs	r3, r3, #9
 8005f4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f52:	ee07 3a90 	vmov	s15, r3
 8005f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f62:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f6e:	ee17 2a90 	vmov	r2, s15
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005f76:	4b1f      	ldr	r3, [pc, #124]	@ (8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7a:	0c1b      	lsrs	r3, r3, #16
 8005f7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f80:	ee07 3a90 	vmov	s15, r3
 8005f84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f88:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f90:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f9c:	ee17 2a90 	vmov	r2, s15
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005fa4:	4b13      	ldr	r3, [pc, #76]	@ (8005ff4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa8:	0e1b      	lsrs	r3, r3, #24
 8005faa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005fae:	ee07 3a90 	vmov	s15, r3
 8005fb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fb6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005fba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005fbe:	edd7 6a07 	vldr	s13, [r7, #28]
 8005fc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fca:	ee17 2a90 	vmov	r2, s15
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005fd2:	e008      	b.n	8005fe6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	609a      	str	r2, [r3, #8]
}
 8005fe6:	bf00      	nop
 8005fe8:	3724      	adds	r7, #36	@ 0x24
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	58024400 	.word	0x58024400
 8005ff8:	03d09000 	.word	0x03d09000
 8005ffc:	46000000 	.word	0x46000000
 8006000:	4c742400 	.word	0x4c742400
 8006004:	4a742400 	.word	0x4a742400
 8006008:	4b189680 	.word	0x4b189680

0800600c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006016:	2300      	movs	r3, #0
 8006018:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800601a:	4b53      	ldr	r3, [pc, #332]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 800601c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800601e:	f003 0303 	and.w	r3, r3, #3
 8006022:	2b03      	cmp	r3, #3
 8006024:	d101      	bne.n	800602a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e099      	b.n	800615e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800602a:	4b4f      	ldr	r3, [pc, #316]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a4e      	ldr	r2, [pc, #312]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 8006030:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006034:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006036:	f7fb fe19 	bl	8001c6c <HAL_GetTick>
 800603a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800603c:	e008      	b.n	8006050 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800603e:	f7fb fe15 	bl	8001c6c <HAL_GetTick>
 8006042:	4602      	mov	r2, r0
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	1ad3      	subs	r3, r2, r3
 8006048:	2b02      	cmp	r3, #2
 800604a:	d901      	bls.n	8006050 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800604c:	2303      	movs	r3, #3
 800604e:	e086      	b.n	800615e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006050:	4b45      	ldr	r3, [pc, #276]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006058:	2b00      	cmp	r3, #0
 800605a:	d1f0      	bne.n	800603e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800605c:	4b42      	ldr	r3, [pc, #264]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 800605e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006060:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	031b      	lsls	r3, r3, #12
 800606a:	493f      	ldr	r1, [pc, #252]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 800606c:	4313      	orrs	r3, r2
 800606e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	3b01      	subs	r3, #1
 8006076:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	3b01      	subs	r3, #1
 8006080:	025b      	lsls	r3, r3, #9
 8006082:	b29b      	uxth	r3, r3
 8006084:	431a      	orrs	r2, r3
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	3b01      	subs	r3, #1
 800608c:	041b      	lsls	r3, r3, #16
 800608e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006092:	431a      	orrs	r2, r3
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	691b      	ldr	r3, [r3, #16]
 8006098:	3b01      	subs	r3, #1
 800609a:	061b      	lsls	r3, r3, #24
 800609c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80060a0:	4931      	ldr	r1, [pc, #196]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 80060a2:	4313      	orrs	r3, r2
 80060a4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80060a6:	4b30      	ldr	r3, [pc, #192]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 80060a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	492d      	ldr	r1, [pc, #180]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 80060b4:	4313      	orrs	r3, r2
 80060b6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80060b8:	4b2b      	ldr	r3, [pc, #172]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 80060ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060bc:	f023 0220 	bic.w	r2, r3, #32
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	699b      	ldr	r3, [r3, #24]
 80060c4:	4928      	ldr	r1, [pc, #160]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 80060c6:	4313      	orrs	r3, r2
 80060c8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80060ca:	4b27      	ldr	r3, [pc, #156]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 80060cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ce:	4a26      	ldr	r2, [pc, #152]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 80060d0:	f023 0310 	bic.w	r3, r3, #16
 80060d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80060d6:	4b24      	ldr	r3, [pc, #144]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 80060d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80060da:	4b24      	ldr	r3, [pc, #144]	@ (800616c <RCCEx_PLL2_Config+0x160>)
 80060dc:	4013      	ands	r3, r2
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	69d2      	ldr	r2, [r2, #28]
 80060e2:	00d2      	lsls	r2, r2, #3
 80060e4:	4920      	ldr	r1, [pc, #128]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 80060e6:	4313      	orrs	r3, r2
 80060e8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80060ea:	4b1f      	ldr	r3, [pc, #124]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 80060ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ee:	4a1e      	ldr	r2, [pc, #120]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 80060f0:	f043 0310 	orr.w	r3, r3, #16
 80060f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d106      	bne.n	800610a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80060fc:	4b1a      	ldr	r3, [pc, #104]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 80060fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006100:	4a19      	ldr	r2, [pc, #100]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 8006102:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006106:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006108:	e00f      	b.n	800612a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	2b01      	cmp	r3, #1
 800610e:	d106      	bne.n	800611e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006110:	4b15      	ldr	r3, [pc, #84]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 8006112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006114:	4a14      	ldr	r2, [pc, #80]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 8006116:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800611a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800611c:	e005      	b.n	800612a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800611e:	4b12      	ldr	r3, [pc, #72]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 8006120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006122:	4a11      	ldr	r2, [pc, #68]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 8006124:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006128:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800612a:	4b0f      	ldr	r3, [pc, #60]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a0e      	ldr	r2, [pc, #56]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 8006130:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006134:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006136:	f7fb fd99 	bl	8001c6c <HAL_GetTick>
 800613a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800613c:	e008      	b.n	8006150 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800613e:	f7fb fd95 	bl	8001c6c <HAL_GetTick>
 8006142:	4602      	mov	r2, r0
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	2b02      	cmp	r3, #2
 800614a:	d901      	bls.n	8006150 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800614c:	2303      	movs	r3, #3
 800614e:	e006      	b.n	800615e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006150:	4b05      	ldr	r3, [pc, #20]	@ (8006168 <RCCEx_PLL2_Config+0x15c>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006158:	2b00      	cmp	r3, #0
 800615a:	d0f0      	beq.n	800613e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800615c:	7bfb      	ldrb	r3, [r7, #15]
}
 800615e:	4618      	mov	r0, r3
 8006160:	3710      	adds	r7, #16
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}
 8006166:	bf00      	nop
 8006168:	58024400 	.word	0x58024400
 800616c:	ffff0007 	.word	0xffff0007

08006170 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800617a:	2300      	movs	r3, #0
 800617c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800617e:	4b53      	ldr	r3, [pc, #332]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006182:	f003 0303 	and.w	r3, r3, #3
 8006186:	2b03      	cmp	r3, #3
 8006188:	d101      	bne.n	800618e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e099      	b.n	80062c2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800618e:	4b4f      	ldr	r3, [pc, #316]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a4e      	ldr	r2, [pc, #312]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006194:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006198:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800619a:	f7fb fd67 	bl	8001c6c <HAL_GetTick>
 800619e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80061a0:	e008      	b.n	80061b4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80061a2:	f7fb fd63 	bl	8001c6c <HAL_GetTick>
 80061a6:	4602      	mov	r2, r0
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	2b02      	cmp	r3, #2
 80061ae:	d901      	bls.n	80061b4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e086      	b.n	80062c2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80061b4:	4b45      	ldr	r3, [pc, #276]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d1f0      	bne.n	80061a2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80061c0:	4b42      	ldr	r3, [pc, #264]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 80061c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061c4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	051b      	lsls	r3, r3, #20
 80061ce:	493f      	ldr	r1, [pc, #252]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 80061d0:	4313      	orrs	r3, r2
 80061d2:	628b      	str	r3, [r1, #40]	@ 0x28
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	3b01      	subs	r3, #1
 80061da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	3b01      	subs	r3, #1
 80061e4:	025b      	lsls	r3, r3, #9
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	431a      	orrs	r2, r3
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	3b01      	subs	r3, #1
 80061f0:	041b      	lsls	r3, r3, #16
 80061f2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80061f6:	431a      	orrs	r2, r3
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	691b      	ldr	r3, [r3, #16]
 80061fc:	3b01      	subs	r3, #1
 80061fe:	061b      	lsls	r3, r3, #24
 8006200:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006204:	4931      	ldr	r1, [pc, #196]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006206:	4313      	orrs	r3, r2
 8006208:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800620a:	4b30      	ldr	r3, [pc, #192]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 800620c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800620e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	695b      	ldr	r3, [r3, #20]
 8006216:	492d      	ldr	r1, [pc, #180]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006218:	4313      	orrs	r3, r2
 800621a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800621c:	4b2b      	ldr	r3, [pc, #172]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 800621e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006220:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	699b      	ldr	r3, [r3, #24]
 8006228:	4928      	ldr	r1, [pc, #160]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 800622a:	4313      	orrs	r3, r2
 800622c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800622e:	4b27      	ldr	r3, [pc, #156]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006232:	4a26      	ldr	r2, [pc, #152]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006234:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006238:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800623a:	4b24      	ldr	r3, [pc, #144]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 800623c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800623e:	4b24      	ldr	r3, [pc, #144]	@ (80062d0 <RCCEx_PLL3_Config+0x160>)
 8006240:	4013      	ands	r3, r2
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	69d2      	ldr	r2, [r2, #28]
 8006246:	00d2      	lsls	r2, r2, #3
 8006248:	4920      	ldr	r1, [pc, #128]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 800624a:	4313      	orrs	r3, r2
 800624c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800624e:	4b1f      	ldr	r3, [pc, #124]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006252:	4a1e      	ldr	r2, [pc, #120]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006254:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006258:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d106      	bne.n	800626e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006260:	4b1a      	ldr	r3, [pc, #104]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006264:	4a19      	ldr	r2, [pc, #100]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006266:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800626a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800626c:	e00f      	b.n	800628e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d106      	bne.n	8006282 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006274:	4b15      	ldr	r3, [pc, #84]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006278:	4a14      	ldr	r2, [pc, #80]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 800627a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800627e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006280:	e005      	b.n	800628e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006282:	4b12      	ldr	r3, [pc, #72]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006286:	4a11      	ldr	r2, [pc, #68]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006288:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800628c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800628e:	4b0f      	ldr	r3, [pc, #60]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a0e      	ldr	r2, [pc, #56]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 8006294:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006298:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800629a:	f7fb fce7 	bl	8001c6c <HAL_GetTick>
 800629e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80062a0:	e008      	b.n	80062b4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80062a2:	f7fb fce3 	bl	8001c6c <HAL_GetTick>
 80062a6:	4602      	mov	r2, r0
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	2b02      	cmp	r3, #2
 80062ae:	d901      	bls.n	80062b4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80062b0:	2303      	movs	r3, #3
 80062b2:	e006      	b.n	80062c2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80062b4:	4b05      	ldr	r3, [pc, #20]	@ (80062cc <RCCEx_PLL3_Config+0x15c>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d0f0      	beq.n	80062a2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80062c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3710      	adds	r7, #16
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	58024400 	.word	0x58024400
 80062d0:	ffff0007 	.word	0xffff0007

080062d4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b082      	sub	sp, #8
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d101      	bne.n	80062e8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	e02b      	b.n	8006340 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d106      	bne.n	8006302 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f7fa fd43 	bl	8000d88 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2202      	movs	r2, #2
 8006306:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681a      	ldr	r2, [r3, #0]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	3304      	adds	r3, #4
 8006312:	4619      	mov	r1, r3
 8006314:	4610      	mov	r0, r2
 8006316:	f001 fddd 	bl	8007ed4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6818      	ldr	r0, [r3, #0]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	461a      	mov	r2, r3
 8006324:	6839      	ldr	r1, [r7, #0]
 8006326:	f001 fe31 	bl	8007f8c <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800632a:	4b07      	ldr	r3, [pc, #28]	@ (8006348 <HAL_SDRAM_Init+0x74>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a06      	ldr	r2, [pc, #24]	@ (8006348 <HAL_SDRAM_Init+0x74>)
 8006330:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006334:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2201      	movs	r2, #1
 800633a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	3708      	adds	r7, #8
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	52004000 	.word	0x52004000

0800634c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b086      	sub	sp, #24
 8006350:	af00      	add	r7, sp, #0
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	60b9      	str	r1, [r7, #8]
 8006356:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800635e:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8006360:	7dfb      	ldrb	r3, [r7, #23]
 8006362:	2b02      	cmp	r3, #2
 8006364:	d101      	bne.n	800636a <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8006366:	2302      	movs	r3, #2
 8006368:	e021      	b.n	80063ae <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800636a:	7dfb      	ldrb	r3, [r7, #23]
 800636c:	2b01      	cmp	r3, #1
 800636e:	d002      	beq.n	8006376 <HAL_SDRAM_SendCommand+0x2a>
 8006370:	7dfb      	ldrb	r3, [r7, #23]
 8006372:	2b05      	cmp	r3, #5
 8006374:	d118      	bne.n	80063a8 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2202      	movs	r2, #2
 800637a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	68b9      	ldr	r1, [r7, #8]
 8006386:	4618      	mov	r0, r3
 8006388:	f001 fe6a 	bl	8008060 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2b02      	cmp	r3, #2
 8006392:	d104      	bne.n	800639e <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2205      	movs	r2, #5
 8006398:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800639c:	e006      	b.n	80063ac <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80063a6:	e001      	b.n	80063ac <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e000      	b.n	80063ae <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80063ac:	2300      	movs	r3, #0
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3718      	adds	r7, #24
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}

080063b6 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80063b6:	b580      	push	{r7, lr}
 80063b8:	b082      	sub	sp, #8
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
 80063be:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80063c6:	b2db      	uxtb	r3, r3
 80063c8:	2b02      	cmp	r3, #2
 80063ca:	d101      	bne.n	80063d0 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80063cc:	2302      	movs	r3, #2
 80063ce:	e016      	b.n	80063fe <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80063d6:	b2db      	uxtb	r3, r3
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d10f      	bne.n	80063fc <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2202      	movs	r2, #2
 80063e0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	6839      	ldr	r1, [r7, #0]
 80063ea:	4618      	mov	r0, r3
 80063ec:	f001 fe5c 	bl	80080a8 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80063f8:	2300      	movs	r3, #0
 80063fa:	e000      	b.n	80063fe <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80063fc:	2301      	movs	r3, #1
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3708      	adds	r7, #8
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
	...

08006408 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b084      	sub	sp, #16
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d101      	bne.n	800641a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006416:	2301      	movs	r3, #1
 8006418:	e10f      	b.n	800663a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a87      	ldr	r2, [pc, #540]	@ (8006644 <HAL_SPI_Init+0x23c>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d00f      	beq.n	800644a <HAL_SPI_Init+0x42>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a86      	ldr	r2, [pc, #536]	@ (8006648 <HAL_SPI_Init+0x240>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d00a      	beq.n	800644a <HAL_SPI_Init+0x42>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a84      	ldr	r2, [pc, #528]	@ (800664c <HAL_SPI_Init+0x244>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d005      	beq.n	800644a <HAL_SPI_Init+0x42>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	2b0f      	cmp	r3, #15
 8006444:	d901      	bls.n	800644a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	e0f7      	b.n	800663a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f000 fbbc 	bl	8006bc8 <SPI_GetPacketSize>
 8006450:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a7b      	ldr	r2, [pc, #492]	@ (8006644 <HAL_SPI_Init+0x23c>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d00c      	beq.n	8006476 <HAL_SPI_Init+0x6e>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a79      	ldr	r2, [pc, #484]	@ (8006648 <HAL_SPI_Init+0x240>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d007      	beq.n	8006476 <HAL_SPI_Init+0x6e>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a78      	ldr	r2, [pc, #480]	@ (800664c <HAL_SPI_Init+0x244>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d002      	beq.n	8006476 <HAL_SPI_Init+0x6e>
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2b08      	cmp	r3, #8
 8006474:	d811      	bhi.n	800649a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800647a:	4a72      	ldr	r2, [pc, #456]	@ (8006644 <HAL_SPI_Init+0x23c>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d009      	beq.n	8006494 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a70      	ldr	r2, [pc, #448]	@ (8006648 <HAL_SPI_Init+0x240>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d004      	beq.n	8006494 <HAL_SPI_Init+0x8c>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a6f      	ldr	r2, [pc, #444]	@ (800664c <HAL_SPI_Init+0x244>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d104      	bne.n	800649e <HAL_SPI_Init+0x96>
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2b10      	cmp	r3, #16
 8006498:	d901      	bls.n	800649e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	e0cd      	b.n	800663a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80064a4:	b2db      	uxtb	r3, r3
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d106      	bne.n	80064b8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2200      	movs	r2, #0
 80064ae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f7fb f92c 	bl	8001710 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2202      	movs	r2, #2
 80064bc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	681a      	ldr	r2, [r3, #0]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f022 0201 	bic.w	r2, r2, #1
 80064ce:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80064da:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	699b      	ldr	r3, [r3, #24]
 80064e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80064e4:	d119      	bne.n	800651a <HAL_SPI_Init+0x112>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064ee:	d103      	bne.n	80064f8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d008      	beq.n	800650a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d10c      	bne.n	800651a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006504:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006508:	d107      	bne.n	800651a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006518:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006522:	2b00      	cmp	r3, #0
 8006524:	d00f      	beq.n	8006546 <HAL_SPI_Init+0x13e>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	68db      	ldr	r3, [r3, #12]
 800652a:	2b06      	cmp	r3, #6
 800652c:	d90b      	bls.n	8006546 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	430a      	orrs	r2, r1
 8006542:	601a      	str	r2, [r3, #0]
 8006544:	e007      	b.n	8006556 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006554:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	69da      	ldr	r2, [r3, #28]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800655e:	431a      	orrs	r2, r3
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	431a      	orrs	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006568:	ea42 0103 	orr.w	r1, r2, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	68da      	ldr	r2, [r3, #12]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	430a      	orrs	r2, r1
 8006576:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006580:	431a      	orrs	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006586:	431a      	orrs	r2, r3
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	699b      	ldr	r3, [r3, #24]
 800658c:	431a      	orrs	r2, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	691b      	ldr	r3, [r3, #16]
 8006592:	431a      	orrs	r2, r3
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	695b      	ldr	r3, [r3, #20]
 8006598:	431a      	orrs	r2, r3
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a1b      	ldr	r3, [r3, #32]
 800659e:	431a      	orrs	r2, r3
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	431a      	orrs	r2, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065aa:	431a      	orrs	r2, r3
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	431a      	orrs	r2, r3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065b6:	ea42 0103 	orr.w	r1, r2, r3
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	430a      	orrs	r2, r1
 80065c4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d113      	bne.n	80065f6 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065e0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80065f4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f022 0201 	bic.w	r2, r2, #1
 8006604:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800660e:	2b00      	cmp	r3, #0
 8006610:	d00a      	beq.n	8006628 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	430a      	orrs	r2, r1
 8006626:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2200      	movs	r2, #0
 800662c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8006638:	2300      	movs	r3, #0
}
 800663a:	4618      	mov	r0, r3
 800663c:	3710      	adds	r7, #16
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	40013000 	.word	0x40013000
 8006648:	40003800 	.word	0x40003800
 800664c:	40003c00 	.word	0x40003c00

08006650 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b088      	sub	sp, #32
 8006654:	af02      	add	r7, sp, #8
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	603b      	str	r3, [r7, #0]
 800665c:	4613      	mov	r3, r2
 800665e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	3320      	adds	r3, #32
 8006666:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006668:	f7fb fb00 	bl	8001c6c <HAL_GetTick>
 800666c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006674:	b2db      	uxtb	r3, r3
 8006676:	2b01      	cmp	r3, #1
 8006678:	d001      	beq.n	800667e <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800667a:	2302      	movs	r3, #2
 800667c:	e1d1      	b.n	8006a22 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d002      	beq.n	800668a <HAL_SPI_Transmit+0x3a>
 8006684:	88fb      	ldrh	r3, [r7, #6]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d101      	bne.n	800668e <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e1c9      	b.n	8006a22 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006694:	2b01      	cmp	r3, #1
 8006696:	d101      	bne.n	800669c <HAL_SPI_Transmit+0x4c>
 8006698:	2302      	movs	r3, #2
 800669a:	e1c2      	b.n	8006a22 <HAL_SPI_Transmit+0x3d2>
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2203      	movs	r2, #3
 80066a8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2200      	movs	r2, #0
 80066b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	68ba      	ldr	r2, [r7, #8]
 80066b8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	88fa      	ldrh	r2, [r7, #6]
 80066be:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	88fa      	ldrh	r2, [r7, #6]
 80066c6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2200      	movs	r2, #0
 80066ce:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2200      	movs	r2, #0
 80066d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2200      	movs	r2, #0
 80066dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80066f4:	d108      	bne.n	8006708 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006704:	601a      	str	r2, [r3, #0]
 8006706:	e009      	b.n	800671c <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800671a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	685a      	ldr	r2, [r3, #4]
 8006722:	4b96      	ldr	r3, [pc, #600]	@ (800697c <HAL_SPI_Transmit+0x32c>)
 8006724:	4013      	ands	r3, r2
 8006726:	88f9      	ldrh	r1, [r7, #6]
 8006728:	68fa      	ldr	r2, [r7, #12]
 800672a:	6812      	ldr	r2, [r2, #0]
 800672c:	430b      	orrs	r3, r1
 800672e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f042 0201 	orr.w	r2, r2, #1
 800673e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006748:	d107      	bne.n	800675a <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006758:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	2b0f      	cmp	r3, #15
 8006760:	d947      	bls.n	80067f2 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006762:	e03f      	b.n	80067e4 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	695b      	ldr	r3, [r3, #20]
 800676a:	f003 0302 	and.w	r3, r3, #2
 800676e:	2b02      	cmp	r3, #2
 8006770:	d114      	bne.n	800679c <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	6812      	ldr	r2, [r2, #0]
 800677c:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006782:	1d1a      	adds	r2, r3, #4
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800678e:	b29b      	uxth	r3, r3
 8006790:	3b01      	subs	r3, #1
 8006792:	b29a      	uxth	r2, r3
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800679a:	e023      	b.n	80067e4 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800679c:	f7fb fa66 	bl	8001c6c <HAL_GetTick>
 80067a0:	4602      	mov	r2, r0
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	1ad3      	subs	r3, r2, r3
 80067a6:	683a      	ldr	r2, [r7, #0]
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d803      	bhi.n	80067b4 <HAL_SPI_Transmit+0x164>
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067b2:	d102      	bne.n	80067ba <HAL_SPI_Transmit+0x16a>
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d114      	bne.n	80067e4 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80067ba:	68f8      	ldr	r0, [r7, #12]
 80067bc:	f000 f936 	bl	8006a2c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067c6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80067e0:	2303      	movs	r3, #3
 80067e2:	e11e      	b.n	8006a22 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d1b9      	bne.n	8006764 <HAL_SPI_Transmit+0x114>
 80067f0:	e0f1      	b.n	80069d6 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	2b07      	cmp	r3, #7
 80067f8:	f240 80e6 	bls.w	80069c8 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80067fc:	e05d      	b.n	80068ba <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	695b      	ldr	r3, [r3, #20]
 8006804:	f003 0302 	and.w	r3, r3, #2
 8006808:	2b02      	cmp	r3, #2
 800680a:	d132      	bne.n	8006872 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006812:	b29b      	uxth	r3, r3
 8006814:	2b01      	cmp	r3, #1
 8006816:	d918      	bls.n	800684a <HAL_SPI_Transmit+0x1fa>
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800681c:	2b00      	cmp	r3, #0
 800681e:	d014      	beq.n	800684a <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	6812      	ldr	r2, [r2, #0]
 800682a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006830:	1d1a      	adds	r2, r3, #4
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800683c:	b29b      	uxth	r3, r3
 800683e:	3b02      	subs	r3, #2
 8006840:	b29a      	uxth	r2, r3
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006848:	e037      	b.n	80068ba <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800684e:	881a      	ldrh	r2, [r3, #0]
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006858:	1c9a      	adds	r2, r3, #2
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006864:	b29b      	uxth	r3, r3
 8006866:	3b01      	subs	r3, #1
 8006868:	b29a      	uxth	r2, r3
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006870:	e023      	b.n	80068ba <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006872:	f7fb f9fb 	bl	8001c6c <HAL_GetTick>
 8006876:	4602      	mov	r2, r0
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	683a      	ldr	r2, [r7, #0]
 800687e:	429a      	cmp	r2, r3
 8006880:	d803      	bhi.n	800688a <HAL_SPI_Transmit+0x23a>
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006888:	d102      	bne.n	8006890 <HAL_SPI_Transmit+0x240>
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d114      	bne.n	80068ba <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006890:	68f8      	ldr	r0, [r7, #12]
 8006892:	f000 f8cb 	bl	8006a2c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800689c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2201      	movs	r2, #1
 80068aa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80068b6:	2303      	movs	r3, #3
 80068b8:	e0b3      	b.n	8006a22 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d19b      	bne.n	80067fe <HAL_SPI_Transmit+0x1ae>
 80068c6:	e086      	b.n	80069d6 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	695b      	ldr	r3, [r3, #20]
 80068ce:	f003 0302 	and.w	r3, r3, #2
 80068d2:	2b02      	cmp	r3, #2
 80068d4:	d154      	bne.n	8006980 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80068dc:	b29b      	uxth	r3, r3
 80068de:	2b03      	cmp	r3, #3
 80068e0:	d918      	bls.n	8006914 <HAL_SPI_Transmit+0x2c4>
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068e6:	2b40      	cmp	r3, #64	@ 0x40
 80068e8:	d914      	bls.n	8006914 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	6812      	ldr	r2, [r2, #0]
 80068f4:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068fa:	1d1a      	adds	r2, r3, #4
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006906:	b29b      	uxth	r3, r3
 8006908:	3b04      	subs	r3, #4
 800690a:	b29a      	uxth	r2, r3
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8006912:	e059      	b.n	80069c8 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800691a:	b29b      	uxth	r3, r3
 800691c:	2b01      	cmp	r3, #1
 800691e:	d917      	bls.n	8006950 <HAL_SPI_Transmit+0x300>
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006924:	2b00      	cmp	r3, #0
 8006926:	d013      	beq.n	8006950 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800692c:	881a      	ldrh	r2, [r3, #0]
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006936:	1c9a      	adds	r2, r3, #2
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006942:	b29b      	uxth	r3, r3
 8006944:	3b02      	subs	r3, #2
 8006946:	b29a      	uxth	r2, r3
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800694e:	e03b      	b.n	80069c8 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	3320      	adds	r3, #32
 800695a:	7812      	ldrb	r2, [r2, #0]
 800695c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006962:	1c5a      	adds	r2, r3, #1
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800696e:	b29b      	uxth	r3, r3
 8006970:	3b01      	subs	r3, #1
 8006972:	b29a      	uxth	r2, r3
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800697a:	e025      	b.n	80069c8 <HAL_SPI_Transmit+0x378>
 800697c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006980:	f7fb f974 	bl	8001c6c <HAL_GetTick>
 8006984:	4602      	mov	r2, r0
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	683a      	ldr	r2, [r7, #0]
 800698c:	429a      	cmp	r2, r3
 800698e:	d803      	bhi.n	8006998 <HAL_SPI_Transmit+0x348>
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006996:	d102      	bne.n	800699e <HAL_SPI_Transmit+0x34e>
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d114      	bne.n	80069c8 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800699e:	68f8      	ldr	r0, [r7, #12]
 80069a0:	f000 f844 	bl	8006a2c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2200      	movs	r2, #0
 80069c0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80069c4:	2303      	movs	r3, #3
 80069c6:	e02c      	b.n	8006a22 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	f47f af79 	bne.w	80068c8 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	9300      	str	r3, [sp, #0]
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	2200      	movs	r2, #0
 80069de:	2108      	movs	r1, #8
 80069e0:	68f8      	ldr	r0, [r7, #12]
 80069e2:	f000 f8c3 	bl	8006b6c <SPI_WaitOnFlagUntilTimeout>
 80069e6:	4603      	mov	r3, r0
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d007      	beq.n	80069fc <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069f2:	f043 0220 	orr.w	r2, r3, #32
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80069fc:	68f8      	ldr	r0, [r7, #12]
 80069fe:	f000 f815 	bl	8006a2c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2201      	movs	r2, #1
 8006a06:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d001      	beq.n	8006a20 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e000      	b.n	8006a22 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8006a20:	2300      	movs	r3, #0
  }
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3718      	adds	r7, #24
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}
 8006a2a:	bf00      	nop

08006a2c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b085      	sub	sp, #20
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	695b      	ldr	r3, [r3, #20]
 8006a3a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	699a      	ldr	r2, [r3, #24]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f042 0208 	orr.w	r2, r2, #8
 8006a4a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	699a      	ldr	r2, [r3, #24]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f042 0210 	orr.w	r2, r2, #16
 8006a5a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f022 0201 	bic.w	r2, r2, #1
 8006a6a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	6919      	ldr	r1, [r3, #16]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	4b3c      	ldr	r3, [pc, #240]	@ (8006b68 <SPI_CloseTransfer+0x13c>)
 8006a78:	400b      	ands	r3, r1
 8006a7a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	689a      	ldr	r2, [r3, #8]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8006a8a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	2b04      	cmp	r3, #4
 8006a96:	d014      	beq.n	8006ac2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f003 0320 	and.w	r3, r3, #32
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d00f      	beq.n	8006ac2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006aa8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	699a      	ldr	r2, [r3, #24]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f042 0220 	orr.w	r2, r2, #32
 8006ac0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	2b03      	cmp	r3, #3
 8006acc:	d014      	beq.n	8006af8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d00f      	beq.n	8006af8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ade:	f043 0204 	orr.w	r2, r3, #4
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	699a      	ldr	r2, [r3, #24]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006af6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d00f      	beq.n	8006b22 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b08:	f043 0201 	orr.w	r2, r3, #1
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	699a      	ldr	r2, [r3, #24]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b20:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d00f      	beq.n	8006b4c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b32:	f043 0208 	orr.w	r2, r3, #8
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	699a      	ldr	r2, [r3, #24]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b4a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8006b5c:	bf00      	nop
 8006b5e:	3714      	adds	r7, #20
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr
 8006b68:	fffffc90 	.word	0xfffffc90

08006b6c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b084      	sub	sp, #16
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	603b      	str	r3, [r7, #0]
 8006b78:	4613      	mov	r3, r2
 8006b7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006b7c:	e010      	b.n	8006ba0 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b7e:	f7fb f875 	bl	8001c6c <HAL_GetTick>
 8006b82:	4602      	mov	r2, r0
 8006b84:	69bb      	ldr	r3, [r7, #24]
 8006b86:	1ad3      	subs	r3, r2, r3
 8006b88:	683a      	ldr	r2, [r7, #0]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d803      	bhi.n	8006b96 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b94:	d102      	bne.n	8006b9c <SPI_WaitOnFlagUntilTimeout+0x30>
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d101      	bne.n	8006ba0 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8006b9c:	2303      	movs	r3, #3
 8006b9e:	e00f      	b.n	8006bc0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	695a      	ldr	r2, [r3, #20]
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	4013      	ands	r3, r2
 8006baa:	68ba      	ldr	r2, [r7, #8]
 8006bac:	429a      	cmp	r2, r3
 8006bae:	bf0c      	ite	eq
 8006bb0:	2301      	moveq	r3, #1
 8006bb2:	2300      	movne	r3, #0
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	79fb      	ldrb	r3, [r7, #7]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d0df      	beq.n	8006b7e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8006bbe:	2300      	movs	r3, #0
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3710      	adds	r7, #16
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}

08006bc8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b085      	sub	sp, #20
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bd4:	095b      	lsrs	r3, r3, #5
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	3301      	adds	r3, #1
 8006be0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	3307      	adds	r3, #7
 8006be6:	08db      	lsrs	r3, r3, #3
 8006be8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	fb02 f303 	mul.w	r3, r2, r3
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3714      	adds	r7, #20
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr

08006bfe <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bfe:	b580      	push	{r7, lr}
 8006c00:	b082      	sub	sp, #8
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e042      	b.n	8006c96 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d106      	bne.n	8006c28 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f7fa fee0 	bl	80019e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2224      	movs	r2, #36	@ 0x24
 8006c2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f022 0201 	bic.w	r2, r2, #1
 8006c3e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d002      	beq.n	8006c4e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f000 fe1f 	bl	800788c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 f8b4 	bl	8006dbc <UART_SetConfig>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d101      	bne.n	8006c5e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e01b      	b.n	8006c96 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	685a      	ldr	r2, [r3, #4]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c6c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	689a      	ldr	r2, [r3, #8]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c7c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f042 0201 	orr.w	r2, r2, #1
 8006c8c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f000 fe9e 	bl	80079d0 <UART_CheckIdleState>
 8006c94:	4603      	mov	r3, r0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3708      	adds	r7, #8
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}

08006c9e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c9e:	b580      	push	{r7, lr}
 8006ca0:	b08a      	sub	sp, #40	@ 0x28
 8006ca2:	af02      	add	r7, sp, #8
 8006ca4:	60f8      	str	r0, [r7, #12]
 8006ca6:	60b9      	str	r1, [r7, #8]
 8006ca8:	603b      	str	r3, [r7, #0]
 8006caa:	4613      	mov	r3, r2
 8006cac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cb4:	2b20      	cmp	r3, #32
 8006cb6:	d17b      	bne.n	8006db0 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d002      	beq.n	8006cc4 <HAL_UART_Transmit+0x26>
 8006cbe:	88fb      	ldrh	r3, [r7, #6]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d101      	bne.n	8006cc8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e074      	b.n	8006db2 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2221      	movs	r2, #33	@ 0x21
 8006cd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006cd8:	f7fa ffc8 	bl	8001c6c <HAL_GetTick>
 8006cdc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	88fa      	ldrh	r2, [r7, #6]
 8006ce2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	88fa      	ldrh	r2, [r7, #6]
 8006cea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	689b      	ldr	r3, [r3, #8]
 8006cf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cf6:	d108      	bne.n	8006d0a <HAL_UART_Transmit+0x6c>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	691b      	ldr	r3, [r3, #16]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d104      	bne.n	8006d0a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d00:	2300      	movs	r3, #0
 8006d02:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	61bb      	str	r3, [r7, #24]
 8006d08:	e003      	b.n	8006d12 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d12:	e030      	b.n	8006d76 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	9300      	str	r3, [sp, #0]
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	2180      	movs	r1, #128	@ 0x80
 8006d1e:	68f8      	ldr	r0, [r7, #12]
 8006d20:	f000 ff00 	bl	8007b24 <UART_WaitOnFlagUntilTimeout>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d005      	beq.n	8006d36 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2220      	movs	r2, #32
 8006d2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006d32:	2303      	movs	r3, #3
 8006d34:	e03d      	b.n	8006db2 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006d36:	69fb      	ldr	r3, [r7, #28]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10b      	bne.n	8006d54 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d3c:	69bb      	ldr	r3, [r7, #24]
 8006d3e:	881b      	ldrh	r3, [r3, #0]
 8006d40:	461a      	mov	r2, r3
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d4a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006d4c:	69bb      	ldr	r3, [r7, #24]
 8006d4e:	3302      	adds	r3, #2
 8006d50:	61bb      	str	r3, [r7, #24]
 8006d52:	e007      	b.n	8006d64 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	781a      	ldrb	r2, [r3, #0]
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006d5e:	69fb      	ldr	r3, [r7, #28]
 8006d60:	3301      	adds	r3, #1
 8006d62:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	3b01      	subs	r3, #1
 8006d6e:	b29a      	uxth	r2, r3
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d1c8      	bne.n	8006d14 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	9300      	str	r3, [sp, #0]
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	2140      	movs	r1, #64	@ 0x40
 8006d8c:	68f8      	ldr	r0, [r7, #12]
 8006d8e:	f000 fec9 	bl	8007b24 <UART_WaitOnFlagUntilTimeout>
 8006d92:	4603      	mov	r3, r0
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d005      	beq.n	8006da4 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2220      	movs	r2, #32
 8006d9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006da0:	2303      	movs	r3, #3
 8006da2:	e006      	b.n	8006db2 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2220      	movs	r2, #32
 8006da8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006dac:	2300      	movs	r3, #0
 8006dae:	e000      	b.n	8006db2 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006db0:	2302      	movs	r3, #2
  }
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3720      	adds	r7, #32
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
	...

08006dbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006dbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006dc0:	b092      	sub	sp, #72	@ 0x48
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	689a      	ldr	r2, [r3, #8]
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	691b      	ldr	r3, [r3, #16]
 8006dd4:	431a      	orrs	r2, r3
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	695b      	ldr	r3, [r3, #20]
 8006dda:	431a      	orrs	r2, r3
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	69db      	ldr	r3, [r3, #28]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	4bbe      	ldr	r3, [pc, #760]	@ (80070e4 <UART_SetConfig+0x328>)
 8006dec:	4013      	ands	r3, r2
 8006dee:	697a      	ldr	r2, [r7, #20]
 8006df0:	6812      	ldr	r2, [r2, #0]
 8006df2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006df4:	430b      	orrs	r3, r1
 8006df6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	68da      	ldr	r2, [r3, #12]
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	430a      	orrs	r2, r1
 8006e0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	699b      	ldr	r3, [r3, #24]
 8006e12:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4ab3      	ldr	r2, [pc, #716]	@ (80070e8 <UART_SetConfig+0x32c>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d004      	beq.n	8006e28 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	6a1b      	ldr	r3, [r3, #32]
 8006e22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e24:	4313      	orrs	r3, r2
 8006e26:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	689a      	ldr	r2, [r3, #8]
 8006e2e:	4baf      	ldr	r3, [pc, #700]	@ (80070ec <UART_SetConfig+0x330>)
 8006e30:	4013      	ands	r3, r2
 8006e32:	697a      	ldr	r2, [r7, #20]
 8006e34:	6812      	ldr	r2, [r2, #0]
 8006e36:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006e38:	430b      	orrs	r3, r1
 8006e3a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e42:	f023 010f 	bic.w	r1, r3, #15
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	430a      	orrs	r2, r1
 8006e50:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4aa6      	ldr	r2, [pc, #664]	@ (80070f0 <UART_SetConfig+0x334>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d177      	bne.n	8006f4c <UART_SetConfig+0x190>
 8006e5c:	4ba5      	ldr	r3, [pc, #660]	@ (80070f4 <UART_SetConfig+0x338>)
 8006e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e60:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e64:	2b28      	cmp	r3, #40	@ 0x28
 8006e66:	d86d      	bhi.n	8006f44 <UART_SetConfig+0x188>
 8006e68:	a201      	add	r2, pc, #4	@ (adr r2, 8006e70 <UART_SetConfig+0xb4>)
 8006e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e6e:	bf00      	nop
 8006e70:	08006f15 	.word	0x08006f15
 8006e74:	08006f45 	.word	0x08006f45
 8006e78:	08006f45 	.word	0x08006f45
 8006e7c:	08006f45 	.word	0x08006f45
 8006e80:	08006f45 	.word	0x08006f45
 8006e84:	08006f45 	.word	0x08006f45
 8006e88:	08006f45 	.word	0x08006f45
 8006e8c:	08006f45 	.word	0x08006f45
 8006e90:	08006f1d 	.word	0x08006f1d
 8006e94:	08006f45 	.word	0x08006f45
 8006e98:	08006f45 	.word	0x08006f45
 8006e9c:	08006f45 	.word	0x08006f45
 8006ea0:	08006f45 	.word	0x08006f45
 8006ea4:	08006f45 	.word	0x08006f45
 8006ea8:	08006f45 	.word	0x08006f45
 8006eac:	08006f45 	.word	0x08006f45
 8006eb0:	08006f25 	.word	0x08006f25
 8006eb4:	08006f45 	.word	0x08006f45
 8006eb8:	08006f45 	.word	0x08006f45
 8006ebc:	08006f45 	.word	0x08006f45
 8006ec0:	08006f45 	.word	0x08006f45
 8006ec4:	08006f45 	.word	0x08006f45
 8006ec8:	08006f45 	.word	0x08006f45
 8006ecc:	08006f45 	.word	0x08006f45
 8006ed0:	08006f2d 	.word	0x08006f2d
 8006ed4:	08006f45 	.word	0x08006f45
 8006ed8:	08006f45 	.word	0x08006f45
 8006edc:	08006f45 	.word	0x08006f45
 8006ee0:	08006f45 	.word	0x08006f45
 8006ee4:	08006f45 	.word	0x08006f45
 8006ee8:	08006f45 	.word	0x08006f45
 8006eec:	08006f45 	.word	0x08006f45
 8006ef0:	08006f35 	.word	0x08006f35
 8006ef4:	08006f45 	.word	0x08006f45
 8006ef8:	08006f45 	.word	0x08006f45
 8006efc:	08006f45 	.word	0x08006f45
 8006f00:	08006f45 	.word	0x08006f45
 8006f04:	08006f45 	.word	0x08006f45
 8006f08:	08006f45 	.word	0x08006f45
 8006f0c:	08006f45 	.word	0x08006f45
 8006f10:	08006f3d 	.word	0x08006f3d
 8006f14:	2301      	movs	r3, #1
 8006f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f1a:	e222      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006f1c:	2304      	movs	r3, #4
 8006f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f22:	e21e      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006f24:	2308      	movs	r3, #8
 8006f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f2a:	e21a      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006f2c:	2310      	movs	r3, #16
 8006f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f32:	e216      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006f34:	2320      	movs	r3, #32
 8006f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f3a:	e212      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006f3c:	2340      	movs	r3, #64	@ 0x40
 8006f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f42:	e20e      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006f44:	2380      	movs	r3, #128	@ 0x80
 8006f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f4a:	e20a      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a69      	ldr	r2, [pc, #420]	@ (80070f8 <UART_SetConfig+0x33c>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d130      	bne.n	8006fb8 <UART_SetConfig+0x1fc>
 8006f56:	4b67      	ldr	r3, [pc, #412]	@ (80070f4 <UART_SetConfig+0x338>)
 8006f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f5a:	f003 0307 	and.w	r3, r3, #7
 8006f5e:	2b05      	cmp	r3, #5
 8006f60:	d826      	bhi.n	8006fb0 <UART_SetConfig+0x1f4>
 8006f62:	a201      	add	r2, pc, #4	@ (adr r2, 8006f68 <UART_SetConfig+0x1ac>)
 8006f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f68:	08006f81 	.word	0x08006f81
 8006f6c:	08006f89 	.word	0x08006f89
 8006f70:	08006f91 	.word	0x08006f91
 8006f74:	08006f99 	.word	0x08006f99
 8006f78:	08006fa1 	.word	0x08006fa1
 8006f7c:	08006fa9 	.word	0x08006fa9
 8006f80:	2300      	movs	r3, #0
 8006f82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f86:	e1ec      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006f88:	2304      	movs	r3, #4
 8006f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f8e:	e1e8      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006f90:	2308      	movs	r3, #8
 8006f92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f96:	e1e4      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006f98:	2310      	movs	r3, #16
 8006f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f9e:	e1e0      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006fa0:	2320      	movs	r3, #32
 8006fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fa6:	e1dc      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006fa8:	2340      	movs	r3, #64	@ 0x40
 8006faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fae:	e1d8      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006fb0:	2380      	movs	r3, #128	@ 0x80
 8006fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fb6:	e1d4      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a4f      	ldr	r2, [pc, #316]	@ (80070fc <UART_SetConfig+0x340>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d130      	bne.n	8007024 <UART_SetConfig+0x268>
 8006fc2:	4b4c      	ldr	r3, [pc, #304]	@ (80070f4 <UART_SetConfig+0x338>)
 8006fc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fc6:	f003 0307 	and.w	r3, r3, #7
 8006fca:	2b05      	cmp	r3, #5
 8006fcc:	d826      	bhi.n	800701c <UART_SetConfig+0x260>
 8006fce:	a201      	add	r2, pc, #4	@ (adr r2, 8006fd4 <UART_SetConfig+0x218>)
 8006fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fd4:	08006fed 	.word	0x08006fed
 8006fd8:	08006ff5 	.word	0x08006ff5
 8006fdc:	08006ffd 	.word	0x08006ffd
 8006fe0:	08007005 	.word	0x08007005
 8006fe4:	0800700d 	.word	0x0800700d
 8006fe8:	08007015 	.word	0x08007015
 8006fec:	2300      	movs	r3, #0
 8006fee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ff2:	e1b6      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006ff4:	2304      	movs	r3, #4
 8006ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ffa:	e1b2      	b.n	8007362 <UART_SetConfig+0x5a6>
 8006ffc:	2308      	movs	r3, #8
 8006ffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007002:	e1ae      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007004:	2310      	movs	r3, #16
 8007006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800700a:	e1aa      	b.n	8007362 <UART_SetConfig+0x5a6>
 800700c:	2320      	movs	r3, #32
 800700e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007012:	e1a6      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007014:	2340      	movs	r3, #64	@ 0x40
 8007016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800701a:	e1a2      	b.n	8007362 <UART_SetConfig+0x5a6>
 800701c:	2380      	movs	r3, #128	@ 0x80
 800701e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007022:	e19e      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a35      	ldr	r2, [pc, #212]	@ (8007100 <UART_SetConfig+0x344>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d130      	bne.n	8007090 <UART_SetConfig+0x2d4>
 800702e:	4b31      	ldr	r3, [pc, #196]	@ (80070f4 <UART_SetConfig+0x338>)
 8007030:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007032:	f003 0307 	and.w	r3, r3, #7
 8007036:	2b05      	cmp	r3, #5
 8007038:	d826      	bhi.n	8007088 <UART_SetConfig+0x2cc>
 800703a:	a201      	add	r2, pc, #4	@ (adr r2, 8007040 <UART_SetConfig+0x284>)
 800703c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007040:	08007059 	.word	0x08007059
 8007044:	08007061 	.word	0x08007061
 8007048:	08007069 	.word	0x08007069
 800704c:	08007071 	.word	0x08007071
 8007050:	08007079 	.word	0x08007079
 8007054:	08007081 	.word	0x08007081
 8007058:	2300      	movs	r3, #0
 800705a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800705e:	e180      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007060:	2304      	movs	r3, #4
 8007062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007066:	e17c      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007068:	2308      	movs	r3, #8
 800706a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800706e:	e178      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007070:	2310      	movs	r3, #16
 8007072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007076:	e174      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007078:	2320      	movs	r3, #32
 800707a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800707e:	e170      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007080:	2340      	movs	r3, #64	@ 0x40
 8007082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007086:	e16c      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007088:	2380      	movs	r3, #128	@ 0x80
 800708a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800708e:	e168      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a1b      	ldr	r2, [pc, #108]	@ (8007104 <UART_SetConfig+0x348>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d142      	bne.n	8007120 <UART_SetConfig+0x364>
 800709a:	4b16      	ldr	r3, [pc, #88]	@ (80070f4 <UART_SetConfig+0x338>)
 800709c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800709e:	f003 0307 	and.w	r3, r3, #7
 80070a2:	2b05      	cmp	r3, #5
 80070a4:	d838      	bhi.n	8007118 <UART_SetConfig+0x35c>
 80070a6:	a201      	add	r2, pc, #4	@ (adr r2, 80070ac <UART_SetConfig+0x2f0>)
 80070a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ac:	080070c5 	.word	0x080070c5
 80070b0:	080070cd 	.word	0x080070cd
 80070b4:	080070d5 	.word	0x080070d5
 80070b8:	080070dd 	.word	0x080070dd
 80070bc:	08007109 	.word	0x08007109
 80070c0:	08007111 	.word	0x08007111
 80070c4:	2300      	movs	r3, #0
 80070c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070ca:	e14a      	b.n	8007362 <UART_SetConfig+0x5a6>
 80070cc:	2304      	movs	r3, #4
 80070ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070d2:	e146      	b.n	8007362 <UART_SetConfig+0x5a6>
 80070d4:	2308      	movs	r3, #8
 80070d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070da:	e142      	b.n	8007362 <UART_SetConfig+0x5a6>
 80070dc:	2310      	movs	r3, #16
 80070de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070e2:	e13e      	b.n	8007362 <UART_SetConfig+0x5a6>
 80070e4:	cfff69f3 	.word	0xcfff69f3
 80070e8:	58000c00 	.word	0x58000c00
 80070ec:	11fff4ff 	.word	0x11fff4ff
 80070f0:	40011000 	.word	0x40011000
 80070f4:	58024400 	.word	0x58024400
 80070f8:	40004400 	.word	0x40004400
 80070fc:	40004800 	.word	0x40004800
 8007100:	40004c00 	.word	0x40004c00
 8007104:	40005000 	.word	0x40005000
 8007108:	2320      	movs	r3, #32
 800710a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800710e:	e128      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007110:	2340      	movs	r3, #64	@ 0x40
 8007112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007116:	e124      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007118:	2380      	movs	r3, #128	@ 0x80
 800711a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800711e:	e120      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4acb      	ldr	r2, [pc, #812]	@ (8007454 <UART_SetConfig+0x698>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d176      	bne.n	8007218 <UART_SetConfig+0x45c>
 800712a:	4bcb      	ldr	r3, [pc, #812]	@ (8007458 <UART_SetConfig+0x69c>)
 800712c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800712e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007132:	2b28      	cmp	r3, #40	@ 0x28
 8007134:	d86c      	bhi.n	8007210 <UART_SetConfig+0x454>
 8007136:	a201      	add	r2, pc, #4	@ (adr r2, 800713c <UART_SetConfig+0x380>)
 8007138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800713c:	080071e1 	.word	0x080071e1
 8007140:	08007211 	.word	0x08007211
 8007144:	08007211 	.word	0x08007211
 8007148:	08007211 	.word	0x08007211
 800714c:	08007211 	.word	0x08007211
 8007150:	08007211 	.word	0x08007211
 8007154:	08007211 	.word	0x08007211
 8007158:	08007211 	.word	0x08007211
 800715c:	080071e9 	.word	0x080071e9
 8007160:	08007211 	.word	0x08007211
 8007164:	08007211 	.word	0x08007211
 8007168:	08007211 	.word	0x08007211
 800716c:	08007211 	.word	0x08007211
 8007170:	08007211 	.word	0x08007211
 8007174:	08007211 	.word	0x08007211
 8007178:	08007211 	.word	0x08007211
 800717c:	080071f1 	.word	0x080071f1
 8007180:	08007211 	.word	0x08007211
 8007184:	08007211 	.word	0x08007211
 8007188:	08007211 	.word	0x08007211
 800718c:	08007211 	.word	0x08007211
 8007190:	08007211 	.word	0x08007211
 8007194:	08007211 	.word	0x08007211
 8007198:	08007211 	.word	0x08007211
 800719c:	080071f9 	.word	0x080071f9
 80071a0:	08007211 	.word	0x08007211
 80071a4:	08007211 	.word	0x08007211
 80071a8:	08007211 	.word	0x08007211
 80071ac:	08007211 	.word	0x08007211
 80071b0:	08007211 	.word	0x08007211
 80071b4:	08007211 	.word	0x08007211
 80071b8:	08007211 	.word	0x08007211
 80071bc:	08007201 	.word	0x08007201
 80071c0:	08007211 	.word	0x08007211
 80071c4:	08007211 	.word	0x08007211
 80071c8:	08007211 	.word	0x08007211
 80071cc:	08007211 	.word	0x08007211
 80071d0:	08007211 	.word	0x08007211
 80071d4:	08007211 	.word	0x08007211
 80071d8:	08007211 	.word	0x08007211
 80071dc:	08007209 	.word	0x08007209
 80071e0:	2301      	movs	r3, #1
 80071e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071e6:	e0bc      	b.n	8007362 <UART_SetConfig+0x5a6>
 80071e8:	2304      	movs	r3, #4
 80071ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ee:	e0b8      	b.n	8007362 <UART_SetConfig+0x5a6>
 80071f0:	2308      	movs	r3, #8
 80071f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071f6:	e0b4      	b.n	8007362 <UART_SetConfig+0x5a6>
 80071f8:	2310      	movs	r3, #16
 80071fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071fe:	e0b0      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007200:	2320      	movs	r3, #32
 8007202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007206:	e0ac      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007208:	2340      	movs	r3, #64	@ 0x40
 800720a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800720e:	e0a8      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007210:	2380      	movs	r3, #128	@ 0x80
 8007212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007216:	e0a4      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a8f      	ldr	r2, [pc, #572]	@ (800745c <UART_SetConfig+0x6a0>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d130      	bne.n	8007284 <UART_SetConfig+0x4c8>
 8007222:	4b8d      	ldr	r3, [pc, #564]	@ (8007458 <UART_SetConfig+0x69c>)
 8007224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007226:	f003 0307 	and.w	r3, r3, #7
 800722a:	2b05      	cmp	r3, #5
 800722c:	d826      	bhi.n	800727c <UART_SetConfig+0x4c0>
 800722e:	a201      	add	r2, pc, #4	@ (adr r2, 8007234 <UART_SetConfig+0x478>)
 8007230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007234:	0800724d 	.word	0x0800724d
 8007238:	08007255 	.word	0x08007255
 800723c:	0800725d 	.word	0x0800725d
 8007240:	08007265 	.word	0x08007265
 8007244:	0800726d 	.word	0x0800726d
 8007248:	08007275 	.word	0x08007275
 800724c:	2300      	movs	r3, #0
 800724e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007252:	e086      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007254:	2304      	movs	r3, #4
 8007256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800725a:	e082      	b.n	8007362 <UART_SetConfig+0x5a6>
 800725c:	2308      	movs	r3, #8
 800725e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007262:	e07e      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007264:	2310      	movs	r3, #16
 8007266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800726a:	e07a      	b.n	8007362 <UART_SetConfig+0x5a6>
 800726c:	2320      	movs	r3, #32
 800726e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007272:	e076      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007274:	2340      	movs	r3, #64	@ 0x40
 8007276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800727a:	e072      	b.n	8007362 <UART_SetConfig+0x5a6>
 800727c:	2380      	movs	r3, #128	@ 0x80
 800727e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007282:	e06e      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a75      	ldr	r2, [pc, #468]	@ (8007460 <UART_SetConfig+0x6a4>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d130      	bne.n	80072f0 <UART_SetConfig+0x534>
 800728e:	4b72      	ldr	r3, [pc, #456]	@ (8007458 <UART_SetConfig+0x69c>)
 8007290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007292:	f003 0307 	and.w	r3, r3, #7
 8007296:	2b05      	cmp	r3, #5
 8007298:	d826      	bhi.n	80072e8 <UART_SetConfig+0x52c>
 800729a:	a201      	add	r2, pc, #4	@ (adr r2, 80072a0 <UART_SetConfig+0x4e4>)
 800729c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072a0:	080072b9 	.word	0x080072b9
 80072a4:	080072c1 	.word	0x080072c1
 80072a8:	080072c9 	.word	0x080072c9
 80072ac:	080072d1 	.word	0x080072d1
 80072b0:	080072d9 	.word	0x080072d9
 80072b4:	080072e1 	.word	0x080072e1
 80072b8:	2300      	movs	r3, #0
 80072ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072be:	e050      	b.n	8007362 <UART_SetConfig+0x5a6>
 80072c0:	2304      	movs	r3, #4
 80072c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072c6:	e04c      	b.n	8007362 <UART_SetConfig+0x5a6>
 80072c8:	2308      	movs	r3, #8
 80072ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ce:	e048      	b.n	8007362 <UART_SetConfig+0x5a6>
 80072d0:	2310      	movs	r3, #16
 80072d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072d6:	e044      	b.n	8007362 <UART_SetConfig+0x5a6>
 80072d8:	2320      	movs	r3, #32
 80072da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072de:	e040      	b.n	8007362 <UART_SetConfig+0x5a6>
 80072e0:	2340      	movs	r3, #64	@ 0x40
 80072e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072e6:	e03c      	b.n	8007362 <UART_SetConfig+0x5a6>
 80072e8:	2380      	movs	r3, #128	@ 0x80
 80072ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ee:	e038      	b.n	8007362 <UART_SetConfig+0x5a6>
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a5b      	ldr	r2, [pc, #364]	@ (8007464 <UART_SetConfig+0x6a8>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d130      	bne.n	800735c <UART_SetConfig+0x5a0>
 80072fa:	4b57      	ldr	r3, [pc, #348]	@ (8007458 <UART_SetConfig+0x69c>)
 80072fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072fe:	f003 0307 	and.w	r3, r3, #7
 8007302:	2b05      	cmp	r3, #5
 8007304:	d826      	bhi.n	8007354 <UART_SetConfig+0x598>
 8007306:	a201      	add	r2, pc, #4	@ (adr r2, 800730c <UART_SetConfig+0x550>)
 8007308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800730c:	08007325 	.word	0x08007325
 8007310:	0800732d 	.word	0x0800732d
 8007314:	08007335 	.word	0x08007335
 8007318:	0800733d 	.word	0x0800733d
 800731c:	08007345 	.word	0x08007345
 8007320:	0800734d 	.word	0x0800734d
 8007324:	2302      	movs	r3, #2
 8007326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800732a:	e01a      	b.n	8007362 <UART_SetConfig+0x5a6>
 800732c:	2304      	movs	r3, #4
 800732e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007332:	e016      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007334:	2308      	movs	r3, #8
 8007336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800733a:	e012      	b.n	8007362 <UART_SetConfig+0x5a6>
 800733c:	2310      	movs	r3, #16
 800733e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007342:	e00e      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007344:	2320      	movs	r3, #32
 8007346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800734a:	e00a      	b.n	8007362 <UART_SetConfig+0x5a6>
 800734c:	2340      	movs	r3, #64	@ 0x40
 800734e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007352:	e006      	b.n	8007362 <UART_SetConfig+0x5a6>
 8007354:	2380      	movs	r3, #128	@ 0x80
 8007356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800735a:	e002      	b.n	8007362 <UART_SetConfig+0x5a6>
 800735c:	2380      	movs	r3, #128	@ 0x80
 800735e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a3f      	ldr	r2, [pc, #252]	@ (8007464 <UART_SetConfig+0x6a8>)
 8007368:	4293      	cmp	r3, r2
 800736a:	f040 80f8 	bne.w	800755e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800736e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007372:	2b20      	cmp	r3, #32
 8007374:	dc46      	bgt.n	8007404 <UART_SetConfig+0x648>
 8007376:	2b02      	cmp	r3, #2
 8007378:	f2c0 8082 	blt.w	8007480 <UART_SetConfig+0x6c4>
 800737c:	3b02      	subs	r3, #2
 800737e:	2b1e      	cmp	r3, #30
 8007380:	d87e      	bhi.n	8007480 <UART_SetConfig+0x6c4>
 8007382:	a201      	add	r2, pc, #4	@ (adr r2, 8007388 <UART_SetConfig+0x5cc>)
 8007384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007388:	0800740b 	.word	0x0800740b
 800738c:	08007481 	.word	0x08007481
 8007390:	08007413 	.word	0x08007413
 8007394:	08007481 	.word	0x08007481
 8007398:	08007481 	.word	0x08007481
 800739c:	08007481 	.word	0x08007481
 80073a0:	08007423 	.word	0x08007423
 80073a4:	08007481 	.word	0x08007481
 80073a8:	08007481 	.word	0x08007481
 80073ac:	08007481 	.word	0x08007481
 80073b0:	08007481 	.word	0x08007481
 80073b4:	08007481 	.word	0x08007481
 80073b8:	08007481 	.word	0x08007481
 80073bc:	08007481 	.word	0x08007481
 80073c0:	08007433 	.word	0x08007433
 80073c4:	08007481 	.word	0x08007481
 80073c8:	08007481 	.word	0x08007481
 80073cc:	08007481 	.word	0x08007481
 80073d0:	08007481 	.word	0x08007481
 80073d4:	08007481 	.word	0x08007481
 80073d8:	08007481 	.word	0x08007481
 80073dc:	08007481 	.word	0x08007481
 80073e0:	08007481 	.word	0x08007481
 80073e4:	08007481 	.word	0x08007481
 80073e8:	08007481 	.word	0x08007481
 80073ec:	08007481 	.word	0x08007481
 80073f0:	08007481 	.word	0x08007481
 80073f4:	08007481 	.word	0x08007481
 80073f8:	08007481 	.word	0x08007481
 80073fc:	08007481 	.word	0x08007481
 8007400:	08007473 	.word	0x08007473
 8007404:	2b40      	cmp	r3, #64	@ 0x40
 8007406:	d037      	beq.n	8007478 <UART_SetConfig+0x6bc>
 8007408:	e03a      	b.n	8007480 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800740a:	f7fe fb41 	bl	8005a90 <HAL_RCCEx_GetD3PCLK1Freq>
 800740e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007410:	e03c      	b.n	800748c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007412:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007416:	4618      	mov	r0, r3
 8007418:	f7fe fb50 	bl	8005abc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800741c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800741e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007420:	e034      	b.n	800748c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007422:	f107 0318 	add.w	r3, r7, #24
 8007426:	4618      	mov	r0, r3
 8007428:	f7fe fc9c 	bl	8005d64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800742c:	69fb      	ldr	r3, [r7, #28]
 800742e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007430:	e02c      	b.n	800748c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007432:	4b09      	ldr	r3, [pc, #36]	@ (8007458 <UART_SetConfig+0x69c>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f003 0320 	and.w	r3, r3, #32
 800743a:	2b00      	cmp	r3, #0
 800743c:	d016      	beq.n	800746c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800743e:	4b06      	ldr	r3, [pc, #24]	@ (8007458 <UART_SetConfig+0x69c>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	08db      	lsrs	r3, r3, #3
 8007444:	f003 0303 	and.w	r3, r3, #3
 8007448:	4a07      	ldr	r2, [pc, #28]	@ (8007468 <UART_SetConfig+0x6ac>)
 800744a:	fa22 f303 	lsr.w	r3, r2, r3
 800744e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007450:	e01c      	b.n	800748c <UART_SetConfig+0x6d0>
 8007452:	bf00      	nop
 8007454:	40011400 	.word	0x40011400
 8007458:	58024400 	.word	0x58024400
 800745c:	40007800 	.word	0x40007800
 8007460:	40007c00 	.word	0x40007c00
 8007464:	58000c00 	.word	0x58000c00
 8007468:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800746c:	4b9d      	ldr	r3, [pc, #628]	@ (80076e4 <UART_SetConfig+0x928>)
 800746e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007470:	e00c      	b.n	800748c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007472:	4b9d      	ldr	r3, [pc, #628]	@ (80076e8 <UART_SetConfig+0x92c>)
 8007474:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007476:	e009      	b.n	800748c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007478:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800747c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800747e:	e005      	b.n	800748c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007480:	2300      	movs	r3, #0
 8007482:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800748a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800748c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800748e:	2b00      	cmp	r3, #0
 8007490:	f000 81de 	beq.w	8007850 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007498:	4a94      	ldr	r2, [pc, #592]	@ (80076ec <UART_SetConfig+0x930>)
 800749a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800749e:	461a      	mov	r2, r3
 80074a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80074a6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	685a      	ldr	r2, [r3, #4]
 80074ac:	4613      	mov	r3, r2
 80074ae:	005b      	lsls	r3, r3, #1
 80074b0:	4413      	add	r3, r2
 80074b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d305      	bcc.n	80074c4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80074be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d903      	bls.n	80074cc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80074c4:	2301      	movs	r3, #1
 80074c6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80074ca:	e1c1      	b.n	8007850 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074ce:	2200      	movs	r2, #0
 80074d0:	60bb      	str	r3, [r7, #8]
 80074d2:	60fa      	str	r2, [r7, #12]
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074d8:	4a84      	ldr	r2, [pc, #528]	@ (80076ec <UART_SetConfig+0x930>)
 80074da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074de:	b29b      	uxth	r3, r3
 80074e0:	2200      	movs	r2, #0
 80074e2:	603b      	str	r3, [r7, #0]
 80074e4:	607a      	str	r2, [r7, #4]
 80074e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80074ee:	f7f8 ff4f 	bl	8000390 <__aeabi_uldivmod>
 80074f2:	4602      	mov	r2, r0
 80074f4:	460b      	mov	r3, r1
 80074f6:	4610      	mov	r0, r2
 80074f8:	4619      	mov	r1, r3
 80074fa:	f04f 0200 	mov.w	r2, #0
 80074fe:	f04f 0300 	mov.w	r3, #0
 8007502:	020b      	lsls	r3, r1, #8
 8007504:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007508:	0202      	lsls	r2, r0, #8
 800750a:	6979      	ldr	r1, [r7, #20]
 800750c:	6849      	ldr	r1, [r1, #4]
 800750e:	0849      	lsrs	r1, r1, #1
 8007510:	2000      	movs	r0, #0
 8007512:	460c      	mov	r4, r1
 8007514:	4605      	mov	r5, r0
 8007516:	eb12 0804 	adds.w	r8, r2, r4
 800751a:	eb43 0905 	adc.w	r9, r3, r5
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	469a      	mov	sl, r3
 8007526:	4693      	mov	fp, r2
 8007528:	4652      	mov	r2, sl
 800752a:	465b      	mov	r3, fp
 800752c:	4640      	mov	r0, r8
 800752e:	4649      	mov	r1, r9
 8007530:	f7f8 ff2e 	bl	8000390 <__aeabi_uldivmod>
 8007534:	4602      	mov	r2, r0
 8007536:	460b      	mov	r3, r1
 8007538:	4613      	mov	r3, r2
 800753a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800753c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800753e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007542:	d308      	bcc.n	8007556 <UART_SetConfig+0x79a>
 8007544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007546:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800754a:	d204      	bcs.n	8007556 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007552:	60da      	str	r2, [r3, #12]
 8007554:	e17c      	b.n	8007850 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800755c:	e178      	b.n	8007850 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	69db      	ldr	r3, [r3, #28]
 8007562:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007566:	f040 80c5 	bne.w	80076f4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800756a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800756e:	2b20      	cmp	r3, #32
 8007570:	dc48      	bgt.n	8007604 <UART_SetConfig+0x848>
 8007572:	2b00      	cmp	r3, #0
 8007574:	db7b      	blt.n	800766e <UART_SetConfig+0x8b2>
 8007576:	2b20      	cmp	r3, #32
 8007578:	d879      	bhi.n	800766e <UART_SetConfig+0x8b2>
 800757a:	a201      	add	r2, pc, #4	@ (adr r2, 8007580 <UART_SetConfig+0x7c4>)
 800757c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007580:	0800760b 	.word	0x0800760b
 8007584:	08007613 	.word	0x08007613
 8007588:	0800766f 	.word	0x0800766f
 800758c:	0800766f 	.word	0x0800766f
 8007590:	0800761b 	.word	0x0800761b
 8007594:	0800766f 	.word	0x0800766f
 8007598:	0800766f 	.word	0x0800766f
 800759c:	0800766f 	.word	0x0800766f
 80075a0:	0800762b 	.word	0x0800762b
 80075a4:	0800766f 	.word	0x0800766f
 80075a8:	0800766f 	.word	0x0800766f
 80075ac:	0800766f 	.word	0x0800766f
 80075b0:	0800766f 	.word	0x0800766f
 80075b4:	0800766f 	.word	0x0800766f
 80075b8:	0800766f 	.word	0x0800766f
 80075bc:	0800766f 	.word	0x0800766f
 80075c0:	0800763b 	.word	0x0800763b
 80075c4:	0800766f 	.word	0x0800766f
 80075c8:	0800766f 	.word	0x0800766f
 80075cc:	0800766f 	.word	0x0800766f
 80075d0:	0800766f 	.word	0x0800766f
 80075d4:	0800766f 	.word	0x0800766f
 80075d8:	0800766f 	.word	0x0800766f
 80075dc:	0800766f 	.word	0x0800766f
 80075e0:	0800766f 	.word	0x0800766f
 80075e4:	0800766f 	.word	0x0800766f
 80075e8:	0800766f 	.word	0x0800766f
 80075ec:	0800766f 	.word	0x0800766f
 80075f0:	0800766f 	.word	0x0800766f
 80075f4:	0800766f 	.word	0x0800766f
 80075f8:	0800766f 	.word	0x0800766f
 80075fc:	0800766f 	.word	0x0800766f
 8007600:	08007661 	.word	0x08007661
 8007604:	2b40      	cmp	r3, #64	@ 0x40
 8007606:	d02e      	beq.n	8007666 <UART_SetConfig+0x8aa>
 8007608:	e031      	b.n	800766e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800760a:	f7fc ffcb 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 800760e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007610:	e033      	b.n	800767a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007612:	f7fc ffdd 	bl	80045d0 <HAL_RCC_GetPCLK2Freq>
 8007616:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007618:	e02f      	b.n	800767a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800761a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800761e:	4618      	mov	r0, r3
 8007620:	f7fe fa4c 	bl	8005abc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007628:	e027      	b.n	800767a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800762a:	f107 0318 	add.w	r3, r7, #24
 800762e:	4618      	mov	r0, r3
 8007630:	f7fe fb98 	bl	8005d64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007634:	69fb      	ldr	r3, [r7, #28]
 8007636:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007638:	e01f      	b.n	800767a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800763a:	4b2d      	ldr	r3, [pc, #180]	@ (80076f0 <UART_SetConfig+0x934>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f003 0320 	and.w	r3, r3, #32
 8007642:	2b00      	cmp	r3, #0
 8007644:	d009      	beq.n	800765a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007646:	4b2a      	ldr	r3, [pc, #168]	@ (80076f0 <UART_SetConfig+0x934>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	08db      	lsrs	r3, r3, #3
 800764c:	f003 0303 	and.w	r3, r3, #3
 8007650:	4a24      	ldr	r2, [pc, #144]	@ (80076e4 <UART_SetConfig+0x928>)
 8007652:	fa22 f303 	lsr.w	r3, r2, r3
 8007656:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007658:	e00f      	b.n	800767a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800765a:	4b22      	ldr	r3, [pc, #136]	@ (80076e4 <UART_SetConfig+0x928>)
 800765c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800765e:	e00c      	b.n	800767a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007660:	4b21      	ldr	r3, [pc, #132]	@ (80076e8 <UART_SetConfig+0x92c>)
 8007662:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007664:	e009      	b.n	800767a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007666:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800766a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800766c:	e005      	b.n	800767a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800766e:	2300      	movs	r3, #0
 8007670:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007672:	2301      	movs	r3, #1
 8007674:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007678:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800767a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800767c:	2b00      	cmp	r3, #0
 800767e:	f000 80e7 	beq.w	8007850 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007686:	4a19      	ldr	r2, [pc, #100]	@ (80076ec <UART_SetConfig+0x930>)
 8007688:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800768c:	461a      	mov	r2, r3
 800768e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007690:	fbb3 f3f2 	udiv	r3, r3, r2
 8007694:	005a      	lsls	r2, r3, #1
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	085b      	lsrs	r3, r3, #1
 800769c:	441a      	add	r2, r3
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	685b      	ldr	r3, [r3, #4]
 80076a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80076a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076aa:	2b0f      	cmp	r3, #15
 80076ac:	d916      	bls.n	80076dc <UART_SetConfig+0x920>
 80076ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076b4:	d212      	bcs.n	80076dc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80076b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	f023 030f 	bic.w	r3, r3, #15
 80076be:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80076c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c2:	085b      	lsrs	r3, r3, #1
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	f003 0307 	and.w	r3, r3, #7
 80076ca:	b29a      	uxth	r2, r3
 80076cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80076ce:	4313      	orrs	r3, r2
 80076d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80076d8:	60da      	str	r2, [r3, #12]
 80076da:	e0b9      	b.n	8007850 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80076dc:	2301      	movs	r3, #1
 80076de:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80076e2:	e0b5      	b.n	8007850 <UART_SetConfig+0xa94>
 80076e4:	03d09000 	.word	0x03d09000
 80076e8:	003d0900 	.word	0x003d0900
 80076ec:	08008a90 	.word	0x08008a90
 80076f0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80076f4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80076f8:	2b20      	cmp	r3, #32
 80076fa:	dc49      	bgt.n	8007790 <UART_SetConfig+0x9d4>
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	db7c      	blt.n	80077fa <UART_SetConfig+0xa3e>
 8007700:	2b20      	cmp	r3, #32
 8007702:	d87a      	bhi.n	80077fa <UART_SetConfig+0xa3e>
 8007704:	a201      	add	r2, pc, #4	@ (adr r2, 800770c <UART_SetConfig+0x950>)
 8007706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770a:	bf00      	nop
 800770c:	08007797 	.word	0x08007797
 8007710:	0800779f 	.word	0x0800779f
 8007714:	080077fb 	.word	0x080077fb
 8007718:	080077fb 	.word	0x080077fb
 800771c:	080077a7 	.word	0x080077a7
 8007720:	080077fb 	.word	0x080077fb
 8007724:	080077fb 	.word	0x080077fb
 8007728:	080077fb 	.word	0x080077fb
 800772c:	080077b7 	.word	0x080077b7
 8007730:	080077fb 	.word	0x080077fb
 8007734:	080077fb 	.word	0x080077fb
 8007738:	080077fb 	.word	0x080077fb
 800773c:	080077fb 	.word	0x080077fb
 8007740:	080077fb 	.word	0x080077fb
 8007744:	080077fb 	.word	0x080077fb
 8007748:	080077fb 	.word	0x080077fb
 800774c:	080077c7 	.word	0x080077c7
 8007750:	080077fb 	.word	0x080077fb
 8007754:	080077fb 	.word	0x080077fb
 8007758:	080077fb 	.word	0x080077fb
 800775c:	080077fb 	.word	0x080077fb
 8007760:	080077fb 	.word	0x080077fb
 8007764:	080077fb 	.word	0x080077fb
 8007768:	080077fb 	.word	0x080077fb
 800776c:	080077fb 	.word	0x080077fb
 8007770:	080077fb 	.word	0x080077fb
 8007774:	080077fb 	.word	0x080077fb
 8007778:	080077fb 	.word	0x080077fb
 800777c:	080077fb 	.word	0x080077fb
 8007780:	080077fb 	.word	0x080077fb
 8007784:	080077fb 	.word	0x080077fb
 8007788:	080077fb 	.word	0x080077fb
 800778c:	080077ed 	.word	0x080077ed
 8007790:	2b40      	cmp	r3, #64	@ 0x40
 8007792:	d02e      	beq.n	80077f2 <UART_SetConfig+0xa36>
 8007794:	e031      	b.n	80077fa <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007796:	f7fc ff05 	bl	80045a4 <HAL_RCC_GetPCLK1Freq>
 800779a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800779c:	e033      	b.n	8007806 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800779e:	f7fc ff17 	bl	80045d0 <HAL_RCC_GetPCLK2Freq>
 80077a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80077a4:	e02f      	b.n	8007806 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077aa:	4618      	mov	r0, r3
 80077ac:	f7fe f986 	bl	8005abc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80077b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077b4:	e027      	b.n	8007806 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077b6:	f107 0318 	add.w	r3, r7, #24
 80077ba:	4618      	mov	r0, r3
 80077bc:	f7fe fad2 	bl	8005d64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077c4:	e01f      	b.n	8007806 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077c6:	4b2d      	ldr	r3, [pc, #180]	@ (800787c <UART_SetConfig+0xac0>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f003 0320 	and.w	r3, r3, #32
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d009      	beq.n	80077e6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80077d2:	4b2a      	ldr	r3, [pc, #168]	@ (800787c <UART_SetConfig+0xac0>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	08db      	lsrs	r3, r3, #3
 80077d8:	f003 0303 	and.w	r3, r3, #3
 80077dc:	4a28      	ldr	r2, [pc, #160]	@ (8007880 <UART_SetConfig+0xac4>)
 80077de:	fa22 f303 	lsr.w	r3, r2, r3
 80077e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80077e4:	e00f      	b.n	8007806 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80077e6:	4b26      	ldr	r3, [pc, #152]	@ (8007880 <UART_SetConfig+0xac4>)
 80077e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077ea:	e00c      	b.n	8007806 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80077ec:	4b25      	ldr	r3, [pc, #148]	@ (8007884 <UART_SetConfig+0xac8>)
 80077ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077f0:	e009      	b.n	8007806 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077f8:	e005      	b.n	8007806 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80077fa:	2300      	movs	r3, #0
 80077fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
 8007800:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007804:	bf00      	nop
    }

    if (pclk != 0U)
 8007806:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007808:	2b00      	cmp	r3, #0
 800780a:	d021      	beq.n	8007850 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007810:	4a1d      	ldr	r2, [pc, #116]	@ (8007888 <UART_SetConfig+0xacc>)
 8007812:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007816:	461a      	mov	r2, r3
 8007818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800781a:	fbb3 f2f2 	udiv	r2, r3, r2
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	085b      	lsrs	r3, r3, #1
 8007824:	441a      	add	r2, r3
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	fbb2 f3f3 	udiv	r3, r2, r3
 800782e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007832:	2b0f      	cmp	r3, #15
 8007834:	d909      	bls.n	800784a <UART_SetConfig+0xa8e>
 8007836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800783c:	d205      	bcs.n	800784a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800783e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007840:	b29a      	uxth	r2, r3
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	60da      	str	r2, [r3, #12]
 8007848:	e002      	b.n	8007850 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	2201      	movs	r2, #1
 8007854:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	2201      	movs	r2, #1
 800785c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	2200      	movs	r2, #0
 8007864:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	2200      	movs	r2, #0
 800786a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800786c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007870:	4618      	mov	r0, r3
 8007872:	3748      	adds	r7, #72	@ 0x48
 8007874:	46bd      	mov	sp, r7
 8007876:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800787a:	bf00      	nop
 800787c:	58024400 	.word	0x58024400
 8007880:	03d09000 	.word	0x03d09000
 8007884:	003d0900 	.word	0x003d0900
 8007888:	08008a90 	.word	0x08008a90

0800788c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800788c:	b480      	push	{r7}
 800788e:	b083      	sub	sp, #12
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007898:	f003 0308 	and.w	r3, r3, #8
 800789c:	2b00      	cmp	r3, #0
 800789e:	d00a      	beq.n	80078b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	430a      	orrs	r2, r1
 80078b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ba:	f003 0301 	and.w	r3, r3, #1
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d00a      	beq.n	80078d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	430a      	orrs	r2, r1
 80078d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078dc:	f003 0302 	and.w	r3, r3, #2
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d00a      	beq.n	80078fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	430a      	orrs	r2, r1
 80078f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078fe:	f003 0304 	and.w	r3, r3, #4
 8007902:	2b00      	cmp	r3, #0
 8007904:	d00a      	beq.n	800791c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	685b      	ldr	r3, [r3, #4]
 800790c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	430a      	orrs	r2, r1
 800791a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007920:	f003 0310 	and.w	r3, r3, #16
 8007924:	2b00      	cmp	r3, #0
 8007926:	d00a      	beq.n	800793e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	430a      	orrs	r2, r1
 800793c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007942:	f003 0320 	and.w	r3, r3, #32
 8007946:	2b00      	cmp	r3, #0
 8007948:	d00a      	beq.n	8007960 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	430a      	orrs	r2, r1
 800795e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007968:	2b00      	cmp	r3, #0
 800796a:	d01a      	beq.n	80079a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	430a      	orrs	r2, r1
 8007980:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007986:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800798a:	d10a      	bne.n	80079a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	430a      	orrs	r2, r1
 80079a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d00a      	beq.n	80079c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	430a      	orrs	r2, r1
 80079c2:	605a      	str	r2, [r3, #4]
  }
}
 80079c4:	bf00      	nop
 80079c6:	370c      	adds	r7, #12
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr

080079d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b098      	sub	sp, #96	@ 0x60
 80079d4:	af02      	add	r7, sp, #8
 80079d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2200      	movs	r2, #0
 80079dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80079e0:	f7fa f944 	bl	8001c6c <HAL_GetTick>
 80079e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f003 0308 	and.w	r3, r3, #8
 80079f0:	2b08      	cmp	r3, #8
 80079f2:	d12f      	bne.n	8007a54 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80079f8:	9300      	str	r3, [sp, #0]
 80079fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079fc:	2200      	movs	r2, #0
 80079fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f000 f88e 	bl	8007b24 <UART_WaitOnFlagUntilTimeout>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d022      	beq.n	8007a54 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a16:	e853 3f00 	ldrex	r3, [r3]
 8007a1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a22:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	461a      	mov	r2, r3
 8007a2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a2e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a34:	e841 2300 	strex	r3, r2, [r1]
 8007a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d1e6      	bne.n	8007a0e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2220      	movs	r2, #32
 8007a44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a50:	2303      	movs	r3, #3
 8007a52:	e063      	b.n	8007b1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f003 0304 	and.w	r3, r3, #4
 8007a5e:	2b04      	cmp	r3, #4
 8007a60:	d149      	bne.n	8007af6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a62:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a66:	9300      	str	r3, [sp, #0]
 8007a68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f000 f857 	bl	8007b24 <UART_WaitOnFlagUntilTimeout>
 8007a76:	4603      	mov	r3, r0
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d03c      	beq.n	8007af6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a84:	e853 3f00 	ldrex	r3, [r3]
 8007a88:	623b      	str	r3, [r7, #32]
   return(result);
 8007a8a:	6a3b      	ldr	r3, [r7, #32]
 8007a8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	461a      	mov	r2, r3
 8007a98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007aa0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007aa2:	e841 2300 	strex	r3, r2, [r1]
 8007aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d1e6      	bne.n	8007a7c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	3308      	adds	r3, #8
 8007ab4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	e853 3f00 	ldrex	r3, [r3]
 8007abc:	60fb      	str	r3, [r7, #12]
   return(result);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f023 0301 	bic.w	r3, r3, #1
 8007ac4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	3308      	adds	r3, #8
 8007acc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ace:	61fa      	str	r2, [r7, #28]
 8007ad0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad2:	69b9      	ldr	r1, [r7, #24]
 8007ad4:	69fa      	ldr	r2, [r7, #28]
 8007ad6:	e841 2300 	strex	r3, r2, [r1]
 8007ada:	617b      	str	r3, [r7, #20]
   return(result);
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d1e5      	bne.n	8007aae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2220      	movs	r2, #32
 8007ae6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007af2:	2303      	movs	r3, #3
 8007af4:	e012      	b.n	8007b1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2220      	movs	r2, #32
 8007afa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2220      	movs	r2, #32
 8007b02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3758      	adds	r7, #88	@ 0x58
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b084      	sub	sp, #16
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	60f8      	str	r0, [r7, #12]
 8007b2c:	60b9      	str	r1, [r7, #8]
 8007b2e:	603b      	str	r3, [r7, #0]
 8007b30:	4613      	mov	r3, r2
 8007b32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b34:	e04f      	b.n	8007bd6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b36:	69bb      	ldr	r3, [r7, #24]
 8007b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b3c:	d04b      	beq.n	8007bd6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b3e:	f7fa f895 	bl	8001c6c <HAL_GetTick>
 8007b42:	4602      	mov	r2, r0
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	1ad3      	subs	r3, r2, r3
 8007b48:	69ba      	ldr	r2, [r7, #24]
 8007b4a:	429a      	cmp	r2, r3
 8007b4c:	d302      	bcc.n	8007b54 <UART_WaitOnFlagUntilTimeout+0x30>
 8007b4e:	69bb      	ldr	r3, [r7, #24]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d101      	bne.n	8007b58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b54:	2303      	movs	r3, #3
 8007b56:	e04e      	b.n	8007bf6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f003 0304 	and.w	r3, r3, #4
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d037      	beq.n	8007bd6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	2b80      	cmp	r3, #128	@ 0x80
 8007b6a:	d034      	beq.n	8007bd6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	2b40      	cmp	r3, #64	@ 0x40
 8007b70:	d031      	beq.n	8007bd6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	69db      	ldr	r3, [r3, #28]
 8007b78:	f003 0308 	and.w	r3, r3, #8
 8007b7c:	2b08      	cmp	r3, #8
 8007b7e:	d110      	bne.n	8007ba2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	2208      	movs	r2, #8
 8007b86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b88:	68f8      	ldr	r0, [r7, #12]
 8007b8a:	f000 f839 	bl	8007c00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2208      	movs	r2, #8
 8007b92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e029      	b.n	8007bf6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	69db      	ldr	r3, [r3, #28]
 8007ba8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007bac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bb0:	d111      	bne.n	8007bd6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007bba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bbc:	68f8      	ldr	r0, [r7, #12]
 8007bbe:	f000 f81f 	bl	8007c00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2220      	movs	r2, #32
 8007bc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	e00f      	b.n	8007bf6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	69da      	ldr	r2, [r3, #28]
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	4013      	ands	r3, r2
 8007be0:	68ba      	ldr	r2, [r7, #8]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	bf0c      	ite	eq
 8007be6:	2301      	moveq	r3, #1
 8007be8:	2300      	movne	r3, #0
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	461a      	mov	r2, r3
 8007bee:	79fb      	ldrb	r3, [r7, #7]
 8007bf0:	429a      	cmp	r2, r3
 8007bf2:	d0a0      	beq.n	8007b36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007bf4:	2300      	movs	r3, #0
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3710      	adds	r7, #16
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}
	...

08007c00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b095      	sub	sp, #84	@ 0x54
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c10:	e853 3f00 	ldrex	r3, [r3]
 8007c14:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	461a      	mov	r2, r3
 8007c24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c26:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c28:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c2a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c2c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c2e:	e841 2300 	strex	r3, r2, [r1]
 8007c32:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d1e6      	bne.n	8007c08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	3308      	adds	r3, #8
 8007c40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c42:	6a3b      	ldr	r3, [r7, #32]
 8007c44:	e853 3f00 	ldrex	r3, [r3]
 8007c48:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c4a:	69fa      	ldr	r2, [r7, #28]
 8007c4c:	4b1e      	ldr	r3, [pc, #120]	@ (8007cc8 <UART_EndRxTransfer+0xc8>)
 8007c4e:	4013      	ands	r3, r2
 8007c50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	3308      	adds	r3, #8
 8007c58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c62:	e841 2300 	strex	r3, r2, [r1]
 8007c66:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d1e5      	bne.n	8007c3a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c72:	2b01      	cmp	r3, #1
 8007c74:	d118      	bne.n	8007ca8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	e853 3f00 	ldrex	r3, [r3]
 8007c82:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	f023 0310 	bic.w	r3, r3, #16
 8007c8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	461a      	mov	r2, r3
 8007c92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c94:	61bb      	str	r3, [r7, #24]
 8007c96:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c98:	6979      	ldr	r1, [r7, #20]
 8007c9a:	69ba      	ldr	r2, [r7, #24]
 8007c9c:	e841 2300 	strex	r3, r2, [r1]
 8007ca0:	613b      	str	r3, [r7, #16]
   return(result);
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d1e6      	bne.n	8007c76 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2220      	movs	r2, #32
 8007cac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007cbc:	bf00      	nop
 8007cbe:	3754      	adds	r7, #84	@ 0x54
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr
 8007cc8:	effffffe 	.word	0xeffffffe

08007ccc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b085      	sub	sp, #20
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007cda:	2b01      	cmp	r3, #1
 8007cdc:	d101      	bne.n	8007ce2 <HAL_UARTEx_DisableFifoMode+0x16>
 8007cde:	2302      	movs	r3, #2
 8007ce0:	e027      	b.n	8007d32 <HAL_UARTEx_DisableFifoMode+0x66>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2201      	movs	r2, #1
 8007ce6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2224      	movs	r2, #36	@ 0x24
 8007cee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	681a      	ldr	r2, [r3, #0]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f022 0201 	bic.w	r2, r2, #1
 8007d08:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007d10:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	68fa      	ldr	r2, [r7, #12]
 8007d1e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2220      	movs	r2, #32
 8007d24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d30:	2300      	movs	r3, #0
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	3714      	adds	r7, #20
 8007d36:	46bd      	mov	sp, r7
 8007d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3c:	4770      	bx	lr

08007d3e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d3e:	b580      	push	{r7, lr}
 8007d40:	b084      	sub	sp, #16
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	6078      	str	r0, [r7, #4]
 8007d46:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d4e:	2b01      	cmp	r3, #1
 8007d50:	d101      	bne.n	8007d56 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007d52:	2302      	movs	r3, #2
 8007d54:	e02d      	b.n	8007db2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2201      	movs	r2, #1
 8007d5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2224      	movs	r2, #36	@ 0x24
 8007d62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f022 0201 	bic.w	r2, r2, #1
 8007d7c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	683a      	ldr	r2, [r7, #0]
 8007d8e:	430a      	orrs	r2, r1
 8007d90:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f000 f850 	bl	8007e38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	68fa      	ldr	r2, [r7, #12]
 8007d9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2220      	movs	r2, #32
 8007da4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2200      	movs	r2, #0
 8007dac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007db0:	2300      	movs	r3, #0
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3710      	adds	r7, #16
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}

08007dba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007dba:	b580      	push	{r7, lr}
 8007dbc:	b084      	sub	sp, #16
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	6078      	str	r0, [r7, #4]
 8007dc2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	d101      	bne.n	8007dd2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007dce:	2302      	movs	r3, #2
 8007dd0:	e02d      	b.n	8007e2e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2224      	movs	r2, #36	@ 0x24
 8007dde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f022 0201 	bic.w	r2, r2, #1
 8007df8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	683a      	ldr	r2, [r7, #0]
 8007e0a:	430a      	orrs	r2, r1
 8007e0c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 f812 	bl	8007e38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	68fa      	ldr	r2, [r7, #12]
 8007e1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2220      	movs	r2, #32
 8007e20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e2c:	2300      	movs	r3, #0
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3710      	adds	r7, #16
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
	...

08007e38 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b085      	sub	sp, #20
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d108      	bne.n	8007e5a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007e58:	e031      	b.n	8007ebe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007e5a:	2310      	movs	r3, #16
 8007e5c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007e5e:	2310      	movs	r3, #16
 8007e60:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	689b      	ldr	r3, [r3, #8]
 8007e68:	0e5b      	lsrs	r3, r3, #25
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	f003 0307 	and.w	r3, r3, #7
 8007e70:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	689b      	ldr	r3, [r3, #8]
 8007e78:	0f5b      	lsrs	r3, r3, #29
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	f003 0307 	and.w	r3, r3, #7
 8007e80:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e82:	7bbb      	ldrb	r3, [r7, #14]
 8007e84:	7b3a      	ldrb	r2, [r7, #12]
 8007e86:	4911      	ldr	r1, [pc, #68]	@ (8007ecc <UARTEx_SetNbDataToProcess+0x94>)
 8007e88:	5c8a      	ldrb	r2, [r1, r2]
 8007e8a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007e8e:	7b3a      	ldrb	r2, [r7, #12]
 8007e90:	490f      	ldr	r1, [pc, #60]	@ (8007ed0 <UARTEx_SetNbDataToProcess+0x98>)
 8007e92:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e94:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e98:	b29a      	uxth	r2, r3
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ea0:	7bfb      	ldrb	r3, [r7, #15]
 8007ea2:	7b7a      	ldrb	r2, [r7, #13]
 8007ea4:	4909      	ldr	r1, [pc, #36]	@ (8007ecc <UARTEx_SetNbDataToProcess+0x94>)
 8007ea6:	5c8a      	ldrb	r2, [r1, r2]
 8007ea8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007eac:	7b7a      	ldrb	r2, [r7, #13]
 8007eae:	4908      	ldr	r1, [pc, #32]	@ (8007ed0 <UARTEx_SetNbDataToProcess+0x98>)
 8007eb0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007eb2:	fb93 f3f2 	sdiv	r3, r3, r2
 8007eb6:	b29a      	uxth	r2, r3
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007ebe:	bf00      	nop
 8007ec0:	3714      	adds	r7, #20
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr
 8007eca:	bf00      	nop
 8007ecc:	08008aa8 	.word	0x08008aa8
 8007ed0:	08008ab0 	.word	0x08008ab0

08007ed4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b083      	sub	sp, #12
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
 8007edc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d121      	bne.n	8007f2a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681a      	ldr	r2, [r3, #0]
 8007eea:	4b27      	ldr	r3, [pc, #156]	@ (8007f88 <FMC_SDRAM_Init+0xb4>)
 8007eec:	4013      	ands	r3, r2
 8007eee:	683a      	ldr	r2, [r7, #0]
 8007ef0:	6851      	ldr	r1, [r2, #4]
 8007ef2:	683a      	ldr	r2, [r7, #0]
 8007ef4:	6892      	ldr	r2, [r2, #8]
 8007ef6:	4311      	orrs	r1, r2
 8007ef8:	683a      	ldr	r2, [r7, #0]
 8007efa:	68d2      	ldr	r2, [r2, #12]
 8007efc:	4311      	orrs	r1, r2
 8007efe:	683a      	ldr	r2, [r7, #0]
 8007f00:	6912      	ldr	r2, [r2, #16]
 8007f02:	4311      	orrs	r1, r2
 8007f04:	683a      	ldr	r2, [r7, #0]
 8007f06:	6952      	ldr	r2, [r2, #20]
 8007f08:	4311      	orrs	r1, r2
 8007f0a:	683a      	ldr	r2, [r7, #0]
 8007f0c:	6992      	ldr	r2, [r2, #24]
 8007f0e:	4311      	orrs	r1, r2
 8007f10:	683a      	ldr	r2, [r7, #0]
 8007f12:	69d2      	ldr	r2, [r2, #28]
 8007f14:	4311      	orrs	r1, r2
 8007f16:	683a      	ldr	r2, [r7, #0]
 8007f18:	6a12      	ldr	r2, [r2, #32]
 8007f1a:	4311      	orrs	r1, r2
 8007f1c:	683a      	ldr	r2, [r7, #0]
 8007f1e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007f20:	430a      	orrs	r2, r1
 8007f22:	431a      	orrs	r2, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	601a      	str	r2, [r3, #0]
 8007f28:	e026      	b.n	8007f78 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	69d9      	ldr	r1, [r3, #28]
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	6a1b      	ldr	r3, [r3, #32]
 8007f3a:	4319      	orrs	r1, r3
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f40:	430b      	orrs	r3, r1
 8007f42:	431a      	orrs	r2, r3
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	685a      	ldr	r2, [r3, #4]
 8007f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8007f88 <FMC_SDRAM_Init+0xb4>)
 8007f4e:	4013      	ands	r3, r2
 8007f50:	683a      	ldr	r2, [r7, #0]
 8007f52:	6851      	ldr	r1, [r2, #4]
 8007f54:	683a      	ldr	r2, [r7, #0]
 8007f56:	6892      	ldr	r2, [r2, #8]
 8007f58:	4311      	orrs	r1, r2
 8007f5a:	683a      	ldr	r2, [r7, #0]
 8007f5c:	68d2      	ldr	r2, [r2, #12]
 8007f5e:	4311      	orrs	r1, r2
 8007f60:	683a      	ldr	r2, [r7, #0]
 8007f62:	6912      	ldr	r2, [r2, #16]
 8007f64:	4311      	orrs	r1, r2
 8007f66:	683a      	ldr	r2, [r7, #0]
 8007f68:	6952      	ldr	r2, [r2, #20]
 8007f6a:	4311      	orrs	r1, r2
 8007f6c:	683a      	ldr	r2, [r7, #0]
 8007f6e:	6992      	ldr	r2, [r2, #24]
 8007f70:	430a      	orrs	r2, r1
 8007f72:	431a      	orrs	r2, r3
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8007f78:	2300      	movs	r3, #0
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	370c      	adds	r7, #12
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f84:	4770      	bx	lr
 8007f86:	bf00      	nop
 8007f88:	ffff8000 	.word	0xffff8000

08007f8c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b085      	sub	sp, #20
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	60f8      	str	r0, [r7, #12]
 8007f94:	60b9      	str	r1, [r7, #8]
 8007f96:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d128      	bne.n	8007ff0 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	689b      	ldr	r3, [r3, #8]
 8007fa2:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	1e59      	subs	r1, r3, #1
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	3b01      	subs	r3, #1
 8007fb2:	011b      	lsls	r3, r3, #4
 8007fb4:	4319      	orrs	r1, r3
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	689b      	ldr	r3, [r3, #8]
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	021b      	lsls	r3, r3, #8
 8007fbe:	4319      	orrs	r1, r3
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	68db      	ldr	r3, [r3, #12]
 8007fc4:	3b01      	subs	r3, #1
 8007fc6:	031b      	lsls	r3, r3, #12
 8007fc8:	4319      	orrs	r1, r3
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	691b      	ldr	r3, [r3, #16]
 8007fce:	3b01      	subs	r3, #1
 8007fd0:	041b      	lsls	r3, r3, #16
 8007fd2:	4319      	orrs	r1, r3
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	695b      	ldr	r3, [r3, #20]
 8007fd8:	3b01      	subs	r3, #1
 8007fda:	051b      	lsls	r3, r3, #20
 8007fdc:	4319      	orrs	r1, r3
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	699b      	ldr	r3, [r3, #24]
 8007fe2:	3b01      	subs	r3, #1
 8007fe4:	061b      	lsls	r3, r3, #24
 8007fe6:	430b      	orrs	r3, r1
 8007fe8:	431a      	orrs	r2, r3
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	609a      	str	r2, [r3, #8]
 8007fee:	e02d      	b.n	800804c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	689a      	ldr	r2, [r3, #8]
 8007ff4:	4b19      	ldr	r3, [pc, #100]	@ (800805c <FMC_SDRAM_Timing_Init+0xd0>)
 8007ff6:	4013      	ands	r3, r2
 8007ff8:	68ba      	ldr	r2, [r7, #8]
 8007ffa:	68d2      	ldr	r2, [r2, #12]
 8007ffc:	3a01      	subs	r2, #1
 8007ffe:	0311      	lsls	r1, r2, #12
 8008000:	68ba      	ldr	r2, [r7, #8]
 8008002:	6952      	ldr	r2, [r2, #20]
 8008004:	3a01      	subs	r2, #1
 8008006:	0512      	lsls	r2, r2, #20
 8008008:	430a      	orrs	r2, r1
 800800a:	431a      	orrs	r2, r3
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	1e59      	subs	r1, r3, #1
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	3b01      	subs	r3, #1
 8008024:	011b      	lsls	r3, r3, #4
 8008026:	4319      	orrs	r1, r3
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	689b      	ldr	r3, [r3, #8]
 800802c:	3b01      	subs	r3, #1
 800802e:	021b      	lsls	r3, r3, #8
 8008030:	4319      	orrs	r1, r3
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	691b      	ldr	r3, [r3, #16]
 8008036:	3b01      	subs	r3, #1
 8008038:	041b      	lsls	r3, r3, #16
 800803a:	4319      	orrs	r1, r3
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	699b      	ldr	r3, [r3, #24]
 8008040:	3b01      	subs	r3, #1
 8008042:	061b      	lsls	r3, r3, #24
 8008044:	430b      	orrs	r3, r1
 8008046:	431a      	orrs	r2, r3
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 800804c:	2300      	movs	r3, #0
}
 800804e:	4618      	mov	r0, r3
 8008050:	3714      	adds	r7, #20
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	ff0f0fff 	.word	0xff0f0fff

08008060 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8008060:	b480      	push	{r7}
 8008062:	b085      	sub	sp, #20
 8008064:	af00      	add	r7, sp, #0
 8008066:	60f8      	str	r0, [r7, #12]
 8008068:	60b9      	str	r1, [r7, #8]
 800806a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	691a      	ldr	r2, [r3, #16]
 8008070:	4b0c      	ldr	r3, [pc, #48]	@ (80080a4 <FMC_SDRAM_SendCommand+0x44>)
 8008072:	4013      	ands	r3, r2
 8008074:	68ba      	ldr	r2, [r7, #8]
 8008076:	6811      	ldr	r1, [r2, #0]
 8008078:	68ba      	ldr	r2, [r7, #8]
 800807a:	6852      	ldr	r2, [r2, #4]
 800807c:	4311      	orrs	r1, r2
 800807e:	68ba      	ldr	r2, [r7, #8]
 8008080:	6892      	ldr	r2, [r2, #8]
 8008082:	3a01      	subs	r2, #1
 8008084:	0152      	lsls	r2, r2, #5
 8008086:	4311      	orrs	r1, r2
 8008088:	68ba      	ldr	r2, [r7, #8]
 800808a:	68d2      	ldr	r2, [r2, #12]
 800808c:	0252      	lsls	r2, r2, #9
 800808e:	430a      	orrs	r2, r1
 8008090:	431a      	orrs	r2, r3
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8008096:	2300      	movs	r3, #0
}
 8008098:	4618      	mov	r0, r3
 800809a:	3714      	adds	r7, #20
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr
 80080a4:	ffc00000 	.word	0xffc00000

080080a8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
 80080b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	695a      	ldr	r2, [r3, #20]
 80080b6:	4b07      	ldr	r3, [pc, #28]	@ (80080d4 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 80080b8:	4013      	ands	r3, r2
 80080ba:	683a      	ldr	r2, [r7, #0]
 80080bc:	0052      	lsls	r2, r2, #1
 80080be:	431a      	orrs	r2, r3
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80080c4:	2300      	movs	r3, #0
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	370c      	adds	r7, #12
 80080ca:	46bd      	mov	sp, r7
 80080cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d0:	4770      	bx	lr
 80080d2:	bf00      	nop
 80080d4:	ffffc001 	.word	0xffffc001

080080d8 <sniprintf>:
 80080d8:	b40c      	push	{r2, r3}
 80080da:	b530      	push	{r4, r5, lr}
 80080dc:	4b18      	ldr	r3, [pc, #96]	@ (8008140 <sniprintf+0x68>)
 80080de:	1e0c      	subs	r4, r1, #0
 80080e0:	681d      	ldr	r5, [r3, #0]
 80080e2:	b09d      	sub	sp, #116	@ 0x74
 80080e4:	da08      	bge.n	80080f8 <sniprintf+0x20>
 80080e6:	238b      	movs	r3, #139	@ 0x8b
 80080e8:	602b      	str	r3, [r5, #0]
 80080ea:	f04f 30ff 	mov.w	r0, #4294967295
 80080ee:	b01d      	add	sp, #116	@ 0x74
 80080f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80080f4:	b002      	add	sp, #8
 80080f6:	4770      	bx	lr
 80080f8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80080fc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008100:	f04f 0300 	mov.w	r3, #0
 8008104:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008106:	bf14      	ite	ne
 8008108:	f104 33ff 	addne.w	r3, r4, #4294967295
 800810c:	4623      	moveq	r3, r4
 800810e:	9304      	str	r3, [sp, #16]
 8008110:	9307      	str	r3, [sp, #28]
 8008112:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008116:	9002      	str	r0, [sp, #8]
 8008118:	9006      	str	r0, [sp, #24]
 800811a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800811e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008120:	ab21      	add	r3, sp, #132	@ 0x84
 8008122:	a902      	add	r1, sp, #8
 8008124:	4628      	mov	r0, r5
 8008126:	9301      	str	r3, [sp, #4]
 8008128:	f000 f994 	bl	8008454 <_svfiprintf_r>
 800812c:	1c43      	adds	r3, r0, #1
 800812e:	bfbc      	itt	lt
 8008130:	238b      	movlt	r3, #139	@ 0x8b
 8008132:	602b      	strlt	r3, [r5, #0]
 8008134:	2c00      	cmp	r4, #0
 8008136:	d0da      	beq.n	80080ee <sniprintf+0x16>
 8008138:	9b02      	ldr	r3, [sp, #8]
 800813a:	2200      	movs	r2, #0
 800813c:	701a      	strb	r2, [r3, #0]
 800813e:	e7d6      	b.n	80080ee <sniprintf+0x16>
 8008140:	24000010 	.word	0x24000010

08008144 <memset>:
 8008144:	4402      	add	r2, r0
 8008146:	4603      	mov	r3, r0
 8008148:	4293      	cmp	r3, r2
 800814a:	d100      	bne.n	800814e <memset+0xa>
 800814c:	4770      	bx	lr
 800814e:	f803 1b01 	strb.w	r1, [r3], #1
 8008152:	e7f9      	b.n	8008148 <memset+0x4>

08008154 <__errno>:
 8008154:	4b01      	ldr	r3, [pc, #4]	@ (800815c <__errno+0x8>)
 8008156:	6818      	ldr	r0, [r3, #0]
 8008158:	4770      	bx	lr
 800815a:	bf00      	nop
 800815c:	24000010 	.word	0x24000010

08008160 <__libc_init_array>:
 8008160:	b570      	push	{r4, r5, r6, lr}
 8008162:	4d0d      	ldr	r5, [pc, #52]	@ (8008198 <__libc_init_array+0x38>)
 8008164:	4c0d      	ldr	r4, [pc, #52]	@ (800819c <__libc_init_array+0x3c>)
 8008166:	1b64      	subs	r4, r4, r5
 8008168:	10a4      	asrs	r4, r4, #2
 800816a:	2600      	movs	r6, #0
 800816c:	42a6      	cmp	r6, r4
 800816e:	d109      	bne.n	8008184 <__libc_init_array+0x24>
 8008170:	4d0b      	ldr	r5, [pc, #44]	@ (80081a0 <__libc_init_array+0x40>)
 8008172:	4c0c      	ldr	r4, [pc, #48]	@ (80081a4 <__libc_init_array+0x44>)
 8008174:	f000 fc64 	bl	8008a40 <_init>
 8008178:	1b64      	subs	r4, r4, r5
 800817a:	10a4      	asrs	r4, r4, #2
 800817c:	2600      	movs	r6, #0
 800817e:	42a6      	cmp	r6, r4
 8008180:	d105      	bne.n	800818e <__libc_init_array+0x2e>
 8008182:	bd70      	pop	{r4, r5, r6, pc}
 8008184:	f855 3b04 	ldr.w	r3, [r5], #4
 8008188:	4798      	blx	r3
 800818a:	3601      	adds	r6, #1
 800818c:	e7ee      	b.n	800816c <__libc_init_array+0xc>
 800818e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008192:	4798      	blx	r3
 8008194:	3601      	adds	r6, #1
 8008196:	e7f2      	b.n	800817e <__libc_init_array+0x1e>
 8008198:	08008af4 	.word	0x08008af4
 800819c:	08008af4 	.word	0x08008af4
 80081a0:	08008af4 	.word	0x08008af4
 80081a4:	08008af8 	.word	0x08008af8

080081a8 <__retarget_lock_acquire_recursive>:
 80081a8:	4770      	bx	lr

080081aa <__retarget_lock_release_recursive>:
 80081aa:	4770      	bx	lr

080081ac <_free_r>:
 80081ac:	b538      	push	{r3, r4, r5, lr}
 80081ae:	4605      	mov	r5, r0
 80081b0:	2900      	cmp	r1, #0
 80081b2:	d041      	beq.n	8008238 <_free_r+0x8c>
 80081b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081b8:	1f0c      	subs	r4, r1, #4
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	bfb8      	it	lt
 80081be:	18e4      	addlt	r4, r4, r3
 80081c0:	f000 f8e0 	bl	8008384 <__malloc_lock>
 80081c4:	4a1d      	ldr	r2, [pc, #116]	@ (800823c <_free_r+0x90>)
 80081c6:	6813      	ldr	r3, [r2, #0]
 80081c8:	b933      	cbnz	r3, 80081d8 <_free_r+0x2c>
 80081ca:	6063      	str	r3, [r4, #4]
 80081cc:	6014      	str	r4, [r2, #0]
 80081ce:	4628      	mov	r0, r5
 80081d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081d4:	f000 b8dc 	b.w	8008390 <__malloc_unlock>
 80081d8:	42a3      	cmp	r3, r4
 80081da:	d908      	bls.n	80081ee <_free_r+0x42>
 80081dc:	6820      	ldr	r0, [r4, #0]
 80081de:	1821      	adds	r1, r4, r0
 80081e0:	428b      	cmp	r3, r1
 80081e2:	bf01      	itttt	eq
 80081e4:	6819      	ldreq	r1, [r3, #0]
 80081e6:	685b      	ldreq	r3, [r3, #4]
 80081e8:	1809      	addeq	r1, r1, r0
 80081ea:	6021      	streq	r1, [r4, #0]
 80081ec:	e7ed      	b.n	80081ca <_free_r+0x1e>
 80081ee:	461a      	mov	r2, r3
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	b10b      	cbz	r3, 80081f8 <_free_r+0x4c>
 80081f4:	42a3      	cmp	r3, r4
 80081f6:	d9fa      	bls.n	80081ee <_free_r+0x42>
 80081f8:	6811      	ldr	r1, [r2, #0]
 80081fa:	1850      	adds	r0, r2, r1
 80081fc:	42a0      	cmp	r0, r4
 80081fe:	d10b      	bne.n	8008218 <_free_r+0x6c>
 8008200:	6820      	ldr	r0, [r4, #0]
 8008202:	4401      	add	r1, r0
 8008204:	1850      	adds	r0, r2, r1
 8008206:	4283      	cmp	r3, r0
 8008208:	6011      	str	r1, [r2, #0]
 800820a:	d1e0      	bne.n	80081ce <_free_r+0x22>
 800820c:	6818      	ldr	r0, [r3, #0]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	6053      	str	r3, [r2, #4]
 8008212:	4408      	add	r0, r1
 8008214:	6010      	str	r0, [r2, #0]
 8008216:	e7da      	b.n	80081ce <_free_r+0x22>
 8008218:	d902      	bls.n	8008220 <_free_r+0x74>
 800821a:	230c      	movs	r3, #12
 800821c:	602b      	str	r3, [r5, #0]
 800821e:	e7d6      	b.n	80081ce <_free_r+0x22>
 8008220:	6820      	ldr	r0, [r4, #0]
 8008222:	1821      	adds	r1, r4, r0
 8008224:	428b      	cmp	r3, r1
 8008226:	bf04      	itt	eq
 8008228:	6819      	ldreq	r1, [r3, #0]
 800822a:	685b      	ldreq	r3, [r3, #4]
 800822c:	6063      	str	r3, [r4, #4]
 800822e:	bf04      	itt	eq
 8008230:	1809      	addeq	r1, r1, r0
 8008232:	6021      	streq	r1, [r4, #0]
 8008234:	6054      	str	r4, [r2, #4]
 8008236:	e7ca      	b.n	80081ce <_free_r+0x22>
 8008238:	bd38      	pop	{r3, r4, r5, pc}
 800823a:	bf00      	nop
 800823c:	240004b0 	.word	0x240004b0

08008240 <sbrk_aligned>:
 8008240:	b570      	push	{r4, r5, r6, lr}
 8008242:	4e0f      	ldr	r6, [pc, #60]	@ (8008280 <sbrk_aligned+0x40>)
 8008244:	460c      	mov	r4, r1
 8008246:	6831      	ldr	r1, [r6, #0]
 8008248:	4605      	mov	r5, r0
 800824a:	b911      	cbnz	r1, 8008252 <sbrk_aligned+0x12>
 800824c:	f000 fba4 	bl	8008998 <_sbrk_r>
 8008250:	6030      	str	r0, [r6, #0]
 8008252:	4621      	mov	r1, r4
 8008254:	4628      	mov	r0, r5
 8008256:	f000 fb9f 	bl	8008998 <_sbrk_r>
 800825a:	1c43      	adds	r3, r0, #1
 800825c:	d103      	bne.n	8008266 <sbrk_aligned+0x26>
 800825e:	f04f 34ff 	mov.w	r4, #4294967295
 8008262:	4620      	mov	r0, r4
 8008264:	bd70      	pop	{r4, r5, r6, pc}
 8008266:	1cc4      	adds	r4, r0, #3
 8008268:	f024 0403 	bic.w	r4, r4, #3
 800826c:	42a0      	cmp	r0, r4
 800826e:	d0f8      	beq.n	8008262 <sbrk_aligned+0x22>
 8008270:	1a21      	subs	r1, r4, r0
 8008272:	4628      	mov	r0, r5
 8008274:	f000 fb90 	bl	8008998 <_sbrk_r>
 8008278:	3001      	adds	r0, #1
 800827a:	d1f2      	bne.n	8008262 <sbrk_aligned+0x22>
 800827c:	e7ef      	b.n	800825e <sbrk_aligned+0x1e>
 800827e:	bf00      	nop
 8008280:	240004ac 	.word	0x240004ac

08008284 <_malloc_r>:
 8008284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008288:	1ccd      	adds	r5, r1, #3
 800828a:	f025 0503 	bic.w	r5, r5, #3
 800828e:	3508      	adds	r5, #8
 8008290:	2d0c      	cmp	r5, #12
 8008292:	bf38      	it	cc
 8008294:	250c      	movcc	r5, #12
 8008296:	2d00      	cmp	r5, #0
 8008298:	4606      	mov	r6, r0
 800829a:	db01      	blt.n	80082a0 <_malloc_r+0x1c>
 800829c:	42a9      	cmp	r1, r5
 800829e:	d904      	bls.n	80082aa <_malloc_r+0x26>
 80082a0:	230c      	movs	r3, #12
 80082a2:	6033      	str	r3, [r6, #0]
 80082a4:	2000      	movs	r0, #0
 80082a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008380 <_malloc_r+0xfc>
 80082ae:	f000 f869 	bl	8008384 <__malloc_lock>
 80082b2:	f8d8 3000 	ldr.w	r3, [r8]
 80082b6:	461c      	mov	r4, r3
 80082b8:	bb44      	cbnz	r4, 800830c <_malloc_r+0x88>
 80082ba:	4629      	mov	r1, r5
 80082bc:	4630      	mov	r0, r6
 80082be:	f7ff ffbf 	bl	8008240 <sbrk_aligned>
 80082c2:	1c43      	adds	r3, r0, #1
 80082c4:	4604      	mov	r4, r0
 80082c6:	d158      	bne.n	800837a <_malloc_r+0xf6>
 80082c8:	f8d8 4000 	ldr.w	r4, [r8]
 80082cc:	4627      	mov	r7, r4
 80082ce:	2f00      	cmp	r7, #0
 80082d0:	d143      	bne.n	800835a <_malloc_r+0xd6>
 80082d2:	2c00      	cmp	r4, #0
 80082d4:	d04b      	beq.n	800836e <_malloc_r+0xea>
 80082d6:	6823      	ldr	r3, [r4, #0]
 80082d8:	4639      	mov	r1, r7
 80082da:	4630      	mov	r0, r6
 80082dc:	eb04 0903 	add.w	r9, r4, r3
 80082e0:	f000 fb5a 	bl	8008998 <_sbrk_r>
 80082e4:	4581      	cmp	r9, r0
 80082e6:	d142      	bne.n	800836e <_malloc_r+0xea>
 80082e8:	6821      	ldr	r1, [r4, #0]
 80082ea:	1a6d      	subs	r5, r5, r1
 80082ec:	4629      	mov	r1, r5
 80082ee:	4630      	mov	r0, r6
 80082f0:	f7ff ffa6 	bl	8008240 <sbrk_aligned>
 80082f4:	3001      	adds	r0, #1
 80082f6:	d03a      	beq.n	800836e <_malloc_r+0xea>
 80082f8:	6823      	ldr	r3, [r4, #0]
 80082fa:	442b      	add	r3, r5
 80082fc:	6023      	str	r3, [r4, #0]
 80082fe:	f8d8 3000 	ldr.w	r3, [r8]
 8008302:	685a      	ldr	r2, [r3, #4]
 8008304:	bb62      	cbnz	r2, 8008360 <_malloc_r+0xdc>
 8008306:	f8c8 7000 	str.w	r7, [r8]
 800830a:	e00f      	b.n	800832c <_malloc_r+0xa8>
 800830c:	6822      	ldr	r2, [r4, #0]
 800830e:	1b52      	subs	r2, r2, r5
 8008310:	d420      	bmi.n	8008354 <_malloc_r+0xd0>
 8008312:	2a0b      	cmp	r2, #11
 8008314:	d917      	bls.n	8008346 <_malloc_r+0xc2>
 8008316:	1961      	adds	r1, r4, r5
 8008318:	42a3      	cmp	r3, r4
 800831a:	6025      	str	r5, [r4, #0]
 800831c:	bf18      	it	ne
 800831e:	6059      	strne	r1, [r3, #4]
 8008320:	6863      	ldr	r3, [r4, #4]
 8008322:	bf08      	it	eq
 8008324:	f8c8 1000 	streq.w	r1, [r8]
 8008328:	5162      	str	r2, [r4, r5]
 800832a:	604b      	str	r3, [r1, #4]
 800832c:	4630      	mov	r0, r6
 800832e:	f000 f82f 	bl	8008390 <__malloc_unlock>
 8008332:	f104 000b 	add.w	r0, r4, #11
 8008336:	1d23      	adds	r3, r4, #4
 8008338:	f020 0007 	bic.w	r0, r0, #7
 800833c:	1ac2      	subs	r2, r0, r3
 800833e:	bf1c      	itt	ne
 8008340:	1a1b      	subne	r3, r3, r0
 8008342:	50a3      	strne	r3, [r4, r2]
 8008344:	e7af      	b.n	80082a6 <_malloc_r+0x22>
 8008346:	6862      	ldr	r2, [r4, #4]
 8008348:	42a3      	cmp	r3, r4
 800834a:	bf0c      	ite	eq
 800834c:	f8c8 2000 	streq.w	r2, [r8]
 8008350:	605a      	strne	r2, [r3, #4]
 8008352:	e7eb      	b.n	800832c <_malloc_r+0xa8>
 8008354:	4623      	mov	r3, r4
 8008356:	6864      	ldr	r4, [r4, #4]
 8008358:	e7ae      	b.n	80082b8 <_malloc_r+0x34>
 800835a:	463c      	mov	r4, r7
 800835c:	687f      	ldr	r7, [r7, #4]
 800835e:	e7b6      	b.n	80082ce <_malloc_r+0x4a>
 8008360:	461a      	mov	r2, r3
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	42a3      	cmp	r3, r4
 8008366:	d1fb      	bne.n	8008360 <_malloc_r+0xdc>
 8008368:	2300      	movs	r3, #0
 800836a:	6053      	str	r3, [r2, #4]
 800836c:	e7de      	b.n	800832c <_malloc_r+0xa8>
 800836e:	230c      	movs	r3, #12
 8008370:	6033      	str	r3, [r6, #0]
 8008372:	4630      	mov	r0, r6
 8008374:	f000 f80c 	bl	8008390 <__malloc_unlock>
 8008378:	e794      	b.n	80082a4 <_malloc_r+0x20>
 800837a:	6005      	str	r5, [r0, #0]
 800837c:	e7d6      	b.n	800832c <_malloc_r+0xa8>
 800837e:	bf00      	nop
 8008380:	240004b0 	.word	0x240004b0

08008384 <__malloc_lock>:
 8008384:	4801      	ldr	r0, [pc, #4]	@ (800838c <__malloc_lock+0x8>)
 8008386:	f7ff bf0f 	b.w	80081a8 <__retarget_lock_acquire_recursive>
 800838a:	bf00      	nop
 800838c:	240004a8 	.word	0x240004a8

08008390 <__malloc_unlock>:
 8008390:	4801      	ldr	r0, [pc, #4]	@ (8008398 <__malloc_unlock+0x8>)
 8008392:	f7ff bf0a 	b.w	80081aa <__retarget_lock_release_recursive>
 8008396:	bf00      	nop
 8008398:	240004a8 	.word	0x240004a8

0800839c <__ssputs_r>:
 800839c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083a0:	688e      	ldr	r6, [r1, #8]
 80083a2:	461f      	mov	r7, r3
 80083a4:	42be      	cmp	r6, r7
 80083a6:	680b      	ldr	r3, [r1, #0]
 80083a8:	4682      	mov	sl, r0
 80083aa:	460c      	mov	r4, r1
 80083ac:	4690      	mov	r8, r2
 80083ae:	d82d      	bhi.n	800840c <__ssputs_r+0x70>
 80083b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80083b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80083b8:	d026      	beq.n	8008408 <__ssputs_r+0x6c>
 80083ba:	6965      	ldr	r5, [r4, #20]
 80083bc:	6909      	ldr	r1, [r1, #16]
 80083be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80083c2:	eba3 0901 	sub.w	r9, r3, r1
 80083c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80083ca:	1c7b      	adds	r3, r7, #1
 80083cc:	444b      	add	r3, r9
 80083ce:	106d      	asrs	r5, r5, #1
 80083d0:	429d      	cmp	r5, r3
 80083d2:	bf38      	it	cc
 80083d4:	461d      	movcc	r5, r3
 80083d6:	0553      	lsls	r3, r2, #21
 80083d8:	d527      	bpl.n	800842a <__ssputs_r+0x8e>
 80083da:	4629      	mov	r1, r5
 80083dc:	f7ff ff52 	bl	8008284 <_malloc_r>
 80083e0:	4606      	mov	r6, r0
 80083e2:	b360      	cbz	r0, 800843e <__ssputs_r+0xa2>
 80083e4:	6921      	ldr	r1, [r4, #16]
 80083e6:	464a      	mov	r2, r9
 80083e8:	f000 fae6 	bl	80089b8 <memcpy>
 80083ec:	89a3      	ldrh	r3, [r4, #12]
 80083ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80083f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083f6:	81a3      	strh	r3, [r4, #12]
 80083f8:	6126      	str	r6, [r4, #16]
 80083fa:	6165      	str	r5, [r4, #20]
 80083fc:	444e      	add	r6, r9
 80083fe:	eba5 0509 	sub.w	r5, r5, r9
 8008402:	6026      	str	r6, [r4, #0]
 8008404:	60a5      	str	r5, [r4, #8]
 8008406:	463e      	mov	r6, r7
 8008408:	42be      	cmp	r6, r7
 800840a:	d900      	bls.n	800840e <__ssputs_r+0x72>
 800840c:	463e      	mov	r6, r7
 800840e:	6820      	ldr	r0, [r4, #0]
 8008410:	4632      	mov	r2, r6
 8008412:	4641      	mov	r1, r8
 8008414:	f000 faa6 	bl	8008964 <memmove>
 8008418:	68a3      	ldr	r3, [r4, #8]
 800841a:	1b9b      	subs	r3, r3, r6
 800841c:	60a3      	str	r3, [r4, #8]
 800841e:	6823      	ldr	r3, [r4, #0]
 8008420:	4433      	add	r3, r6
 8008422:	6023      	str	r3, [r4, #0]
 8008424:	2000      	movs	r0, #0
 8008426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800842a:	462a      	mov	r2, r5
 800842c:	f000 fad2 	bl	80089d4 <_realloc_r>
 8008430:	4606      	mov	r6, r0
 8008432:	2800      	cmp	r0, #0
 8008434:	d1e0      	bne.n	80083f8 <__ssputs_r+0x5c>
 8008436:	6921      	ldr	r1, [r4, #16]
 8008438:	4650      	mov	r0, sl
 800843a:	f7ff feb7 	bl	80081ac <_free_r>
 800843e:	230c      	movs	r3, #12
 8008440:	f8ca 3000 	str.w	r3, [sl]
 8008444:	89a3      	ldrh	r3, [r4, #12]
 8008446:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800844a:	81a3      	strh	r3, [r4, #12]
 800844c:	f04f 30ff 	mov.w	r0, #4294967295
 8008450:	e7e9      	b.n	8008426 <__ssputs_r+0x8a>
	...

08008454 <_svfiprintf_r>:
 8008454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008458:	4698      	mov	r8, r3
 800845a:	898b      	ldrh	r3, [r1, #12]
 800845c:	061b      	lsls	r3, r3, #24
 800845e:	b09d      	sub	sp, #116	@ 0x74
 8008460:	4607      	mov	r7, r0
 8008462:	460d      	mov	r5, r1
 8008464:	4614      	mov	r4, r2
 8008466:	d510      	bpl.n	800848a <_svfiprintf_r+0x36>
 8008468:	690b      	ldr	r3, [r1, #16]
 800846a:	b973      	cbnz	r3, 800848a <_svfiprintf_r+0x36>
 800846c:	2140      	movs	r1, #64	@ 0x40
 800846e:	f7ff ff09 	bl	8008284 <_malloc_r>
 8008472:	6028      	str	r0, [r5, #0]
 8008474:	6128      	str	r0, [r5, #16]
 8008476:	b930      	cbnz	r0, 8008486 <_svfiprintf_r+0x32>
 8008478:	230c      	movs	r3, #12
 800847a:	603b      	str	r3, [r7, #0]
 800847c:	f04f 30ff 	mov.w	r0, #4294967295
 8008480:	b01d      	add	sp, #116	@ 0x74
 8008482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008486:	2340      	movs	r3, #64	@ 0x40
 8008488:	616b      	str	r3, [r5, #20]
 800848a:	2300      	movs	r3, #0
 800848c:	9309      	str	r3, [sp, #36]	@ 0x24
 800848e:	2320      	movs	r3, #32
 8008490:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008494:	f8cd 800c 	str.w	r8, [sp, #12]
 8008498:	2330      	movs	r3, #48	@ 0x30
 800849a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008638 <_svfiprintf_r+0x1e4>
 800849e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084a2:	f04f 0901 	mov.w	r9, #1
 80084a6:	4623      	mov	r3, r4
 80084a8:	469a      	mov	sl, r3
 80084aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084ae:	b10a      	cbz	r2, 80084b4 <_svfiprintf_r+0x60>
 80084b0:	2a25      	cmp	r2, #37	@ 0x25
 80084b2:	d1f9      	bne.n	80084a8 <_svfiprintf_r+0x54>
 80084b4:	ebba 0b04 	subs.w	fp, sl, r4
 80084b8:	d00b      	beq.n	80084d2 <_svfiprintf_r+0x7e>
 80084ba:	465b      	mov	r3, fp
 80084bc:	4622      	mov	r2, r4
 80084be:	4629      	mov	r1, r5
 80084c0:	4638      	mov	r0, r7
 80084c2:	f7ff ff6b 	bl	800839c <__ssputs_r>
 80084c6:	3001      	adds	r0, #1
 80084c8:	f000 80a7 	beq.w	800861a <_svfiprintf_r+0x1c6>
 80084cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084ce:	445a      	add	r2, fp
 80084d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80084d2:	f89a 3000 	ldrb.w	r3, [sl]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	f000 809f 	beq.w	800861a <_svfiprintf_r+0x1c6>
 80084dc:	2300      	movs	r3, #0
 80084de:	f04f 32ff 	mov.w	r2, #4294967295
 80084e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084e6:	f10a 0a01 	add.w	sl, sl, #1
 80084ea:	9304      	str	r3, [sp, #16]
 80084ec:	9307      	str	r3, [sp, #28]
 80084ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80084f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80084f4:	4654      	mov	r4, sl
 80084f6:	2205      	movs	r2, #5
 80084f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084fc:	484e      	ldr	r0, [pc, #312]	@ (8008638 <_svfiprintf_r+0x1e4>)
 80084fe:	f7f7 fef7 	bl	80002f0 <memchr>
 8008502:	9a04      	ldr	r2, [sp, #16]
 8008504:	b9d8      	cbnz	r0, 800853e <_svfiprintf_r+0xea>
 8008506:	06d0      	lsls	r0, r2, #27
 8008508:	bf44      	itt	mi
 800850a:	2320      	movmi	r3, #32
 800850c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008510:	0711      	lsls	r1, r2, #28
 8008512:	bf44      	itt	mi
 8008514:	232b      	movmi	r3, #43	@ 0x2b
 8008516:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800851a:	f89a 3000 	ldrb.w	r3, [sl]
 800851e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008520:	d015      	beq.n	800854e <_svfiprintf_r+0xfa>
 8008522:	9a07      	ldr	r2, [sp, #28]
 8008524:	4654      	mov	r4, sl
 8008526:	2000      	movs	r0, #0
 8008528:	f04f 0c0a 	mov.w	ip, #10
 800852c:	4621      	mov	r1, r4
 800852e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008532:	3b30      	subs	r3, #48	@ 0x30
 8008534:	2b09      	cmp	r3, #9
 8008536:	d94b      	bls.n	80085d0 <_svfiprintf_r+0x17c>
 8008538:	b1b0      	cbz	r0, 8008568 <_svfiprintf_r+0x114>
 800853a:	9207      	str	r2, [sp, #28]
 800853c:	e014      	b.n	8008568 <_svfiprintf_r+0x114>
 800853e:	eba0 0308 	sub.w	r3, r0, r8
 8008542:	fa09 f303 	lsl.w	r3, r9, r3
 8008546:	4313      	orrs	r3, r2
 8008548:	9304      	str	r3, [sp, #16]
 800854a:	46a2      	mov	sl, r4
 800854c:	e7d2      	b.n	80084f4 <_svfiprintf_r+0xa0>
 800854e:	9b03      	ldr	r3, [sp, #12]
 8008550:	1d19      	adds	r1, r3, #4
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	9103      	str	r1, [sp, #12]
 8008556:	2b00      	cmp	r3, #0
 8008558:	bfbb      	ittet	lt
 800855a:	425b      	neglt	r3, r3
 800855c:	f042 0202 	orrlt.w	r2, r2, #2
 8008560:	9307      	strge	r3, [sp, #28]
 8008562:	9307      	strlt	r3, [sp, #28]
 8008564:	bfb8      	it	lt
 8008566:	9204      	strlt	r2, [sp, #16]
 8008568:	7823      	ldrb	r3, [r4, #0]
 800856a:	2b2e      	cmp	r3, #46	@ 0x2e
 800856c:	d10a      	bne.n	8008584 <_svfiprintf_r+0x130>
 800856e:	7863      	ldrb	r3, [r4, #1]
 8008570:	2b2a      	cmp	r3, #42	@ 0x2a
 8008572:	d132      	bne.n	80085da <_svfiprintf_r+0x186>
 8008574:	9b03      	ldr	r3, [sp, #12]
 8008576:	1d1a      	adds	r2, r3, #4
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	9203      	str	r2, [sp, #12]
 800857c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008580:	3402      	adds	r4, #2
 8008582:	9305      	str	r3, [sp, #20]
 8008584:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008648 <_svfiprintf_r+0x1f4>
 8008588:	7821      	ldrb	r1, [r4, #0]
 800858a:	2203      	movs	r2, #3
 800858c:	4650      	mov	r0, sl
 800858e:	f7f7 feaf 	bl	80002f0 <memchr>
 8008592:	b138      	cbz	r0, 80085a4 <_svfiprintf_r+0x150>
 8008594:	9b04      	ldr	r3, [sp, #16]
 8008596:	eba0 000a 	sub.w	r0, r0, sl
 800859a:	2240      	movs	r2, #64	@ 0x40
 800859c:	4082      	lsls	r2, r0
 800859e:	4313      	orrs	r3, r2
 80085a0:	3401      	adds	r4, #1
 80085a2:	9304      	str	r3, [sp, #16]
 80085a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085a8:	4824      	ldr	r0, [pc, #144]	@ (800863c <_svfiprintf_r+0x1e8>)
 80085aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085ae:	2206      	movs	r2, #6
 80085b0:	f7f7 fe9e 	bl	80002f0 <memchr>
 80085b4:	2800      	cmp	r0, #0
 80085b6:	d036      	beq.n	8008626 <_svfiprintf_r+0x1d2>
 80085b8:	4b21      	ldr	r3, [pc, #132]	@ (8008640 <_svfiprintf_r+0x1ec>)
 80085ba:	bb1b      	cbnz	r3, 8008604 <_svfiprintf_r+0x1b0>
 80085bc:	9b03      	ldr	r3, [sp, #12]
 80085be:	3307      	adds	r3, #7
 80085c0:	f023 0307 	bic.w	r3, r3, #7
 80085c4:	3308      	adds	r3, #8
 80085c6:	9303      	str	r3, [sp, #12]
 80085c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ca:	4433      	add	r3, r6
 80085cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80085ce:	e76a      	b.n	80084a6 <_svfiprintf_r+0x52>
 80085d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80085d4:	460c      	mov	r4, r1
 80085d6:	2001      	movs	r0, #1
 80085d8:	e7a8      	b.n	800852c <_svfiprintf_r+0xd8>
 80085da:	2300      	movs	r3, #0
 80085dc:	3401      	adds	r4, #1
 80085de:	9305      	str	r3, [sp, #20]
 80085e0:	4619      	mov	r1, r3
 80085e2:	f04f 0c0a 	mov.w	ip, #10
 80085e6:	4620      	mov	r0, r4
 80085e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085ec:	3a30      	subs	r2, #48	@ 0x30
 80085ee:	2a09      	cmp	r2, #9
 80085f0:	d903      	bls.n	80085fa <_svfiprintf_r+0x1a6>
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d0c6      	beq.n	8008584 <_svfiprintf_r+0x130>
 80085f6:	9105      	str	r1, [sp, #20]
 80085f8:	e7c4      	b.n	8008584 <_svfiprintf_r+0x130>
 80085fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80085fe:	4604      	mov	r4, r0
 8008600:	2301      	movs	r3, #1
 8008602:	e7f0      	b.n	80085e6 <_svfiprintf_r+0x192>
 8008604:	ab03      	add	r3, sp, #12
 8008606:	9300      	str	r3, [sp, #0]
 8008608:	462a      	mov	r2, r5
 800860a:	4b0e      	ldr	r3, [pc, #56]	@ (8008644 <_svfiprintf_r+0x1f0>)
 800860c:	a904      	add	r1, sp, #16
 800860e:	4638      	mov	r0, r7
 8008610:	f3af 8000 	nop.w
 8008614:	1c42      	adds	r2, r0, #1
 8008616:	4606      	mov	r6, r0
 8008618:	d1d6      	bne.n	80085c8 <_svfiprintf_r+0x174>
 800861a:	89ab      	ldrh	r3, [r5, #12]
 800861c:	065b      	lsls	r3, r3, #25
 800861e:	f53f af2d 	bmi.w	800847c <_svfiprintf_r+0x28>
 8008622:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008624:	e72c      	b.n	8008480 <_svfiprintf_r+0x2c>
 8008626:	ab03      	add	r3, sp, #12
 8008628:	9300      	str	r3, [sp, #0]
 800862a:	462a      	mov	r2, r5
 800862c:	4b05      	ldr	r3, [pc, #20]	@ (8008644 <_svfiprintf_r+0x1f0>)
 800862e:	a904      	add	r1, sp, #16
 8008630:	4638      	mov	r0, r7
 8008632:	f000 f879 	bl	8008728 <_printf_i>
 8008636:	e7ed      	b.n	8008614 <_svfiprintf_r+0x1c0>
 8008638:	08008ab8 	.word	0x08008ab8
 800863c:	08008ac2 	.word	0x08008ac2
 8008640:	00000000 	.word	0x00000000
 8008644:	0800839d 	.word	0x0800839d
 8008648:	08008abe 	.word	0x08008abe

0800864c <_printf_common>:
 800864c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008650:	4616      	mov	r6, r2
 8008652:	4698      	mov	r8, r3
 8008654:	688a      	ldr	r2, [r1, #8]
 8008656:	690b      	ldr	r3, [r1, #16]
 8008658:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800865c:	4293      	cmp	r3, r2
 800865e:	bfb8      	it	lt
 8008660:	4613      	movlt	r3, r2
 8008662:	6033      	str	r3, [r6, #0]
 8008664:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008668:	4607      	mov	r7, r0
 800866a:	460c      	mov	r4, r1
 800866c:	b10a      	cbz	r2, 8008672 <_printf_common+0x26>
 800866e:	3301      	adds	r3, #1
 8008670:	6033      	str	r3, [r6, #0]
 8008672:	6823      	ldr	r3, [r4, #0]
 8008674:	0699      	lsls	r1, r3, #26
 8008676:	bf42      	ittt	mi
 8008678:	6833      	ldrmi	r3, [r6, #0]
 800867a:	3302      	addmi	r3, #2
 800867c:	6033      	strmi	r3, [r6, #0]
 800867e:	6825      	ldr	r5, [r4, #0]
 8008680:	f015 0506 	ands.w	r5, r5, #6
 8008684:	d106      	bne.n	8008694 <_printf_common+0x48>
 8008686:	f104 0a19 	add.w	sl, r4, #25
 800868a:	68e3      	ldr	r3, [r4, #12]
 800868c:	6832      	ldr	r2, [r6, #0]
 800868e:	1a9b      	subs	r3, r3, r2
 8008690:	42ab      	cmp	r3, r5
 8008692:	dc26      	bgt.n	80086e2 <_printf_common+0x96>
 8008694:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008698:	6822      	ldr	r2, [r4, #0]
 800869a:	3b00      	subs	r3, #0
 800869c:	bf18      	it	ne
 800869e:	2301      	movne	r3, #1
 80086a0:	0692      	lsls	r2, r2, #26
 80086a2:	d42b      	bmi.n	80086fc <_printf_common+0xb0>
 80086a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80086a8:	4641      	mov	r1, r8
 80086aa:	4638      	mov	r0, r7
 80086ac:	47c8      	blx	r9
 80086ae:	3001      	adds	r0, #1
 80086b0:	d01e      	beq.n	80086f0 <_printf_common+0xa4>
 80086b2:	6823      	ldr	r3, [r4, #0]
 80086b4:	6922      	ldr	r2, [r4, #16]
 80086b6:	f003 0306 	and.w	r3, r3, #6
 80086ba:	2b04      	cmp	r3, #4
 80086bc:	bf02      	ittt	eq
 80086be:	68e5      	ldreq	r5, [r4, #12]
 80086c0:	6833      	ldreq	r3, [r6, #0]
 80086c2:	1aed      	subeq	r5, r5, r3
 80086c4:	68a3      	ldr	r3, [r4, #8]
 80086c6:	bf0c      	ite	eq
 80086c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80086cc:	2500      	movne	r5, #0
 80086ce:	4293      	cmp	r3, r2
 80086d0:	bfc4      	itt	gt
 80086d2:	1a9b      	subgt	r3, r3, r2
 80086d4:	18ed      	addgt	r5, r5, r3
 80086d6:	2600      	movs	r6, #0
 80086d8:	341a      	adds	r4, #26
 80086da:	42b5      	cmp	r5, r6
 80086dc:	d11a      	bne.n	8008714 <_printf_common+0xc8>
 80086de:	2000      	movs	r0, #0
 80086e0:	e008      	b.n	80086f4 <_printf_common+0xa8>
 80086e2:	2301      	movs	r3, #1
 80086e4:	4652      	mov	r2, sl
 80086e6:	4641      	mov	r1, r8
 80086e8:	4638      	mov	r0, r7
 80086ea:	47c8      	blx	r9
 80086ec:	3001      	adds	r0, #1
 80086ee:	d103      	bne.n	80086f8 <_printf_common+0xac>
 80086f0:	f04f 30ff 	mov.w	r0, #4294967295
 80086f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086f8:	3501      	adds	r5, #1
 80086fa:	e7c6      	b.n	800868a <_printf_common+0x3e>
 80086fc:	18e1      	adds	r1, r4, r3
 80086fe:	1c5a      	adds	r2, r3, #1
 8008700:	2030      	movs	r0, #48	@ 0x30
 8008702:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008706:	4422      	add	r2, r4
 8008708:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800870c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008710:	3302      	adds	r3, #2
 8008712:	e7c7      	b.n	80086a4 <_printf_common+0x58>
 8008714:	2301      	movs	r3, #1
 8008716:	4622      	mov	r2, r4
 8008718:	4641      	mov	r1, r8
 800871a:	4638      	mov	r0, r7
 800871c:	47c8      	blx	r9
 800871e:	3001      	adds	r0, #1
 8008720:	d0e6      	beq.n	80086f0 <_printf_common+0xa4>
 8008722:	3601      	adds	r6, #1
 8008724:	e7d9      	b.n	80086da <_printf_common+0x8e>
	...

08008728 <_printf_i>:
 8008728:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800872c:	7e0f      	ldrb	r7, [r1, #24]
 800872e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008730:	2f78      	cmp	r7, #120	@ 0x78
 8008732:	4691      	mov	r9, r2
 8008734:	4680      	mov	r8, r0
 8008736:	460c      	mov	r4, r1
 8008738:	469a      	mov	sl, r3
 800873a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800873e:	d807      	bhi.n	8008750 <_printf_i+0x28>
 8008740:	2f62      	cmp	r7, #98	@ 0x62
 8008742:	d80a      	bhi.n	800875a <_printf_i+0x32>
 8008744:	2f00      	cmp	r7, #0
 8008746:	f000 80d1 	beq.w	80088ec <_printf_i+0x1c4>
 800874a:	2f58      	cmp	r7, #88	@ 0x58
 800874c:	f000 80b8 	beq.w	80088c0 <_printf_i+0x198>
 8008750:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008754:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008758:	e03a      	b.n	80087d0 <_printf_i+0xa8>
 800875a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800875e:	2b15      	cmp	r3, #21
 8008760:	d8f6      	bhi.n	8008750 <_printf_i+0x28>
 8008762:	a101      	add	r1, pc, #4	@ (adr r1, 8008768 <_printf_i+0x40>)
 8008764:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008768:	080087c1 	.word	0x080087c1
 800876c:	080087d5 	.word	0x080087d5
 8008770:	08008751 	.word	0x08008751
 8008774:	08008751 	.word	0x08008751
 8008778:	08008751 	.word	0x08008751
 800877c:	08008751 	.word	0x08008751
 8008780:	080087d5 	.word	0x080087d5
 8008784:	08008751 	.word	0x08008751
 8008788:	08008751 	.word	0x08008751
 800878c:	08008751 	.word	0x08008751
 8008790:	08008751 	.word	0x08008751
 8008794:	080088d3 	.word	0x080088d3
 8008798:	080087ff 	.word	0x080087ff
 800879c:	0800888d 	.word	0x0800888d
 80087a0:	08008751 	.word	0x08008751
 80087a4:	08008751 	.word	0x08008751
 80087a8:	080088f5 	.word	0x080088f5
 80087ac:	08008751 	.word	0x08008751
 80087b0:	080087ff 	.word	0x080087ff
 80087b4:	08008751 	.word	0x08008751
 80087b8:	08008751 	.word	0x08008751
 80087bc:	08008895 	.word	0x08008895
 80087c0:	6833      	ldr	r3, [r6, #0]
 80087c2:	1d1a      	adds	r2, r3, #4
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	6032      	str	r2, [r6, #0]
 80087c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80087cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80087d0:	2301      	movs	r3, #1
 80087d2:	e09c      	b.n	800890e <_printf_i+0x1e6>
 80087d4:	6833      	ldr	r3, [r6, #0]
 80087d6:	6820      	ldr	r0, [r4, #0]
 80087d8:	1d19      	adds	r1, r3, #4
 80087da:	6031      	str	r1, [r6, #0]
 80087dc:	0606      	lsls	r6, r0, #24
 80087de:	d501      	bpl.n	80087e4 <_printf_i+0xbc>
 80087e0:	681d      	ldr	r5, [r3, #0]
 80087e2:	e003      	b.n	80087ec <_printf_i+0xc4>
 80087e4:	0645      	lsls	r5, r0, #25
 80087e6:	d5fb      	bpl.n	80087e0 <_printf_i+0xb8>
 80087e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80087ec:	2d00      	cmp	r5, #0
 80087ee:	da03      	bge.n	80087f8 <_printf_i+0xd0>
 80087f0:	232d      	movs	r3, #45	@ 0x2d
 80087f2:	426d      	negs	r5, r5
 80087f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087f8:	4858      	ldr	r0, [pc, #352]	@ (800895c <_printf_i+0x234>)
 80087fa:	230a      	movs	r3, #10
 80087fc:	e011      	b.n	8008822 <_printf_i+0xfa>
 80087fe:	6821      	ldr	r1, [r4, #0]
 8008800:	6833      	ldr	r3, [r6, #0]
 8008802:	0608      	lsls	r0, r1, #24
 8008804:	f853 5b04 	ldr.w	r5, [r3], #4
 8008808:	d402      	bmi.n	8008810 <_printf_i+0xe8>
 800880a:	0649      	lsls	r1, r1, #25
 800880c:	bf48      	it	mi
 800880e:	b2ad      	uxthmi	r5, r5
 8008810:	2f6f      	cmp	r7, #111	@ 0x6f
 8008812:	4852      	ldr	r0, [pc, #328]	@ (800895c <_printf_i+0x234>)
 8008814:	6033      	str	r3, [r6, #0]
 8008816:	bf14      	ite	ne
 8008818:	230a      	movne	r3, #10
 800881a:	2308      	moveq	r3, #8
 800881c:	2100      	movs	r1, #0
 800881e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008822:	6866      	ldr	r6, [r4, #4]
 8008824:	60a6      	str	r6, [r4, #8]
 8008826:	2e00      	cmp	r6, #0
 8008828:	db05      	blt.n	8008836 <_printf_i+0x10e>
 800882a:	6821      	ldr	r1, [r4, #0]
 800882c:	432e      	orrs	r6, r5
 800882e:	f021 0104 	bic.w	r1, r1, #4
 8008832:	6021      	str	r1, [r4, #0]
 8008834:	d04b      	beq.n	80088ce <_printf_i+0x1a6>
 8008836:	4616      	mov	r6, r2
 8008838:	fbb5 f1f3 	udiv	r1, r5, r3
 800883c:	fb03 5711 	mls	r7, r3, r1, r5
 8008840:	5dc7      	ldrb	r7, [r0, r7]
 8008842:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008846:	462f      	mov	r7, r5
 8008848:	42bb      	cmp	r3, r7
 800884a:	460d      	mov	r5, r1
 800884c:	d9f4      	bls.n	8008838 <_printf_i+0x110>
 800884e:	2b08      	cmp	r3, #8
 8008850:	d10b      	bne.n	800886a <_printf_i+0x142>
 8008852:	6823      	ldr	r3, [r4, #0]
 8008854:	07df      	lsls	r7, r3, #31
 8008856:	d508      	bpl.n	800886a <_printf_i+0x142>
 8008858:	6923      	ldr	r3, [r4, #16]
 800885a:	6861      	ldr	r1, [r4, #4]
 800885c:	4299      	cmp	r1, r3
 800885e:	bfde      	ittt	le
 8008860:	2330      	movle	r3, #48	@ 0x30
 8008862:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008866:	f106 36ff 	addle.w	r6, r6, #4294967295
 800886a:	1b92      	subs	r2, r2, r6
 800886c:	6122      	str	r2, [r4, #16]
 800886e:	f8cd a000 	str.w	sl, [sp]
 8008872:	464b      	mov	r3, r9
 8008874:	aa03      	add	r2, sp, #12
 8008876:	4621      	mov	r1, r4
 8008878:	4640      	mov	r0, r8
 800887a:	f7ff fee7 	bl	800864c <_printf_common>
 800887e:	3001      	adds	r0, #1
 8008880:	d14a      	bne.n	8008918 <_printf_i+0x1f0>
 8008882:	f04f 30ff 	mov.w	r0, #4294967295
 8008886:	b004      	add	sp, #16
 8008888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800888c:	6823      	ldr	r3, [r4, #0]
 800888e:	f043 0320 	orr.w	r3, r3, #32
 8008892:	6023      	str	r3, [r4, #0]
 8008894:	4832      	ldr	r0, [pc, #200]	@ (8008960 <_printf_i+0x238>)
 8008896:	2778      	movs	r7, #120	@ 0x78
 8008898:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800889c:	6823      	ldr	r3, [r4, #0]
 800889e:	6831      	ldr	r1, [r6, #0]
 80088a0:	061f      	lsls	r7, r3, #24
 80088a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80088a6:	d402      	bmi.n	80088ae <_printf_i+0x186>
 80088a8:	065f      	lsls	r7, r3, #25
 80088aa:	bf48      	it	mi
 80088ac:	b2ad      	uxthmi	r5, r5
 80088ae:	6031      	str	r1, [r6, #0]
 80088b0:	07d9      	lsls	r1, r3, #31
 80088b2:	bf44      	itt	mi
 80088b4:	f043 0320 	orrmi.w	r3, r3, #32
 80088b8:	6023      	strmi	r3, [r4, #0]
 80088ba:	b11d      	cbz	r5, 80088c4 <_printf_i+0x19c>
 80088bc:	2310      	movs	r3, #16
 80088be:	e7ad      	b.n	800881c <_printf_i+0xf4>
 80088c0:	4826      	ldr	r0, [pc, #152]	@ (800895c <_printf_i+0x234>)
 80088c2:	e7e9      	b.n	8008898 <_printf_i+0x170>
 80088c4:	6823      	ldr	r3, [r4, #0]
 80088c6:	f023 0320 	bic.w	r3, r3, #32
 80088ca:	6023      	str	r3, [r4, #0]
 80088cc:	e7f6      	b.n	80088bc <_printf_i+0x194>
 80088ce:	4616      	mov	r6, r2
 80088d0:	e7bd      	b.n	800884e <_printf_i+0x126>
 80088d2:	6833      	ldr	r3, [r6, #0]
 80088d4:	6825      	ldr	r5, [r4, #0]
 80088d6:	6961      	ldr	r1, [r4, #20]
 80088d8:	1d18      	adds	r0, r3, #4
 80088da:	6030      	str	r0, [r6, #0]
 80088dc:	062e      	lsls	r6, r5, #24
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	d501      	bpl.n	80088e6 <_printf_i+0x1be>
 80088e2:	6019      	str	r1, [r3, #0]
 80088e4:	e002      	b.n	80088ec <_printf_i+0x1c4>
 80088e6:	0668      	lsls	r0, r5, #25
 80088e8:	d5fb      	bpl.n	80088e2 <_printf_i+0x1ba>
 80088ea:	8019      	strh	r1, [r3, #0]
 80088ec:	2300      	movs	r3, #0
 80088ee:	6123      	str	r3, [r4, #16]
 80088f0:	4616      	mov	r6, r2
 80088f2:	e7bc      	b.n	800886e <_printf_i+0x146>
 80088f4:	6833      	ldr	r3, [r6, #0]
 80088f6:	1d1a      	adds	r2, r3, #4
 80088f8:	6032      	str	r2, [r6, #0]
 80088fa:	681e      	ldr	r6, [r3, #0]
 80088fc:	6862      	ldr	r2, [r4, #4]
 80088fe:	2100      	movs	r1, #0
 8008900:	4630      	mov	r0, r6
 8008902:	f7f7 fcf5 	bl	80002f0 <memchr>
 8008906:	b108      	cbz	r0, 800890c <_printf_i+0x1e4>
 8008908:	1b80      	subs	r0, r0, r6
 800890a:	6060      	str	r0, [r4, #4]
 800890c:	6863      	ldr	r3, [r4, #4]
 800890e:	6123      	str	r3, [r4, #16]
 8008910:	2300      	movs	r3, #0
 8008912:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008916:	e7aa      	b.n	800886e <_printf_i+0x146>
 8008918:	6923      	ldr	r3, [r4, #16]
 800891a:	4632      	mov	r2, r6
 800891c:	4649      	mov	r1, r9
 800891e:	4640      	mov	r0, r8
 8008920:	47d0      	blx	sl
 8008922:	3001      	adds	r0, #1
 8008924:	d0ad      	beq.n	8008882 <_printf_i+0x15a>
 8008926:	6823      	ldr	r3, [r4, #0]
 8008928:	079b      	lsls	r3, r3, #30
 800892a:	d413      	bmi.n	8008954 <_printf_i+0x22c>
 800892c:	68e0      	ldr	r0, [r4, #12]
 800892e:	9b03      	ldr	r3, [sp, #12]
 8008930:	4298      	cmp	r0, r3
 8008932:	bfb8      	it	lt
 8008934:	4618      	movlt	r0, r3
 8008936:	e7a6      	b.n	8008886 <_printf_i+0x15e>
 8008938:	2301      	movs	r3, #1
 800893a:	4632      	mov	r2, r6
 800893c:	4649      	mov	r1, r9
 800893e:	4640      	mov	r0, r8
 8008940:	47d0      	blx	sl
 8008942:	3001      	adds	r0, #1
 8008944:	d09d      	beq.n	8008882 <_printf_i+0x15a>
 8008946:	3501      	adds	r5, #1
 8008948:	68e3      	ldr	r3, [r4, #12]
 800894a:	9903      	ldr	r1, [sp, #12]
 800894c:	1a5b      	subs	r3, r3, r1
 800894e:	42ab      	cmp	r3, r5
 8008950:	dcf2      	bgt.n	8008938 <_printf_i+0x210>
 8008952:	e7eb      	b.n	800892c <_printf_i+0x204>
 8008954:	2500      	movs	r5, #0
 8008956:	f104 0619 	add.w	r6, r4, #25
 800895a:	e7f5      	b.n	8008948 <_printf_i+0x220>
 800895c:	08008ac9 	.word	0x08008ac9
 8008960:	08008ada 	.word	0x08008ada

08008964 <memmove>:
 8008964:	4288      	cmp	r0, r1
 8008966:	b510      	push	{r4, lr}
 8008968:	eb01 0402 	add.w	r4, r1, r2
 800896c:	d902      	bls.n	8008974 <memmove+0x10>
 800896e:	4284      	cmp	r4, r0
 8008970:	4623      	mov	r3, r4
 8008972:	d807      	bhi.n	8008984 <memmove+0x20>
 8008974:	1e43      	subs	r3, r0, #1
 8008976:	42a1      	cmp	r1, r4
 8008978:	d008      	beq.n	800898c <memmove+0x28>
 800897a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800897e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008982:	e7f8      	b.n	8008976 <memmove+0x12>
 8008984:	4402      	add	r2, r0
 8008986:	4601      	mov	r1, r0
 8008988:	428a      	cmp	r2, r1
 800898a:	d100      	bne.n	800898e <memmove+0x2a>
 800898c:	bd10      	pop	{r4, pc}
 800898e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008992:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008996:	e7f7      	b.n	8008988 <memmove+0x24>

08008998 <_sbrk_r>:
 8008998:	b538      	push	{r3, r4, r5, lr}
 800899a:	4d06      	ldr	r5, [pc, #24]	@ (80089b4 <_sbrk_r+0x1c>)
 800899c:	2300      	movs	r3, #0
 800899e:	4604      	mov	r4, r0
 80089a0:	4608      	mov	r0, r1
 80089a2:	602b      	str	r3, [r5, #0]
 80089a4:	f7f8 ff9e 	bl	80018e4 <_sbrk>
 80089a8:	1c43      	adds	r3, r0, #1
 80089aa:	d102      	bne.n	80089b2 <_sbrk_r+0x1a>
 80089ac:	682b      	ldr	r3, [r5, #0]
 80089ae:	b103      	cbz	r3, 80089b2 <_sbrk_r+0x1a>
 80089b0:	6023      	str	r3, [r4, #0]
 80089b2:	bd38      	pop	{r3, r4, r5, pc}
 80089b4:	240004a4 	.word	0x240004a4

080089b8 <memcpy>:
 80089b8:	440a      	add	r2, r1
 80089ba:	4291      	cmp	r1, r2
 80089bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80089c0:	d100      	bne.n	80089c4 <memcpy+0xc>
 80089c2:	4770      	bx	lr
 80089c4:	b510      	push	{r4, lr}
 80089c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089ce:	4291      	cmp	r1, r2
 80089d0:	d1f9      	bne.n	80089c6 <memcpy+0xe>
 80089d2:	bd10      	pop	{r4, pc}

080089d4 <_realloc_r>:
 80089d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089d8:	4607      	mov	r7, r0
 80089da:	4614      	mov	r4, r2
 80089dc:	460d      	mov	r5, r1
 80089de:	b921      	cbnz	r1, 80089ea <_realloc_r+0x16>
 80089e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089e4:	4611      	mov	r1, r2
 80089e6:	f7ff bc4d 	b.w	8008284 <_malloc_r>
 80089ea:	b92a      	cbnz	r2, 80089f8 <_realloc_r+0x24>
 80089ec:	f7ff fbde 	bl	80081ac <_free_r>
 80089f0:	4625      	mov	r5, r4
 80089f2:	4628      	mov	r0, r5
 80089f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089f8:	f000 f81a 	bl	8008a30 <_malloc_usable_size_r>
 80089fc:	4284      	cmp	r4, r0
 80089fe:	4606      	mov	r6, r0
 8008a00:	d802      	bhi.n	8008a08 <_realloc_r+0x34>
 8008a02:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008a06:	d8f4      	bhi.n	80089f2 <_realloc_r+0x1e>
 8008a08:	4621      	mov	r1, r4
 8008a0a:	4638      	mov	r0, r7
 8008a0c:	f7ff fc3a 	bl	8008284 <_malloc_r>
 8008a10:	4680      	mov	r8, r0
 8008a12:	b908      	cbnz	r0, 8008a18 <_realloc_r+0x44>
 8008a14:	4645      	mov	r5, r8
 8008a16:	e7ec      	b.n	80089f2 <_realloc_r+0x1e>
 8008a18:	42b4      	cmp	r4, r6
 8008a1a:	4622      	mov	r2, r4
 8008a1c:	4629      	mov	r1, r5
 8008a1e:	bf28      	it	cs
 8008a20:	4632      	movcs	r2, r6
 8008a22:	f7ff ffc9 	bl	80089b8 <memcpy>
 8008a26:	4629      	mov	r1, r5
 8008a28:	4638      	mov	r0, r7
 8008a2a:	f7ff fbbf 	bl	80081ac <_free_r>
 8008a2e:	e7f1      	b.n	8008a14 <_realloc_r+0x40>

08008a30 <_malloc_usable_size_r>:
 8008a30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a34:	1f18      	subs	r0, r3, #4
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	bfbc      	itt	lt
 8008a3a:	580b      	ldrlt	r3, [r1, r0]
 8008a3c:	18c0      	addlt	r0, r0, r3
 8008a3e:	4770      	bx	lr

08008a40 <_init>:
 8008a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a42:	bf00      	nop
 8008a44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a46:	bc08      	pop	{r3}
 8008a48:	469e      	mov	lr, r3
 8008a4a:	4770      	bx	lr

08008a4c <_fini>:
 8008a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a4e:	bf00      	nop
 8008a50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a52:	bc08      	pop	{r3}
 8008a54:	469e      	mov	lr, r3
 8008a56:	4770      	bx	lr
