AVX_R128_R128_R128M32_Imm8_AVX5_km_R128_R128M32_Imm8_Instr:
AVX_R128_R128_R128M64_Imm8_AVX5_km_R128_R128M64_Imm8_Instr:
AVX_R_R_RM_Imm8_AVX5_km_R_RxMxM32_Imm8_Instr:
MMX_M_R:
MMX_SSE_R_RM:
SSE_AVX5_R_R_RxM32_WriteMask_Z:
SSE_AVX5_R_R_RxM64_WriteMask_Z:
SSE_AVX5_R_R_RxMxM32_WriteMask_Z:
SSE_AVX_R128_R128M128_Imm8_Instr_Double:
SSE_R_RM_AVX5_R_R_RM_Instr:
AVX_R128_R128M32_Instr:
AVX_R128_R128M64_Instr_Double:
AVX_R128_R128_R128M32___AVX5_km_R128_R128M32_Imm8_Instr:
AVX_R128_R128_R128M64___AVX5_km_R128_R128M64_Imm8_Instr:
AVX_R_R_RM___AVX5_km_R_RxMxM32_Imm8_Instr:
AVX_R_R_RM___AVX5_km_R_RxMxM64_Imm8_Instr_Double:
MMX_M64_R64:
MMX_R32_R64_IMM8_Instr:
MMX_R_R:
MMX_R_R128:
MMX_R_RM:
MMX_R_RM__RM_R_Instr:
MMX_SSE_R_REG32M16_Imm8_Instr:
MMX_SSE_R_RM_Imm8_Instr_Double:
MMX_SSE_R_RM_Instr:
SSE_AVX5_R_R_RM_Instr_Double:
SSE_AVX_R128_R128M128_Instr_Double:
SSE_AVX_R_RM_Instr_Double:
SSE_AVX_R_R_RM_Imm8_Instr_Double:
SSE_AVX_R_R_RM_Instr:
SSE_M32_R:
SSE_M64_R:
SSE_M_R_Instr_Double:
SSE_M_R_Instr_Single:
SSE_R32M32_R_Imm8_Double:
SSE_R64M64_R_Imm8_Double:
SSE_R64_R128M64_Instr_Single:
SSE_R64_RM_Instr:
SSE_REG32M32_R_IMM8:
SSE_REG32REG64M8_R_Imm8:
SSE_REG32REG64_R:
SSE_R_M_Instr:
SSE_R_R128M16_Instr_Double:
SSE_R_R128M32_Imm8_Instr_Double:
SSE_R_R128M32_Instr_Double:
SSE_R_R128M64_Imm8_Instr_Double:
SSE_R_R128M64_Instr_Double:
SSE_R_R64:
SSE_R_REG32M32_Imm8_Instr:
SSE_R_REG32M8_Imm8_Instr:
SSE_R_REGM64_Imm8_Instr:
SSE_R_RM64_Instr_Double:
SSE_R_RM64_Instr_Single:

SSE_R_RM_Instr:
SSE_R_R_Instr_Single:
	JMP	NotCoded
	
	
