// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/02/2021 12:03:55"

// 
// Device: Altera EP2C50F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Loader (
	CLK,
	Reset,
	Enable,
	DataIn,
	DataOut0,
	DataOut1,
	DataOut2,
	DataOut3,
	DataOut4,
	DataOut5,
	DataOut6,
	DataOut7,
	DataOut8,
	Out_Row,
	Out_Column,
	isReady,
	isEnd);
input 	CLK;
input 	Reset;
input 	Enable;
input 	[7:0] DataIn;
output 	[7:0] DataOut0;
output 	[7:0] DataOut1;
output 	[7:0] DataOut2;
output 	[7:0] DataOut3;
output 	[7:0] DataOut4;
output 	[7:0] DataOut5;
output 	[7:0] DataOut6;
output 	[7:0] DataOut7;
output 	[7:0] DataOut8;
output 	[7:0] Out_Row;
output 	[7:0] Out_Column;
output 	isReady;
output 	isEnd;

// Design Ports Information
// DataOut0[0]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut0[1]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut0[2]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut0[3]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut0[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut0[5]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut0[6]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut0[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut1[0]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut1[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut1[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut1[3]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut1[4]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut1[5]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut1[6]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut1[7]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut2[0]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut2[1]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut2[2]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut2[3]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut2[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut2[5]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut2[6]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut2[7]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut3[0]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut3[1]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut3[2]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut3[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut3[4]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut3[6]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut3[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut4[0]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut4[1]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut4[2]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut4[3]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut4[4]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut4[5]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut4[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut4[7]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut5[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut5[1]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut5[2]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut5[3]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut5[4]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut5[5]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut5[6]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut5[7]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut6[0]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut6[1]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut6[2]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut6[3]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut6[4]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut6[5]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut6[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut6[7]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut7[0]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut7[1]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut7[2]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut7[3]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut7[4]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut7[5]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut7[6]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut7[7]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut8[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut8[1]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut8[2]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut8[3]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut8[4]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut8[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut8[6]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut8[7]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Row[0]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Row[1]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Row[2]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Row[3]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Row[4]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Row[5]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Row[6]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Row[7]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Column[0]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Column[1]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Column[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Column[3]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Column[4]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Column[5]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Column[6]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Out_Column[7]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// isReady	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// isEnd	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Enable	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[0]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[1]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[2]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[3]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[4]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[5]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[6]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[7]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Loader_v.sdo");
// synopsys translate_on

wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \Enable~combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ;
wire \Shift_Register_inst0|Register_inst0|DataOut[0]~feeder_combout ;
wire \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder_combout ;
wire \Shift_Register_inst0|Register_inst0|DataOut[1]~feeder_combout ;
wire \Shift_Register_inst0|Register_inst0|DataOut[2]~feeder_combout ;
wire \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[2]~feeder_combout ;
wire \Shift_Register_inst0|Register_inst0|DataOut[3]~feeder_combout ;
wire \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder_combout ;
wire \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4]~feeder_combout ;
wire \Shift_Register_inst0|Register_inst0|DataOut[5]~feeder_combout ;
wire \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder_combout ;
wire \Shift_Register_inst0|Register_inst0|DataOut[6]~feeder_combout ;
wire \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[6]~feeder_combout ;
wire \Shift_Register_inst0|Register_inst0|DataOut[7]~feeder_combout ;
wire \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7]~feeder_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a15 ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a14 ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a13 ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a12 ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4]~feeder_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11 ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10 ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9 ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8 ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ;
wire \Shift_Register_inst2|Register_inst1|DataOut[0]~feeder_combout ;
wire \Shift_Register_inst2|Register_inst2|DataOut[0]~feeder_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1 ;
wire \Shift_Register_inst2|Register_inst2|DataOut[1]~feeder_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2 ;
wire \Shift_Register_inst2|Register_inst1|DataOut[2]~feeder_combout ;
wire \Shift_Register_inst2|Register_inst2|DataOut[2]~feeder_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3 ;
wire \Shift_Register_inst2|Register_inst1|DataOut[3]~feeder_combout ;
wire \Shift_Register_inst2|Register_inst2|DataOut[3]~feeder_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a4 ;
wire \Shift_Register_inst2|Register_inst1|DataOut[4]~feeder_combout ;
wire \Shift_Register_inst2|Register_inst2|DataOut[4]~feeder_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a5 ;
wire \Shift_Register_inst2|Register_inst1|DataOut[5]~feeder_combout ;
wire \Shift_Register_inst2|Register_inst2|DataOut[5]~feeder_combout ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6 ;
wire \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7 ;
wire \Shift_Register_inst2|Register_inst2|DataOut[7]~feeder_combout ;
wire \Shift_Register_inst1|Register_inst2|DataOut[0]~feeder_combout ;
wire \Shift_Register_inst1|Register_inst2|DataOut[1]~feeder_combout ;
wire \Shift_Register_inst1|Register_inst2|DataOut[3]~feeder_combout ;
wire \Shift_Register_inst1|Register_inst2|DataOut[5]~feeder_combout ;
wire \Shift_Register_inst1|Register_inst2|DataOut[6]~feeder_combout ;
wire \Shift_Register_inst1|Register_inst2|DataOut[7]~feeder_combout ;
wire \Shift_Register_inst0|Register_inst2|DataOut[0]~feeder_combout ;
wire \Shift_Register_inst0|Register_inst2|DataOut[1]~feeder_combout ;
wire \Shift_Register_inst0|Register_inst2|DataOut[3]~feeder_combout ;
wire \Shift_Register_inst0|Register_inst2|DataOut[4]~feeder_combout ;
wire \Shift_Register_inst0|Register_inst2|DataOut[5]~feeder_combout ;
wire \Shift_Register_inst0|Register_inst2|DataOut[7]~feeder_combout ;
wire \Row_Column_Counter_inst0|Column_counter|buffer[1]~7_combout ;
wire \Reset~combout ;
wire \Reset~clkctrl_outclk ;
wire \Row_Column_Counter_inst0|Column_counter|buffer[1]~8 ;
wire \Row_Column_Counter_inst0|Column_counter|buffer[2]~10 ;
wire \Row_Column_Counter_inst0|Column_counter|buffer[3]~12 ;
wire \Row_Column_Counter_inst0|Column_counter|buffer[4]~13_combout ;
wire \Row_Column_Counter_inst0|Column_counter|buffer[4]~14 ;
wire \Row_Column_Counter_inst0|Column_counter|buffer[5]~16 ;
wire \Row_Column_Counter_inst0|Column_counter|buffer[6]~18 ;
wire \Row_Column_Counter_inst0|Column_counter|buffer[7]~19_combout ;
wire \Row_Column_Counter_inst0|Column_counter|buffer[6]~17_combout ;
wire \Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout ;
wire \Row_Column_Counter_inst0|Row_counter|buffer[0]~7_combout ;
wire \Row_Column_Counter_inst0|Row_counter|buffer[1]~8_combout ;
wire \Row_Column_Counter_inst0|Column_counter|buffer[3]~11_combout ;
wire \Row_Column_Counter_inst0|Column_counter|buffer[2]~9_combout ;
wire \Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout ;
wire \Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ;
wire \Row_Column_Counter_inst0|Row_counter|buffer[1]~9 ;
wire \Row_Column_Counter_inst0|Row_counter|buffer[2]~10_combout ;
wire \Row_Column_Counter_inst0|Row_counter|buffer[2]~11 ;
wire \Row_Column_Counter_inst0|Row_counter|buffer[3]~12_combout ;
wire \Row_Column_Counter_inst0|Row_counter|buffer[3]~13 ;
wire \Row_Column_Counter_inst0|Row_counter|buffer[4]~14_combout ;
wire \Row_Column_Counter_inst0|Row_counter|buffer[4]~15 ;
wire \Row_Column_Counter_inst0|Row_counter|buffer[5]~16_combout ;
wire \Row_Column_Counter_inst0|Row_counter|buffer[5]~17 ;
wire \Row_Column_Counter_inst0|Row_counter|buffer[6]~18_combout ;
wire \Row_Column_Counter_inst0|Row_counter|buffer[6]~19 ;
wire \Row_Column_Counter_inst0|Row_counter|buffer[7]~20_combout ;
wire \Row_Column_Counter_inst0|Column_counter|buffer[0]~21_combout ;
wire \Row_Column_Counter_inst0|Column_counter|buffer[5]~15_combout ;
wire \Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0_combout ;
wire \Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1_combout ;
wire \Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1_combout ;
wire \Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0_combout ;
wire \Row_Column_Counter_inst0|isReady~combout ;
wire \Row_Column_Counter_inst0|isEnd~1_combout ;
wire \Row_Column_Counter_inst0|isEnd~0_combout ;
wire \Row_Column_Counter_inst0|isEnd~2_combout ;
wire [7:0] \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q ;
wire [7:0] \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut ;
wire [7:0] \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut ;
wire [7:0] \Shift_Register_inst0|Register_inst0|DataOut ;
wire [7:0] \Shift_Register_inst0|Register_inst2|DataOut ;
wire [7:0] \Shift_Register_inst1|Register_inst2|DataOut ;
wire [7:0] \Shift_Register_inst2|Register_inst1|DataOut ;
wire [7:0] \Shift_Register_inst2|Register_inst2|DataOut ;
wire [7:0] \Row_Column_Counter_inst0|Row_counter|buffer ;
wire [7:0] \Row_Column_Counter_inst0|Column_counter|buffer ;
wire [7:0] \DataIn~combout ;

wire [15:0] \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;

assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a4  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a5  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [7];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [8];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [9];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [10];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [11];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a12  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [12];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a13  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [13];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a14  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [14];
assign \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a15  = \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [15];

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Enable~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Enable~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Enable));
// synopsys translate_off
defparam \Enable~I .input_async_reset = "none";
defparam \Enable~I .input_power_up = "low";
defparam \Enable~I .input_register_mode = "none";
defparam \Enable~I .input_sync_reset = "none";
defparam \Enable~I .oe_async_reset = "none";
defparam \Enable~I .oe_power_up = "low";
defparam \Enable~I .oe_register_mode = "none";
defparam \Enable~I .oe_sync_reset = "none";
defparam \Enable~I .operation_mode = "input";
defparam \Enable~I .output_async_reset = "none";
defparam \Enable~I .output_power_up = "low";
defparam \Enable~I .output_register_mode = "none";
defparam \Enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N14
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_ce
// ll_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  = 
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0] $ (VCC)
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT 
//  = CARRY(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0])

	.dataa(vcc),
	.datab(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N10
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N16
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_ce
// ll_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout  = 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1] & 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_
// cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT )) # 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1] & 
// ((\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_
// cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # (GND)))
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT 
//  = CARRY((!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast
// _Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ) # 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1]))

	.dataa(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y43_N17
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1]));

// Location: LCCOMB_X45_Y43_N18
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_ce
// ll_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout  = 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2] & 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_c
// ell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  $ (GND))) # 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2] & 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_
// cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT  & VCC))
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT 
//  = CARRY((\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2] & 
// !\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_c
// ell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ))

	.dataa(vcc),
	.datab(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y43_N19
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2]));

// Location: LCCOMB_X45_Y43_N20
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_ce
// ll_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout  = 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3] & 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_
// cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT )) # 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3] & 
// ((\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_
// cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # (GND)))
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT 
//  = CARRY((!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast
// _Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ) # 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3]))

	.dataa(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y43_N21
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3]));

// Location: LCCOMB_X45_Y43_N2
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1 (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_ce
// ll_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout  = 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2] & 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1] & 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0] & 
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3])))

	.dataa(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2]),
	.datab(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1]),
	.datac(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3]),
	.cin(gnd),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1 .lut_mask = 16'h0200;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N22
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_ce
// ll_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout  = 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4] & 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_c
// ell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  $ (GND))) # 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4] & 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_
// cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT  & VCC))
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT 
//  = CARRY((\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4] & 
// !\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_c
// ell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ))

	.dataa(vcc),
	.datab(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y43_N23
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4]));

// Location: LCCOMB_X45_Y43_N24
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_ce
// ll_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout  = 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5] & 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_
// cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT )) # 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5] & 
// ((\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_
// cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ) # (GND)))
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT 
//  = CARRY((!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast
// _Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ) # 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5]))

	.dataa(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N26
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6 (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_ce
// ll_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout  = 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6] & 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_c
// ell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  $ (GND))) # 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6] & 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_
// cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT  & VCC))
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT 
//  = CARRY((\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6] & 
// !\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_c
// ell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ))

	.dataa(vcc),
	.datab(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ),
	.cout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y43_N27
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6]));

// Location: LCCOMB_X45_Y43_N28
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7 (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_ce
// ll_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~combout  = 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7] & 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_
// cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT )) # 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7] & 
// ((\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_
// cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ) # (GND)))
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT 
//  = CARRY((!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast
// _Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ) # 
// (!\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7]))

	.dataa(vcc),
	.datab(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~combout ),
	.cout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y43_N29
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7]));

// Location: LCCOMB_X45_Y43_N4
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0 (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_ce
// ll_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout  = 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5] & 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4] & 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6] & 
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7])))

	.dataa(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5]),
	.datab(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4]),
	.datac(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6]),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7]),
	.cin(gnd),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0 .lut_mask = 16'h8000;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N30
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0 (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_ce
// ll_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout  = 
// !\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_c
// ell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~COUT ),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N0
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout  = 
// (\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_c
// ell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout ) # 
// ((\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_
// cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout  & 
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_ce
// ll_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ))

	.dataa(vcc),
	.datab(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout ),
	.datac(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita7~0_combout ),
	.cin(gnd),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual .lut_mask = 16'hFFC0;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y43_N15
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]));

// Location: LCFF_X45_Y43_N25
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_reg_bit4a[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|counter_comb_bita5~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|cout_actual~combout ),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5]));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[0]));
// synopsys translate_off
defparam \DataIn[0]~I .input_async_reset = "none";
defparam \DataIn[0]~I .input_power_up = "low";
defparam \DataIn[0]~I .input_register_mode = "none";
defparam \DataIn[0]~I .input_sync_reset = "none";
defparam \DataIn[0]~I .oe_async_reset = "none";
defparam \DataIn[0]~I .oe_power_up = "low";
defparam \DataIn[0]~I .oe_register_mode = "none";
defparam \DataIn[0]~I .oe_sync_reset = "none";
defparam \DataIn[0]~I .operation_mode = "input";
defparam \DataIn[0]~I .output_async_reset = "none";
defparam \DataIn[0]~I .output_power_up = "low";
defparam \DataIn[0]~I .output_register_mode = "none";
defparam \DataIn[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N12
cycloneii_lcell_comb \Shift_Register_inst0|Register_inst0|DataOut[0]~feeder (
// Equation(s):
// \Shift_Register_inst0|Register_inst0|DataOut[0]~feeder_combout  = \DataIn~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DataIn~combout [0]),
	.cin(gnd),
	.combout(\Shift_Register_inst0|Register_inst0|DataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst0|Register_inst0|DataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst0|Register_inst0|DataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y43_N13
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst0|DataOut[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst0|Register_inst0|DataOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst0|DataOut [0]));

// Location: LCCOMB_X46_Y43_N10
cycloneii_lcell_comb \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder (
// Equation(s):
// \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder_combout  = 
// \Shift_Register_inst0|Register_inst0|DataOut [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Shift_Register_inst0|Register_inst0|DataOut [0]),
	.cin(gnd),
	.combout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y43_N11
cycloneii_lcell_ff \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]));

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[1]));
// synopsys translate_off
defparam \DataIn[1]~I .input_async_reset = "none";
defparam \DataIn[1]~I .input_power_up = "low";
defparam \DataIn[1]~I .input_register_mode = "none";
defparam \DataIn[1]~I .input_sync_reset = "none";
defparam \DataIn[1]~I .oe_async_reset = "none";
defparam \DataIn[1]~I .oe_power_up = "low";
defparam \DataIn[1]~I .oe_register_mode = "none";
defparam \DataIn[1]~I .oe_sync_reset = "none";
defparam \DataIn[1]~I .operation_mode = "input";
defparam \DataIn[1]~I .output_async_reset = "none";
defparam \DataIn[1]~I .output_power_up = "low";
defparam \DataIn[1]~I .output_register_mode = "none";
defparam \DataIn[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N24
cycloneii_lcell_comb \Shift_Register_inst0|Register_inst0|DataOut[1]~feeder (
// Equation(s):
// \Shift_Register_inst0|Register_inst0|DataOut[1]~feeder_combout  = \DataIn~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DataIn~combout [1]),
	.cin(gnd),
	.combout(\Shift_Register_inst0|Register_inst0|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst0|Register_inst0|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst0|Register_inst0|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y43_N25
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst0|DataOut[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst0|Register_inst0|DataOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst0|DataOut [1]));

// Location: LCFF_X47_Y43_N23
cycloneii_lcell_ff \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Shift_Register_inst0|Register_inst0|DataOut [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]));

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[2]));
// synopsys translate_off
defparam \DataIn[2]~I .input_async_reset = "none";
defparam \DataIn[2]~I .input_power_up = "low";
defparam \DataIn[2]~I .input_register_mode = "none";
defparam \DataIn[2]~I .input_sync_reset = "none";
defparam \DataIn[2]~I .oe_async_reset = "none";
defparam \DataIn[2]~I .oe_power_up = "low";
defparam \DataIn[2]~I .oe_register_mode = "none";
defparam \DataIn[2]~I .oe_sync_reset = "none";
defparam \DataIn[2]~I .operation_mode = "input";
defparam \DataIn[2]~I .output_async_reset = "none";
defparam \DataIn[2]~I .output_power_up = "low";
defparam \DataIn[2]~I .output_register_mode = "none";
defparam \DataIn[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N18
cycloneii_lcell_comb \Shift_Register_inst0|Register_inst0|DataOut[2]~feeder (
// Equation(s):
// \Shift_Register_inst0|Register_inst0|DataOut[2]~feeder_combout  = \DataIn~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DataIn~combout [2]),
	.cin(gnd),
	.combout(\Shift_Register_inst0|Register_inst0|DataOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst0|Register_inst0|DataOut[2]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst0|Register_inst0|DataOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y43_N19
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst0|DataOut[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst0|Register_inst0|DataOut[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst0|DataOut [2]));

// Location: LCCOMB_X46_Y43_N16
cycloneii_lcell_comb \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[2]~feeder (
// Equation(s):
// \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[2]~feeder_combout  = 
// \Shift_Register_inst0|Register_inst0|DataOut [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Shift_Register_inst0|Register_inst0|DataOut [2]),
	.cin(gnd),
	.combout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[2]~feeder .lut_mask = 16'hFF00;
defparam \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y43_N17
cycloneii_lcell_ff \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]));

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[3]));
// synopsys translate_off
defparam \DataIn[3]~I .input_async_reset = "none";
defparam \DataIn[3]~I .input_power_up = "low";
defparam \DataIn[3]~I .input_register_mode = "none";
defparam \DataIn[3]~I .input_sync_reset = "none";
defparam \DataIn[3]~I .oe_async_reset = "none";
defparam \DataIn[3]~I .oe_power_up = "low";
defparam \DataIn[3]~I .oe_register_mode = "none";
defparam \DataIn[3]~I .oe_sync_reset = "none";
defparam \DataIn[3]~I .operation_mode = "input";
defparam \DataIn[3]~I .output_async_reset = "none";
defparam \DataIn[3]~I .output_power_up = "low";
defparam \DataIn[3]~I .output_register_mode = "none";
defparam \DataIn[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N28
cycloneii_lcell_comb \Shift_Register_inst0|Register_inst0|DataOut[3]~feeder (
// Equation(s):
// \Shift_Register_inst0|Register_inst0|DataOut[3]~feeder_combout  = \DataIn~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DataIn~combout [3]),
	.cin(gnd),
	.combout(\Shift_Register_inst0|Register_inst0|DataOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst0|Register_inst0|DataOut[3]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst0|Register_inst0|DataOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y43_N29
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst0|DataOut[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst0|Register_inst0|DataOut[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst0|DataOut [3]));

// Location: LCCOMB_X46_Y43_N26
cycloneii_lcell_comb \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder (
// Equation(s):
// \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder_combout  = 
// \Shift_Register_inst0|Register_inst0|DataOut [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Shift_Register_inst0|Register_inst0|DataOut [3]),
	.cin(gnd),
	.combout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder .lut_mask = 16'hFF00;
defparam \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y43_N27
cycloneii_lcell_ff \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]));

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[4]));
// synopsys translate_off
defparam \DataIn[4]~I .input_async_reset = "none";
defparam \DataIn[4]~I .input_power_up = "low";
defparam \DataIn[4]~I .input_register_mode = "none";
defparam \DataIn[4]~I .input_sync_reset = "none";
defparam \DataIn[4]~I .oe_async_reset = "none";
defparam \DataIn[4]~I .oe_power_up = "low";
defparam \DataIn[4]~I .oe_register_mode = "none";
defparam \DataIn[4]~I .oe_sync_reset = "none";
defparam \DataIn[4]~I .operation_mode = "input";
defparam \DataIn[4]~I .output_async_reset = "none";
defparam \DataIn[4]~I .output_power_up = "low";
defparam \DataIn[4]~I .output_register_mode = "none";
defparam \DataIn[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y43_N19
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst0|DataOut[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DataIn~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst0|DataOut [4]));

// Location: LCCOMB_X47_Y43_N28
cycloneii_lcell_comb \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4]~feeder (
// Equation(s):
// \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4]~feeder_combout  = 
// \Shift_Register_inst0|Register_inst0|DataOut [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Shift_Register_inst0|Register_inst0|DataOut [4]),
	.cin(gnd),
	.combout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4]~feeder .lut_mask = 16'hFF00;
defparam \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y43_N29
cycloneii_lcell_ff \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]));

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[5]));
// synopsys translate_off
defparam \DataIn[5]~I .input_async_reset = "none";
defparam \DataIn[5]~I .input_power_up = "low";
defparam \DataIn[5]~I .input_register_mode = "none";
defparam \DataIn[5]~I .input_sync_reset = "none";
defparam \DataIn[5]~I .oe_async_reset = "none";
defparam \DataIn[5]~I .oe_power_up = "low";
defparam \DataIn[5]~I .oe_register_mode = "none";
defparam \DataIn[5]~I .oe_sync_reset = "none";
defparam \DataIn[5]~I .operation_mode = "input";
defparam \DataIn[5]~I .output_async_reset = "none";
defparam \DataIn[5]~I .output_power_up = "low";
defparam \DataIn[5]~I .output_register_mode = "none";
defparam \DataIn[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N0
cycloneii_lcell_comb \Shift_Register_inst0|Register_inst0|DataOut[5]~feeder (
// Equation(s):
// \Shift_Register_inst0|Register_inst0|DataOut[5]~feeder_combout  = \DataIn~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DataIn~combout [5]),
	.cin(gnd),
	.combout(\Shift_Register_inst0|Register_inst0|DataOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst0|Register_inst0|DataOut[5]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst0|Register_inst0|DataOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y43_N1
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst0|DataOut[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst0|Register_inst0|DataOut[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst0|DataOut [5]));

// Location: LCCOMB_X47_Y43_N6
cycloneii_lcell_comb \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder (
// Equation(s):
// \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder_combout  = 
// \Shift_Register_inst0|Register_inst0|DataOut [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Shift_Register_inst0|Register_inst0|DataOut [5]),
	.cin(gnd),
	.combout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder .lut_mask = 16'hFF00;
defparam \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y43_N7
cycloneii_lcell_ff \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]));

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[6]));
// synopsys translate_off
defparam \DataIn[6]~I .input_async_reset = "none";
defparam \DataIn[6]~I .input_power_up = "low";
defparam \DataIn[6]~I .input_register_mode = "none";
defparam \DataIn[6]~I .input_sync_reset = "none";
defparam \DataIn[6]~I .oe_async_reset = "none";
defparam \DataIn[6]~I .oe_power_up = "low";
defparam \DataIn[6]~I .oe_register_mode = "none";
defparam \DataIn[6]~I .oe_sync_reset = "none";
defparam \DataIn[6]~I .operation_mode = "input";
defparam \DataIn[6]~I .output_async_reset = "none";
defparam \DataIn[6]~I .output_power_up = "low";
defparam \DataIn[6]~I .output_register_mode = "none";
defparam \DataIn[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N26
cycloneii_lcell_comb \Shift_Register_inst0|Register_inst0|DataOut[6]~feeder (
// Equation(s):
// \Shift_Register_inst0|Register_inst0|DataOut[6]~feeder_combout  = \DataIn~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DataIn~combout [6]),
	.cin(gnd),
	.combout(\Shift_Register_inst0|Register_inst0|DataOut[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst0|Register_inst0|DataOut[6]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst0|Register_inst0|DataOut[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y43_N27
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst0|DataOut[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst0|Register_inst0|DataOut[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst0|DataOut [6]));

// Location: LCCOMB_X47_Y43_N8
cycloneii_lcell_comb \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[6]~feeder (
// Equation(s):
// \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[6]~feeder_combout  = 
// \Shift_Register_inst0|Register_inst0|DataOut [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Shift_Register_inst0|Register_inst0|DataOut [6]),
	.cin(gnd),
	.combout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[6]~feeder .lut_mask = 16'hFF00;
defparam \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y43_N9
cycloneii_lcell_ff \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]));

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[7]));
// synopsys translate_off
defparam \DataIn[7]~I .input_async_reset = "none";
defparam \DataIn[7]~I .input_power_up = "low";
defparam \DataIn[7]~I .input_register_mode = "none";
defparam \DataIn[7]~I .input_sync_reset = "none";
defparam \DataIn[7]~I .oe_async_reset = "none";
defparam \DataIn[7]~I .oe_power_up = "low";
defparam \DataIn[7]~I .oe_register_mode = "none";
defparam \DataIn[7]~I .oe_sync_reset = "none";
defparam \DataIn[7]~I .operation_mode = "input";
defparam \DataIn[7]~I .output_async_reset = "none";
defparam \DataIn[7]~I .output_power_up = "low";
defparam \DataIn[7]~I .output_register_mode = "none";
defparam \DataIn[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N12
cycloneii_lcell_comb \Shift_Register_inst0|Register_inst0|DataOut[7]~feeder (
// Equation(s):
// \Shift_Register_inst0|Register_inst0|DataOut[7]~feeder_combout  = \DataIn~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DataIn~combout [7]),
	.cin(gnd),
	.combout(\Shift_Register_inst0|Register_inst0|DataOut[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst0|Register_inst0|DataOut[7]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst0|Register_inst0|DataOut[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y43_N13
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst0|DataOut[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst0|Register_inst0|DataOut[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst0|DataOut [7]));

// Location: LCCOMB_X47_Y43_N2
cycloneii_lcell_comb \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7]~feeder (
// Equation(s):
// \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7]~feeder_combout  = 
// \Shift_Register_inst0|Register_inst0|DataOut [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Shift_Register_inst0|Register_inst0|DataOut [7]),
	.cin(gnd),
	.combout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7]~feeder .lut_mask = 16'hFF00;
defparam \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y43_N3
cycloneii_lcell_ff \Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]));

// Location: M4K_X43_Y43
cycloneii_ram_block \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\Enable~combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7],
\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6],
\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5],
\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4],
\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3],
\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2],
\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1],
\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]}),
	.portaaddr({\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr({\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [7],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [6],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [5],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [4],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [3],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [2],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [1],
\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|cntr1|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "Fast_Fifo:Fast_Fifo_inst1|Fast_Fifo_128_cell:Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell:Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell:Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell:Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell:Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell:Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell:Fast_Fifo_2_cell_ints1|Register:Register_inst0|altshift_taps:DataOut_rtl_0|shift_taps_gmm:auto_generated|altsyncram_ag81:altsyncram2|ALTSYNCRAM";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 8;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_in_clear = "none";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 16;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 255;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 253;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 8;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_in_clear = "none";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 16;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 255;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 253;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M4K";
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X44_Y43_N7
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a15 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]));

// Location: LCFF_X44_Y43_N29
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a14 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]));

// Location: LCCOMB_X44_Y43_N18
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder_combout  = 
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a13 ),
	.cin(gnd),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder .lut_mask = 16'hFF00;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y43_N19
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]));

// Location: LCCOMB_X44_Y43_N16
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4]~feeder (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4]~feeder_combout  = 
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a12 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a12 ),
	.cin(gnd),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4]~feeder .lut_mask = 16'hFF00;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y43_N17
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]));

// Location: LCCOMB_X44_Y43_N10
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder_combout  = 
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11 ),
	.cin(gnd),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder .lut_mask = 16'hFF00;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y43_N11
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]));

// Location: LCFF_X44_Y43_N21
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]));

// Location: LCCOMB_X44_Y43_N2
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder_combout  = 
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9 ),
	.cin(gnd),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y43_N3
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]));

// Location: LCCOMB_X44_Y43_N0
cycloneii_lcell_comb \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder (
// Equation(s):
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder_combout  = 
// \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8 ),
	.cin(gnd),
	.combout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y43_N1
cycloneii_lcell_ff \Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]));

// Location: LCCOMB_X42_Y43_N28
cycloneii_lcell_comb \Shift_Register_inst2|Register_inst1|DataOut[0]~feeder (
// Equation(s):
// \Shift_Register_inst2|Register_inst1|DataOut[0]~feeder_combout  = \Fast_Fifo_ins
// t1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.cin(gnd),
	.combout(\Shift_Register_inst2|Register_inst1|DataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst2|Register_inst1|DataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst2|Register_inst1|DataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y43_N29
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst1|DataOut[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst2|Register_inst1|DataOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst1|DataOut [0]));

// Location: LCCOMB_X42_Y43_N4
cycloneii_lcell_comb \Shift_Register_inst2|Register_inst2|DataOut[0]~feeder (
// Equation(s):
// \Shift_Register_inst2|Register_inst2|DataOut[0]~feeder_combout  = \Shift_Register_inst2|Register_inst1|DataOut [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Shift_Register_inst2|Register_inst1|DataOut [0]),
	.cin(gnd),
	.combout(\Shift_Register_inst2|Register_inst2|DataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst2|Register_inst2|DataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst2|Register_inst2|DataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y43_N5
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst2|DataOut[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst2|Register_inst2|DataOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst2|DataOut [0]));

// Location: LCFF_X42_Y43_N23
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst1|DataOut[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst1|DataOut [1]));

// Location: LCCOMB_X42_Y43_N14
cycloneii_lcell_comb \Shift_Register_inst2|Register_inst2|DataOut[1]~feeder (
// Equation(s):
// \Shift_Register_inst2|Register_inst2|DataOut[1]~feeder_combout  = \Shift_Register_inst2|Register_inst1|DataOut [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Shift_Register_inst2|Register_inst1|DataOut [1]),
	.cin(gnd),
	.combout(\Shift_Register_inst2|Register_inst2|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst2|Register_inst2|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst2|Register_inst2|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y43_N15
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst2|DataOut[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst2|Register_inst2|DataOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst2|DataOut [1]));

// Location: LCCOMB_X42_Y43_N0
cycloneii_lcell_comb \Shift_Register_inst2|Register_inst1|DataOut[2]~feeder (
// Equation(s):
// \Shift_Register_inst2|Register_inst1|DataOut[2]~feeder_combout  = \Fast_Fifo_ins
// t1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2 ),
	.cin(gnd),
	.combout(\Shift_Register_inst2|Register_inst1|DataOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst2|Register_inst1|DataOut[2]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst2|Register_inst1|DataOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y43_N1
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst1|DataOut[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst2|Register_inst1|DataOut[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst1|DataOut [2]));

// Location: LCCOMB_X42_Y43_N8
cycloneii_lcell_comb \Shift_Register_inst2|Register_inst2|DataOut[2]~feeder (
// Equation(s):
// \Shift_Register_inst2|Register_inst2|DataOut[2]~feeder_combout  = \Shift_Register_inst2|Register_inst1|DataOut [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Shift_Register_inst2|Register_inst1|DataOut [2]),
	.cin(gnd),
	.combout(\Shift_Register_inst2|Register_inst2|DataOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst2|Register_inst2|DataOut[2]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst2|Register_inst2|DataOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y43_N9
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst2|DataOut[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst2|Register_inst2|DataOut[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst2|DataOut [2]));

// Location: LCCOMB_X42_Y43_N6
cycloneii_lcell_comb \Shift_Register_inst2|Register_inst1|DataOut[3]~feeder (
// Equation(s):
// \Shift_Register_inst2|Register_inst1|DataOut[3]~feeder_combout  = \Fast_Fifo_ins
// t1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3 ),
	.cin(gnd),
	.combout(\Shift_Register_inst2|Register_inst1|DataOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst2|Register_inst1|DataOut[3]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst2|Register_inst1|DataOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y43_N7
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst1|DataOut[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst2|Register_inst1|DataOut[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst1|DataOut [3]));

// Location: LCCOMB_X42_Y43_N10
cycloneii_lcell_comb \Shift_Register_inst2|Register_inst2|DataOut[3]~feeder (
// Equation(s):
// \Shift_Register_inst2|Register_inst2|DataOut[3]~feeder_combout  = \Shift_Register_inst2|Register_inst1|DataOut [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Shift_Register_inst2|Register_inst1|DataOut [3]),
	.cin(gnd),
	.combout(\Shift_Register_inst2|Register_inst2|DataOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst2|Register_inst2|DataOut[3]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst2|Register_inst2|DataOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y43_N11
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst2|DataOut[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst2|Register_inst2|DataOut[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst2|DataOut [3]));

// Location: LCCOMB_X42_Y43_N12
cycloneii_lcell_comb \Shift_Register_inst2|Register_inst1|DataOut[4]~feeder (
// Equation(s):
// \Shift_Register_inst2|Register_inst1|DataOut[4]~feeder_combout  = \Fast_Fifo_ins
// t1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a4 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a4 ),
	.cin(gnd),
	.combout(\Shift_Register_inst2|Register_inst1|DataOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst2|Register_inst1|DataOut[4]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst2|Register_inst1|DataOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y43_N13
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst1|DataOut[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst2|Register_inst1|DataOut[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst1|DataOut [4]));

// Location: LCCOMB_X42_Y43_N16
cycloneii_lcell_comb \Shift_Register_inst2|Register_inst2|DataOut[4]~feeder (
// Equation(s):
// \Shift_Register_inst2|Register_inst2|DataOut[4]~feeder_combout  = \Shift_Register_inst2|Register_inst1|DataOut [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Shift_Register_inst2|Register_inst1|DataOut [4]),
	.cin(gnd),
	.combout(\Shift_Register_inst2|Register_inst2|DataOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst2|Register_inst2|DataOut[4]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst2|Register_inst2|DataOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y43_N17
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst2|DataOut[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst2|Register_inst2|DataOut[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst2|DataOut [4]));

// Location: LCCOMB_X42_Y43_N2
cycloneii_lcell_comb \Shift_Register_inst2|Register_inst1|DataOut[5]~feeder (
// Equation(s):
// \Shift_Register_inst2|Register_inst1|DataOut[5]~feeder_combout  = \Fast_Fifo_ins
// t1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a5 ),
	.cin(gnd),
	.combout(\Shift_Register_inst2|Register_inst1|DataOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst2|Register_inst1|DataOut[5]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst2|Register_inst1|DataOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y43_N3
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst1|DataOut[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst2|Register_inst1|DataOut[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst1|DataOut [5]));

// Location: LCCOMB_X42_Y43_N30
cycloneii_lcell_comb \Shift_Register_inst2|Register_inst2|DataOut[5]~feeder (
// Equation(s):
// \Shift_Register_inst2|Register_inst2|DataOut[5]~feeder_combout  = \Shift_Register_inst2|Register_inst1|DataOut [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Shift_Register_inst2|Register_inst1|DataOut [5]),
	.cin(gnd),
	.combout(\Shift_Register_inst2|Register_inst2|DataOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst2|Register_inst2|DataOut[5]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst2|Register_inst2|DataOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y43_N31
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst2|DataOut[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst2|Register_inst2|DataOut[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst2|DataOut [5]));

// Location: LCFF_X42_Y43_N25
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst1|DataOut[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst1|DataOut [6]));

// Location: LCFF_X42_Y43_N21
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst2|DataOut[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Shift_Register_inst2|Register_inst1|DataOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst2|DataOut [6]));

// Location: LCFF_X42_Y43_N19
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst1|DataOut[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst1|DataOut [7]));

// Location: LCCOMB_X42_Y43_N26
cycloneii_lcell_comb \Shift_Register_inst2|Register_inst2|DataOut[7]~feeder (
// Equation(s):
// \Shift_Register_inst2|Register_inst2|DataOut[7]~feeder_combout  = \Shift_Register_inst2|Register_inst1|DataOut [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Shift_Register_inst2|Register_inst1|DataOut [7]),
	.cin(gnd),
	.combout(\Shift_Register_inst2|Register_inst2|DataOut[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst2|Register_inst2|DataOut[7]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst2|Register_inst2|DataOut[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y43_N27
cycloneii_lcell_ff \Shift_Register_inst2|Register_inst2|DataOut[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst2|Register_inst2|DataOut[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst2|Register_inst2|DataOut [7]));

// Location: LCCOMB_X44_Y43_N24
cycloneii_lcell_comb \Shift_Register_inst1|Register_inst2|DataOut[0]~feeder (
// Equation(s):
// \Shift_Register_inst1|Register_inst2|DataOut[0]~feeder_combout  = \Fast_Fifo_ins
// t1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]),
	.cin(gnd),
	.combout(\Shift_Register_inst1|Register_inst2|DataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst1|Register_inst2|DataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst1|Register_inst2|DataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y43_N25
cycloneii_lcell_ff \Shift_Register_inst1|Register_inst2|DataOut[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst1|Register_inst2|DataOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst1|Register_inst2|DataOut [0]));

// Location: LCCOMB_X44_Y43_N14
cycloneii_lcell_comb \Shift_Register_inst1|Register_inst2|DataOut[1]~feeder (
// Equation(s):
// \Shift_Register_inst1|Register_inst2|DataOut[1]~feeder_combout  = \Fast_Fifo_ins
// t1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]),
	.cin(gnd),
	.combout(\Shift_Register_inst1|Register_inst2|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst1|Register_inst2|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst1|Register_inst2|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y43_N15
cycloneii_lcell_ff \Shift_Register_inst1|Register_inst2|DataOut[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst1|Register_inst2|DataOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst1|Register_inst2|DataOut [1]));

// Location: LCFF_X44_Y43_N9
cycloneii_lcell_ff \Shift_Register_inst1|Register_inst2|DataOut[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst1|Register_inst2|DataOut [2]));

// Location: LCCOMB_X44_Y43_N30
cycloneii_lcell_comb \Shift_Register_inst1|Register_inst2|DataOut[3]~feeder (
// Equation(s):
// \Shift_Register_inst1|Register_inst2|DataOut[3]~feeder_combout  = \Fast_Fifo_ins
// t1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]),
	.cin(gnd),
	.combout(\Shift_Register_inst1|Register_inst2|DataOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst1|Register_inst2|DataOut[3]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst1|Register_inst2|DataOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y43_N31
cycloneii_lcell_ff \Shift_Register_inst1|Register_inst2|DataOut[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst1|Register_inst2|DataOut[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst1|Register_inst2|DataOut [3]));

// Location: LCFF_X44_Y43_N13
cycloneii_lcell_ff \Shift_Register_inst1|Register_inst2|DataOut[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst1|Register_inst2|DataOut [4]));

// Location: LCCOMB_X44_Y43_N22
cycloneii_lcell_comb \Shift_Register_inst1|Register_inst2|DataOut[5]~feeder (
// Equation(s):
// \Shift_Register_inst1|Register_inst2|DataOut[5]~feeder_combout  = \Fast_Fifo_ins
// t1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]),
	.cin(gnd),
	.combout(\Shift_Register_inst1|Register_inst2|DataOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst1|Register_inst2|DataOut[5]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst1|Register_inst2|DataOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y43_N23
cycloneii_lcell_ff \Shift_Register_inst1|Register_inst2|DataOut[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst1|Register_inst2|DataOut[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst1|Register_inst2|DataOut [5]));

// Location: LCCOMB_X44_Y43_N4
cycloneii_lcell_comb \Shift_Register_inst1|Register_inst2|DataOut[6]~feeder (
// Equation(s):
// \Shift_Register_inst1|Register_inst2|DataOut[6]~feeder_combout  = \Fast_Fifo_ins
// t1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]),
	.cin(gnd),
	.combout(\Shift_Register_inst1|Register_inst2|DataOut[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst1|Register_inst2|DataOut[6]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst1|Register_inst2|DataOut[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y43_N5
cycloneii_lcell_ff \Shift_Register_inst1|Register_inst2|DataOut[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst1|Register_inst2|DataOut[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst1|Register_inst2|DataOut [6]));

// Location: LCCOMB_X44_Y43_N26
cycloneii_lcell_comb \Shift_Register_inst1|Register_inst2|DataOut[7]~feeder (
// Equation(s):
// \Shift_Register_inst1|Register_inst2|DataOut[7]~feeder_combout  = \Fast_Fifo_ins
// t1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]),
	.cin(gnd),
	.combout(\Shift_Register_inst1|Register_inst2|DataOut[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst1|Register_inst2|DataOut[7]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst1|Register_inst2|DataOut[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y43_N27
cycloneii_lcell_ff \Shift_Register_inst1|Register_inst2|DataOut[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst1|Register_inst2|DataOut[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst1|Register_inst2|DataOut [7]));

// Location: LCCOMB_X46_Y43_N20
cycloneii_lcell_comb \Shift_Register_inst0|Register_inst2|DataOut[0]~feeder (
// Equation(s):
// \Shift_Register_inst0|Register_inst2|DataOut[0]~feeder_combout  = \Fast_Fifo_ins
// t0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]),
	.cin(gnd),
	.combout(\Shift_Register_inst0|Register_inst2|DataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst0|Register_inst2|DataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst0|Register_inst2|DataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y43_N21
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst2|DataOut[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst0|Register_inst2|DataOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst2|DataOut [0]));

// Location: LCCOMB_X47_Y43_N4
cycloneii_lcell_comb \Shift_Register_inst0|Register_inst2|DataOut[1]~feeder (
// Equation(s):
// \Shift_Register_inst0|Register_inst2|DataOut[1]~feeder_combout  = \Fast_Fifo_ins
// t0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]),
	.cin(gnd),
	.combout(\Shift_Register_inst0|Register_inst2|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst0|Register_inst2|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst0|Register_inst2|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y43_N5
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst2|DataOut[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst0|Register_inst2|DataOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst2|DataOut [1]));

// Location: LCFF_X46_Y43_N23
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst2|DataOut[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst2|DataOut [2]));

// Location: LCCOMB_X46_Y43_N24
cycloneii_lcell_comb \Shift_Register_inst0|Register_inst2|DataOut[3]~feeder (
// Equation(s):
// \Shift_Register_inst0|Register_inst2|DataOut[3]~feeder_combout  = \Fast_Fifo_ins
// t0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]),
	.cin(gnd),
	.combout(\Shift_Register_inst0|Register_inst2|DataOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst0|Register_inst2|DataOut[3]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst0|Register_inst2|DataOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y43_N25
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst2|DataOut[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst0|Register_inst2|DataOut[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst2|DataOut [3]));

// Location: LCCOMB_X47_Y43_N30
cycloneii_lcell_comb \Shift_Register_inst0|Register_inst2|DataOut[4]~feeder (
// Equation(s):
// \Shift_Register_inst0|Register_inst2|DataOut[4]~feeder_combout  = \Fast_Fifo_ins
// t0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]),
	.cin(gnd),
	.combout(\Shift_Register_inst0|Register_inst2|DataOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst0|Register_inst2|DataOut[4]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst0|Register_inst2|DataOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y43_N31
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst2|DataOut[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst0|Register_inst2|DataOut[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst2|DataOut [4]));

// Location: LCCOMB_X47_Y43_N20
cycloneii_lcell_comb \Shift_Register_inst0|Register_inst2|DataOut[5]~feeder (
// Equation(s):
// \Shift_Register_inst0|Register_inst2|DataOut[5]~feeder_combout  = \Fast_Fifo_ins
// t0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]),
	.cin(gnd),
	.combout(\Shift_Register_inst0|Register_inst2|DataOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst0|Register_inst2|DataOut[5]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst0|Register_inst2|DataOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y43_N21
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst2|DataOut[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst0|Register_inst2|DataOut[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst2|DataOut [5]));

// Location: LCFF_X47_Y43_N11
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst2|DataOut[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst2|DataOut [6]));

// Location: LCCOMB_X47_Y43_N16
cycloneii_lcell_comb \Shift_Register_inst0|Register_inst2|DataOut[7]~feeder (
// Equation(s):
// \Shift_Register_inst0|Register_inst2|DataOut[7]~feeder_combout  = \Fast_Fifo_ins
// t0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]),
	.cin(gnd),
	.combout(\Shift_Register_inst0|Register_inst2|DataOut[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Shift_Register_inst0|Register_inst2|DataOut[7]~feeder .lut_mask = 16'hFF00;
defparam \Shift_Register_inst0|Register_inst2|DataOut[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y43_N17
cycloneii_lcell_ff \Shift_Register_inst0|Register_inst2|DataOut[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Shift_Register_inst0|Register_inst2|DataOut[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Shift_Register_inst0|Register_inst2|DataOut [7]));

// Location: LCCOMB_X1_Y43_N4
cycloneii_lcell_comb \Row_Column_Counter_inst0|Column_counter|buffer[1]~7 (
// Equation(s):
// \Row_Column_Counter_inst0|Column_counter|buffer[1]~7_combout  = (\Row_Column_Counter_inst0|Column_counter|buffer [0] & (\Row_Column_Counter_inst0|Column_counter|buffer [1] & VCC)) # (!\Row_Column_Counter_inst0|Column_counter|buffer [0] & 
// (!\Row_Column_Counter_inst0|Column_counter|buffer [1]))
// \Row_Column_Counter_inst0|Column_counter|buffer[1]~8  = CARRY((!\Row_Column_Counter_inst0|Column_counter|buffer [0] & !\Row_Column_Counter_inst0|Column_counter|buffer [1]))

	.dataa(\Row_Column_Counter_inst0|Column_counter|buffer [0]),
	.datab(\Row_Column_Counter_inst0|Column_counter|buffer [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|Column_counter|buffer[1]~7_combout ),
	.cout(\Row_Column_Counter_inst0|Column_counter|buffer[1]~8 ));
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Column_counter|buffer[1]~7 .lut_mask = 16'h9911;
defparam \Row_Column_Counter_inst0|Column_counter|buffer[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset));
// synopsys translate_off
defparam \Reset~I .input_async_reset = "none";
defparam \Reset~I .input_power_up = "low";
defparam \Reset~I .input_register_mode = "none";
defparam \Reset~I .input_sync_reset = "none";
defparam \Reset~I .oe_async_reset = "none";
defparam \Reset~I .oe_power_up = "low";
defparam \Reset~I .oe_register_mode = "none";
defparam \Reset~I .oe_sync_reset = "none";
defparam \Reset~I .operation_mode = "input";
defparam \Reset~I .output_async_reset = "none";
defparam \Reset~I .output_power_up = "low";
defparam \Reset~I .output_register_mode = "none";
defparam \Reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \Reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset~clkctrl_outclk ));
// synopsys translate_off
defparam \Reset~clkctrl .clock_type = "global clock";
defparam \Reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X1_Y43_N5
cycloneii_lcell_ff \Row_Column_Counter_inst0|Column_counter|buffer[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Column_counter|buffer[1]~7_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Column_counter|buffer [1]));

// Location: LCCOMB_X1_Y43_N6
cycloneii_lcell_comb \Row_Column_Counter_inst0|Column_counter|buffer[2]~9 (
// Equation(s):
// \Row_Column_Counter_inst0|Column_counter|buffer[2]~9_combout  = (\Row_Column_Counter_inst0|Column_counter|buffer [2] & ((GND) # (!\Row_Column_Counter_inst0|Column_counter|buffer[1]~8 ))) # (!\Row_Column_Counter_inst0|Column_counter|buffer [2] & 
// (\Row_Column_Counter_inst0|Column_counter|buffer[1]~8  $ (GND)))
// \Row_Column_Counter_inst0|Column_counter|buffer[2]~10  = CARRY((\Row_Column_Counter_inst0|Column_counter|buffer [2]) # (!\Row_Column_Counter_inst0|Column_counter|buffer[1]~8 ))

	.dataa(\Row_Column_Counter_inst0|Column_counter|buffer [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Row_Column_Counter_inst0|Column_counter|buffer[1]~8 ),
	.combout(\Row_Column_Counter_inst0|Column_counter|buffer[2]~9_combout ),
	.cout(\Row_Column_Counter_inst0|Column_counter|buffer[2]~10 ));
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Column_counter|buffer[2]~9 .lut_mask = 16'h5AAF;
defparam \Row_Column_Counter_inst0|Column_counter|buffer[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N8
cycloneii_lcell_comb \Row_Column_Counter_inst0|Column_counter|buffer[3]~11 (
// Equation(s):
// \Row_Column_Counter_inst0|Column_counter|buffer[3]~11_combout  = (\Row_Column_Counter_inst0|Column_counter|buffer [3] & (\Row_Column_Counter_inst0|Column_counter|buffer[2]~10  & VCC)) # (!\Row_Column_Counter_inst0|Column_counter|buffer [3] & 
// (!\Row_Column_Counter_inst0|Column_counter|buffer[2]~10 ))
// \Row_Column_Counter_inst0|Column_counter|buffer[3]~12  = CARRY((!\Row_Column_Counter_inst0|Column_counter|buffer [3] & !\Row_Column_Counter_inst0|Column_counter|buffer[2]~10 ))

	.dataa(\Row_Column_Counter_inst0|Column_counter|buffer [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Row_Column_Counter_inst0|Column_counter|buffer[2]~10 ),
	.combout(\Row_Column_Counter_inst0|Column_counter|buffer[3]~11_combout ),
	.cout(\Row_Column_Counter_inst0|Column_counter|buffer[3]~12 ));
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Column_counter|buffer[3]~11 .lut_mask = 16'hA505;
defparam \Row_Column_Counter_inst0|Column_counter|buffer[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N10
cycloneii_lcell_comb \Row_Column_Counter_inst0|Column_counter|buffer[4]~13 (
// Equation(s):
// \Row_Column_Counter_inst0|Column_counter|buffer[4]~13_combout  = (\Row_Column_Counter_inst0|Column_counter|buffer [4] & ((GND) # (!\Row_Column_Counter_inst0|Column_counter|buffer[3]~12 ))) # (!\Row_Column_Counter_inst0|Column_counter|buffer [4] & 
// (\Row_Column_Counter_inst0|Column_counter|buffer[3]~12  $ (GND)))
// \Row_Column_Counter_inst0|Column_counter|buffer[4]~14  = CARRY((\Row_Column_Counter_inst0|Column_counter|buffer [4]) # (!\Row_Column_Counter_inst0|Column_counter|buffer[3]~12 ))

	.dataa(\Row_Column_Counter_inst0|Column_counter|buffer [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Row_Column_Counter_inst0|Column_counter|buffer[3]~12 ),
	.combout(\Row_Column_Counter_inst0|Column_counter|buffer[4]~13_combout ),
	.cout(\Row_Column_Counter_inst0|Column_counter|buffer[4]~14 ));
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Column_counter|buffer[4]~13 .lut_mask = 16'h5AAF;
defparam \Row_Column_Counter_inst0|Column_counter|buffer[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X1_Y43_N11
cycloneii_lcell_ff \Row_Column_Counter_inst0|Column_counter|buffer[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Column_counter|buffer[4]~13_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Column_counter|buffer [4]));

// Location: LCCOMB_X1_Y43_N12
cycloneii_lcell_comb \Row_Column_Counter_inst0|Column_counter|buffer[5]~15 (
// Equation(s):
// \Row_Column_Counter_inst0|Column_counter|buffer[5]~15_combout  = (\Row_Column_Counter_inst0|Column_counter|buffer [5] & (\Row_Column_Counter_inst0|Column_counter|buffer[4]~14  & VCC)) # (!\Row_Column_Counter_inst0|Column_counter|buffer [5] & 
// (!\Row_Column_Counter_inst0|Column_counter|buffer[4]~14 ))
// \Row_Column_Counter_inst0|Column_counter|buffer[5]~16  = CARRY((!\Row_Column_Counter_inst0|Column_counter|buffer [5] & !\Row_Column_Counter_inst0|Column_counter|buffer[4]~14 ))

	.dataa(\Row_Column_Counter_inst0|Column_counter|buffer [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Row_Column_Counter_inst0|Column_counter|buffer[4]~14 ),
	.combout(\Row_Column_Counter_inst0|Column_counter|buffer[5]~15_combout ),
	.cout(\Row_Column_Counter_inst0|Column_counter|buffer[5]~16 ));
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Column_counter|buffer[5]~15 .lut_mask = 16'hA505;
defparam \Row_Column_Counter_inst0|Column_counter|buffer[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N14
cycloneii_lcell_comb \Row_Column_Counter_inst0|Column_counter|buffer[6]~17 (
// Equation(s):
// \Row_Column_Counter_inst0|Column_counter|buffer[6]~17_combout  = (\Row_Column_Counter_inst0|Column_counter|buffer [6] & ((GND) # (!\Row_Column_Counter_inst0|Column_counter|buffer[5]~16 ))) # (!\Row_Column_Counter_inst0|Column_counter|buffer [6] & 
// (\Row_Column_Counter_inst0|Column_counter|buffer[5]~16  $ (GND)))
// \Row_Column_Counter_inst0|Column_counter|buffer[6]~18  = CARRY((\Row_Column_Counter_inst0|Column_counter|buffer [6]) # (!\Row_Column_Counter_inst0|Column_counter|buffer[5]~16 ))

	.dataa(\Row_Column_Counter_inst0|Column_counter|buffer [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Row_Column_Counter_inst0|Column_counter|buffer[5]~16 ),
	.combout(\Row_Column_Counter_inst0|Column_counter|buffer[6]~17_combout ),
	.cout(\Row_Column_Counter_inst0|Column_counter|buffer[6]~18 ));
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Column_counter|buffer[6]~17 .lut_mask = 16'h5AAF;
defparam \Row_Column_Counter_inst0|Column_counter|buffer[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N16
cycloneii_lcell_comb \Row_Column_Counter_inst0|Column_counter|buffer[7]~19 (
// Equation(s):
// \Row_Column_Counter_inst0|Column_counter|buffer[7]~19_combout  = \Row_Column_Counter_inst0|Column_counter|buffer[6]~18  $ (!\Row_Column_Counter_inst0|Column_counter|buffer [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Row_Column_Counter_inst0|Column_counter|buffer [7]),
	.cin(\Row_Column_Counter_inst0|Column_counter|buffer[6]~18 ),
	.combout(\Row_Column_Counter_inst0|Column_counter|buffer[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Column_counter|buffer[7]~19 .lut_mask = 16'hF00F;
defparam \Row_Column_Counter_inst0|Column_counter|buffer[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X1_Y43_N17
cycloneii_lcell_ff \Row_Column_Counter_inst0|Column_counter|buffer[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Column_counter|buffer[7]~19_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Column_counter|buffer [7]));

// Location: LCFF_X1_Y43_N15
cycloneii_lcell_ff \Row_Column_Counter_inst0|Column_counter|buffer[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Column_counter|buffer[6]~17_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Column_counter|buffer [6]));

// Location: LCCOMB_X1_Y43_N28
cycloneii_lcell_comb \Row_Column_Counter_inst0|Column_counter|WideAnd0~1 (
// Equation(s):
// \Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout  = (!\Row_Column_Counter_inst0|Column_counter|buffer [5] & (!\Row_Column_Counter_inst0|Column_counter|buffer [4] & (!\Row_Column_Counter_inst0|Column_counter|buffer [7] & 
// !\Row_Column_Counter_inst0|Column_counter|buffer [6])))

	.dataa(\Row_Column_Counter_inst0|Column_counter|buffer [5]),
	.datab(\Row_Column_Counter_inst0|Column_counter|buffer [4]),
	.datac(\Row_Column_Counter_inst0|Column_counter|buffer [7]),
	.datad(\Row_Column_Counter_inst0|Column_counter|buffer [6]),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Column_counter|WideAnd0~1 .lut_mask = 16'h0001;
defparam \Row_Column_Counter_inst0|Column_counter|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y43_N0
cycloneii_lcell_comb \Row_Column_Counter_inst0|Row_counter|buffer[0]~7 (
// Equation(s):
// \Row_Column_Counter_inst0|Row_counter|buffer[0]~7_combout  = \Row_Column_Counter_inst0|Row_counter|buffer [0] $ (((\Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout  & \Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout )))

	.dataa(\Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout ),
	.datab(vcc),
	.datac(\Row_Column_Counter_inst0|Row_counter|buffer [0]),
	.datad(\Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|Row_counter|buffer[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Row_counter|buffer[0]~7 .lut_mask = 16'h5AF0;
defparam \Row_Column_Counter_inst0|Row_counter|buffer[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y43_N1
cycloneii_lcell_ff \Row_Column_Counter_inst0|Row_counter|buffer[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Row_counter|buffer[0]~7_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Row_counter|buffer [0]));

// Location: LCCOMB_X2_Y43_N16
cycloneii_lcell_comb \Row_Column_Counter_inst0|Row_counter|buffer[1]~8 (
// Equation(s):
// \Row_Column_Counter_inst0|Row_counter|buffer[1]~8_combout  = (\Row_Column_Counter_inst0|Row_counter|buffer [1] & (\Row_Column_Counter_inst0|Row_counter|buffer [0] & VCC)) # (!\Row_Column_Counter_inst0|Row_counter|buffer [1] & 
// (!\Row_Column_Counter_inst0|Row_counter|buffer [0]))
// \Row_Column_Counter_inst0|Row_counter|buffer[1]~9  = CARRY((!\Row_Column_Counter_inst0|Row_counter|buffer [1] & !\Row_Column_Counter_inst0|Row_counter|buffer [0]))

	.dataa(\Row_Column_Counter_inst0|Row_counter|buffer [1]),
	.datab(\Row_Column_Counter_inst0|Row_counter|buffer [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|Row_counter|buffer[1]~8_combout ),
	.cout(\Row_Column_Counter_inst0|Row_counter|buffer[1]~9 ));
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Row_counter|buffer[1]~8 .lut_mask = 16'h9911;
defparam \Row_Column_Counter_inst0|Row_counter|buffer[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N9
cycloneii_lcell_ff \Row_Column_Counter_inst0|Column_counter|buffer[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Column_counter|buffer[3]~11_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Column_counter|buffer [3]));

// Location: LCFF_X1_Y43_N7
cycloneii_lcell_ff \Row_Column_Counter_inst0|Column_counter|buffer[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Column_counter|buffer[2]~9_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Column_counter|buffer [2]));

// Location: LCCOMB_X1_Y43_N30
cycloneii_lcell_comb \Row_Column_Counter_inst0|Column_counter|WideAnd0~0 (
// Equation(s):
// \Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout  = (!\Row_Column_Counter_inst0|Column_counter|buffer [0] & (!\Row_Column_Counter_inst0|Column_counter|buffer [1] & (!\Row_Column_Counter_inst0|Column_counter|buffer [3] & 
// !\Row_Column_Counter_inst0|Column_counter|buffer [2])))

	.dataa(\Row_Column_Counter_inst0|Column_counter|buffer [0]),
	.datab(\Row_Column_Counter_inst0|Column_counter|buffer [1]),
	.datac(\Row_Column_Counter_inst0|Column_counter|buffer [3]),
	.datad(\Row_Column_Counter_inst0|Column_counter|buffer [2]),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Column_counter|WideAnd0~0 .lut_mask = 16'h0001;
defparam \Row_Column_Counter_inst0|Column_counter|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y43_N4
cycloneii_lcell_comb \Row_Column_Counter_inst0|Column_counter|WideAnd0 (
// Equation(s):
// \Row_Column_Counter_inst0|Column_counter|WideAnd0~combout  = (\Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout  & \Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout ),
	.datad(\Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Column_counter|WideAnd0 .lut_mask = 16'hF000;
defparam \Row_Column_Counter_inst0|Column_counter|WideAnd0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y43_N17
cycloneii_lcell_ff \Row_Column_Counter_inst0|Row_counter|buffer[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Row_counter|buffer[1]~8_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Row_counter|buffer [1]));

// Location: LCCOMB_X2_Y43_N18
cycloneii_lcell_comb \Row_Column_Counter_inst0|Row_counter|buffer[2]~10 (
// Equation(s):
// \Row_Column_Counter_inst0|Row_counter|buffer[2]~10_combout  = (\Row_Column_Counter_inst0|Row_counter|buffer [2] & ((GND) # (!\Row_Column_Counter_inst0|Row_counter|buffer[1]~9 ))) # (!\Row_Column_Counter_inst0|Row_counter|buffer [2] & 
// (\Row_Column_Counter_inst0|Row_counter|buffer[1]~9  $ (GND)))
// \Row_Column_Counter_inst0|Row_counter|buffer[2]~11  = CARRY((\Row_Column_Counter_inst0|Row_counter|buffer [2]) # (!\Row_Column_Counter_inst0|Row_counter|buffer[1]~9 ))

	.dataa(vcc),
	.datab(\Row_Column_Counter_inst0|Row_counter|buffer [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Row_Column_Counter_inst0|Row_counter|buffer[1]~9 ),
	.combout(\Row_Column_Counter_inst0|Row_counter|buffer[2]~10_combout ),
	.cout(\Row_Column_Counter_inst0|Row_counter|buffer[2]~11 ));
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Row_counter|buffer[2]~10 .lut_mask = 16'h3CCF;
defparam \Row_Column_Counter_inst0|Row_counter|buffer[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y43_N19
cycloneii_lcell_ff \Row_Column_Counter_inst0|Row_counter|buffer[2] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Row_counter|buffer[2]~10_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Row_counter|buffer [2]));

// Location: LCCOMB_X2_Y43_N20
cycloneii_lcell_comb \Row_Column_Counter_inst0|Row_counter|buffer[3]~12 (
// Equation(s):
// \Row_Column_Counter_inst0|Row_counter|buffer[3]~12_combout  = (\Row_Column_Counter_inst0|Row_counter|buffer [3] & (\Row_Column_Counter_inst0|Row_counter|buffer[2]~11  & VCC)) # (!\Row_Column_Counter_inst0|Row_counter|buffer [3] & 
// (!\Row_Column_Counter_inst0|Row_counter|buffer[2]~11 ))
// \Row_Column_Counter_inst0|Row_counter|buffer[3]~13  = CARRY((!\Row_Column_Counter_inst0|Row_counter|buffer [3] & !\Row_Column_Counter_inst0|Row_counter|buffer[2]~11 ))

	.dataa(\Row_Column_Counter_inst0|Row_counter|buffer [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Row_Column_Counter_inst0|Row_counter|buffer[2]~11 ),
	.combout(\Row_Column_Counter_inst0|Row_counter|buffer[3]~12_combout ),
	.cout(\Row_Column_Counter_inst0|Row_counter|buffer[3]~13 ));
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Row_counter|buffer[3]~12 .lut_mask = 16'hA505;
defparam \Row_Column_Counter_inst0|Row_counter|buffer[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y43_N21
cycloneii_lcell_ff \Row_Column_Counter_inst0|Row_counter|buffer[3] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Row_counter|buffer[3]~12_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Row_counter|buffer [3]));

// Location: LCCOMB_X2_Y43_N22
cycloneii_lcell_comb \Row_Column_Counter_inst0|Row_counter|buffer[4]~14 (
// Equation(s):
// \Row_Column_Counter_inst0|Row_counter|buffer[4]~14_combout  = (\Row_Column_Counter_inst0|Row_counter|buffer [4] & ((GND) # (!\Row_Column_Counter_inst0|Row_counter|buffer[3]~13 ))) # (!\Row_Column_Counter_inst0|Row_counter|buffer [4] & 
// (\Row_Column_Counter_inst0|Row_counter|buffer[3]~13  $ (GND)))
// \Row_Column_Counter_inst0|Row_counter|buffer[4]~15  = CARRY((\Row_Column_Counter_inst0|Row_counter|buffer [4]) # (!\Row_Column_Counter_inst0|Row_counter|buffer[3]~13 ))

	.dataa(vcc),
	.datab(\Row_Column_Counter_inst0|Row_counter|buffer [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Row_Column_Counter_inst0|Row_counter|buffer[3]~13 ),
	.combout(\Row_Column_Counter_inst0|Row_counter|buffer[4]~14_combout ),
	.cout(\Row_Column_Counter_inst0|Row_counter|buffer[4]~15 ));
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Row_counter|buffer[4]~14 .lut_mask = 16'h3CCF;
defparam \Row_Column_Counter_inst0|Row_counter|buffer[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y43_N23
cycloneii_lcell_ff \Row_Column_Counter_inst0|Row_counter|buffer[4] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Row_counter|buffer[4]~14_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Row_counter|buffer [4]));

// Location: LCCOMB_X2_Y43_N24
cycloneii_lcell_comb \Row_Column_Counter_inst0|Row_counter|buffer[5]~16 (
// Equation(s):
// \Row_Column_Counter_inst0|Row_counter|buffer[5]~16_combout  = (\Row_Column_Counter_inst0|Row_counter|buffer [5] & (\Row_Column_Counter_inst0|Row_counter|buffer[4]~15  & VCC)) # (!\Row_Column_Counter_inst0|Row_counter|buffer [5] & 
// (!\Row_Column_Counter_inst0|Row_counter|buffer[4]~15 ))
// \Row_Column_Counter_inst0|Row_counter|buffer[5]~17  = CARRY((!\Row_Column_Counter_inst0|Row_counter|buffer [5] & !\Row_Column_Counter_inst0|Row_counter|buffer[4]~15 ))

	.dataa(\Row_Column_Counter_inst0|Row_counter|buffer [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Row_Column_Counter_inst0|Row_counter|buffer[4]~15 ),
	.combout(\Row_Column_Counter_inst0|Row_counter|buffer[5]~16_combout ),
	.cout(\Row_Column_Counter_inst0|Row_counter|buffer[5]~17 ));
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Row_counter|buffer[5]~16 .lut_mask = 16'hA505;
defparam \Row_Column_Counter_inst0|Row_counter|buffer[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y43_N25
cycloneii_lcell_ff \Row_Column_Counter_inst0|Row_counter|buffer[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Row_counter|buffer[5]~16_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Row_counter|buffer [5]));

// Location: LCCOMB_X2_Y43_N26
cycloneii_lcell_comb \Row_Column_Counter_inst0|Row_counter|buffer[6]~18 (
// Equation(s):
// \Row_Column_Counter_inst0|Row_counter|buffer[6]~18_combout  = (\Row_Column_Counter_inst0|Row_counter|buffer [6] & ((GND) # (!\Row_Column_Counter_inst0|Row_counter|buffer[5]~17 ))) # (!\Row_Column_Counter_inst0|Row_counter|buffer [6] & 
// (\Row_Column_Counter_inst0|Row_counter|buffer[5]~17  $ (GND)))
// \Row_Column_Counter_inst0|Row_counter|buffer[6]~19  = CARRY((\Row_Column_Counter_inst0|Row_counter|buffer [6]) # (!\Row_Column_Counter_inst0|Row_counter|buffer[5]~17 ))

	.dataa(vcc),
	.datab(\Row_Column_Counter_inst0|Row_counter|buffer [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Row_Column_Counter_inst0|Row_counter|buffer[5]~17 ),
	.combout(\Row_Column_Counter_inst0|Row_counter|buffer[6]~18_combout ),
	.cout(\Row_Column_Counter_inst0|Row_counter|buffer[6]~19 ));
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Row_counter|buffer[6]~18 .lut_mask = 16'h3CCF;
defparam \Row_Column_Counter_inst0|Row_counter|buffer[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y43_N27
cycloneii_lcell_ff \Row_Column_Counter_inst0|Row_counter|buffer[6] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Row_counter|buffer[6]~18_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Row_counter|buffer [6]));

// Location: LCCOMB_X2_Y43_N28
cycloneii_lcell_comb \Row_Column_Counter_inst0|Row_counter|buffer[7]~20 (
// Equation(s):
// \Row_Column_Counter_inst0|Row_counter|buffer[7]~20_combout  = \Row_Column_Counter_inst0|Row_counter|buffer[6]~19  $ (!\Row_Column_Counter_inst0|Row_counter|buffer [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Row_Column_Counter_inst0|Row_counter|buffer [7]),
	.cin(\Row_Column_Counter_inst0|Row_counter|buffer[6]~19 ),
	.combout(\Row_Column_Counter_inst0|Row_counter|buffer[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Row_counter|buffer[7]~20 .lut_mask = 16'hF00F;
defparam \Row_Column_Counter_inst0|Row_counter|buffer[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y43_N29
cycloneii_lcell_ff \Row_Column_Counter_inst0|Row_counter|buffer[7] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Row_counter|buffer[7]~20_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Row_Column_Counter_inst0|Column_counter|WideAnd0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Row_counter|buffer [7]));

// Location: LCCOMB_X1_Y43_N24
cycloneii_lcell_comb \Row_Column_Counter_inst0|Column_counter|buffer[0]~21 (
// Equation(s):
// \Row_Column_Counter_inst0|Column_counter|buffer[0]~21_combout  = !\Row_Column_Counter_inst0|Column_counter|buffer [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Row_Column_Counter_inst0|Column_counter|buffer [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|Column_counter|buffer[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Column_counter|buffer[0]~21 .lut_mask = 16'h0F0F;
defparam \Row_Column_Counter_inst0|Column_counter|buffer[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N25
cycloneii_lcell_ff \Row_Column_Counter_inst0|Column_counter|buffer[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Column_counter|buffer[0]~21_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Column_counter|buffer [0]));

// Location: LCFF_X1_Y43_N13
cycloneii_lcell_ff \Row_Column_Counter_inst0|Column_counter|buffer[5] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Row_Column_Counter_inst0|Column_counter|buffer[5]~15_combout ),
	.sdata(gnd),
	.aclr(\Reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Row_Column_Counter_inst0|Column_counter|buffer [5]));

// Location: LCCOMB_X1_Y43_N22
cycloneii_lcell_comb \Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0 (
// Equation(s):
// \Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0_combout  = (\Row_Column_Counter_inst0|Column_counter|buffer [1] & (\Row_Column_Counter_inst0|Column_counter|buffer [2] & (\Row_Column_Counter_inst0|Column_counter|buffer [4] & 
// \Row_Column_Counter_inst0|Column_counter|buffer [3])))

	.dataa(\Row_Column_Counter_inst0|Column_counter|buffer [1]),
	.datab(\Row_Column_Counter_inst0|Column_counter|buffer [2]),
	.datac(\Row_Column_Counter_inst0|Column_counter|buffer [4]),
	.datad(\Row_Column_Counter_inst0|Column_counter|buffer [3]),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0 .lut_mask = 16'h8000;
defparam \Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N26
cycloneii_lcell_comb \Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1 (
// Equation(s):
// \Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1_combout  = (\Row_Column_Counter_inst0|Column_counter|buffer [5] & (\Row_Column_Counter_inst0|Column_counter|buffer [7] & \Row_Column_Counter_inst0|Column_counter|buffer [6]))

	.dataa(\Row_Column_Counter_inst0|Column_counter|buffer [5]),
	.datab(\Row_Column_Counter_inst0|Column_counter|buffer [7]),
	.datac(vcc),
	.datad(\Row_Column_Counter_inst0|Column_counter|buffer [6]),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1 .lut_mask = 16'h8800;
defparam \Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y43_N8
cycloneii_lcell_comb \Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1 (
// Equation(s):
// \Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1_combout  = (\Row_Column_Counter_inst0|Row_counter|buffer [6] & (\Row_Column_Counter_inst0|Row_counter|buffer [5] & \Row_Column_Counter_inst0|Row_counter|buffer [7]))

	.dataa(vcc),
	.datab(\Row_Column_Counter_inst0|Row_counter|buffer [6]),
	.datac(\Row_Column_Counter_inst0|Row_counter|buffer [5]),
	.datad(\Row_Column_Counter_inst0|Row_counter|buffer [7]),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1 .lut_mask = 16'hC000;
defparam \Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y43_N30
cycloneii_lcell_comb \Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0 (
// Equation(s):
// \Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0_combout  = (\Row_Column_Counter_inst0|Row_counter|buffer [3] & (\Row_Column_Counter_inst0|Row_counter|buffer [4] & (\Row_Column_Counter_inst0|Row_counter|buffer [1] & 
// \Row_Column_Counter_inst0|Row_counter|buffer [2])))

	.dataa(\Row_Column_Counter_inst0|Row_counter|buffer [3]),
	.datab(\Row_Column_Counter_inst0|Row_counter|buffer [4]),
	.datac(\Row_Column_Counter_inst0|Row_counter|buffer [1]),
	.datad(\Row_Column_Counter_inst0|Row_counter|buffer [2]),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0 .lut_mask = 16'h8000;
defparam \Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N20
cycloneii_lcell_comb \Row_Column_Counter_inst0|isReady (
// Equation(s):
// \Row_Column_Counter_inst0|isReady~combout  = (\Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0_combout  & ((\Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1_combout ) # ((\Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1_combout  & 
// \Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0_combout )))) # (!\Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0_combout  & (((\Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1_combout  & 
// \Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0_combout ))))

	.dataa(\Row_Column_Counter_inst0|Comparator_inst1|LessThan0~0_combout ),
	.datab(\Row_Column_Counter_inst0|Comparator_inst1|LessThan0~1_combout ),
	.datac(\Row_Column_Counter_inst0|Comparator_inst0|LessThan0~1_combout ),
	.datad(\Row_Column_Counter_inst0|Comparator_inst0|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|isReady~combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|isReady .lut_mask = 16'hF888;
defparam \Row_Column_Counter_inst0|isReady .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y43_N12
cycloneii_lcell_comb \Row_Column_Counter_inst0|isEnd~1 (
// Equation(s):
// \Row_Column_Counter_inst0|isEnd~1_combout  = (!\Row_Column_Counter_inst0|Row_counter|buffer [6] & (!\Row_Column_Counter_inst0|Row_counter|buffer [7] & (!\Row_Column_Counter_inst0|Row_counter|buffer [5] & !\Row_Column_Counter_inst0|Row_counter|buffer 
// [4])))

	.dataa(\Row_Column_Counter_inst0|Row_counter|buffer [6]),
	.datab(\Row_Column_Counter_inst0|Row_counter|buffer [7]),
	.datac(\Row_Column_Counter_inst0|Row_counter|buffer [5]),
	.datad(\Row_Column_Counter_inst0|Row_counter|buffer [4]),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|isEnd~1_combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|isEnd~1 .lut_mask = 16'h0001;
defparam \Row_Column_Counter_inst0|isEnd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y43_N14
cycloneii_lcell_comb \Row_Column_Counter_inst0|isEnd~0 (
// Equation(s):
// \Row_Column_Counter_inst0|isEnd~0_combout  = (!\Row_Column_Counter_inst0|Row_counter|buffer [3] & (!\Row_Column_Counter_inst0|Row_counter|buffer [2] & (!\Row_Column_Counter_inst0|Row_counter|buffer [1] & !\Row_Column_Counter_inst0|Row_counter|buffer 
// [0])))

	.dataa(\Row_Column_Counter_inst0|Row_counter|buffer [3]),
	.datab(\Row_Column_Counter_inst0|Row_counter|buffer [2]),
	.datac(\Row_Column_Counter_inst0|Row_counter|buffer [1]),
	.datad(\Row_Column_Counter_inst0|Row_counter|buffer [0]),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|isEnd~0_combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|isEnd~0 .lut_mask = 16'h0001;
defparam \Row_Column_Counter_inst0|isEnd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y43_N2
cycloneii_lcell_comb \Row_Column_Counter_inst0|isEnd~2 (
// Equation(s):
// \Row_Column_Counter_inst0|isEnd~2_combout  = (\Row_Column_Counter_inst0|isEnd~1_combout  & (\Row_Column_Counter_inst0|isEnd~0_combout  & (\Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout  & 
// \Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout )))

	.dataa(\Row_Column_Counter_inst0|isEnd~1_combout ),
	.datab(\Row_Column_Counter_inst0|isEnd~0_combout ),
	.datac(\Row_Column_Counter_inst0|Column_counter|WideAnd0~0_combout ),
	.datad(\Row_Column_Counter_inst0|Column_counter|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\Row_Column_Counter_inst0|isEnd~2_combout ),
	.cout());
// synopsys translate_off
defparam \Row_Column_Counter_inst0|isEnd~2 .lut_mask = 16'h8000;
defparam \Row_Column_Counter_inst0|isEnd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut0[0]~I (
	.datain(\Shift_Register_inst2|Register_inst2|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut0[0]));
// synopsys translate_off
defparam \DataOut0[0]~I .input_async_reset = "none";
defparam \DataOut0[0]~I .input_power_up = "low";
defparam \DataOut0[0]~I .input_register_mode = "none";
defparam \DataOut0[0]~I .input_sync_reset = "none";
defparam \DataOut0[0]~I .oe_async_reset = "none";
defparam \DataOut0[0]~I .oe_power_up = "low";
defparam \DataOut0[0]~I .oe_register_mode = "none";
defparam \DataOut0[0]~I .oe_sync_reset = "none";
defparam \DataOut0[0]~I .operation_mode = "output";
defparam \DataOut0[0]~I .output_async_reset = "none";
defparam \DataOut0[0]~I .output_power_up = "low";
defparam \DataOut0[0]~I .output_register_mode = "none";
defparam \DataOut0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut0[1]~I (
	.datain(\Shift_Register_inst2|Register_inst2|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut0[1]));
// synopsys translate_off
defparam \DataOut0[1]~I .input_async_reset = "none";
defparam \DataOut0[1]~I .input_power_up = "low";
defparam \DataOut0[1]~I .input_register_mode = "none";
defparam \DataOut0[1]~I .input_sync_reset = "none";
defparam \DataOut0[1]~I .oe_async_reset = "none";
defparam \DataOut0[1]~I .oe_power_up = "low";
defparam \DataOut0[1]~I .oe_register_mode = "none";
defparam \DataOut0[1]~I .oe_sync_reset = "none";
defparam \DataOut0[1]~I .operation_mode = "output";
defparam \DataOut0[1]~I .output_async_reset = "none";
defparam \DataOut0[1]~I .output_power_up = "low";
defparam \DataOut0[1]~I .output_register_mode = "none";
defparam \DataOut0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut0[2]~I (
	.datain(\Shift_Register_inst2|Register_inst2|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut0[2]));
// synopsys translate_off
defparam \DataOut0[2]~I .input_async_reset = "none";
defparam \DataOut0[2]~I .input_power_up = "low";
defparam \DataOut0[2]~I .input_register_mode = "none";
defparam \DataOut0[2]~I .input_sync_reset = "none";
defparam \DataOut0[2]~I .oe_async_reset = "none";
defparam \DataOut0[2]~I .oe_power_up = "low";
defparam \DataOut0[2]~I .oe_register_mode = "none";
defparam \DataOut0[2]~I .oe_sync_reset = "none";
defparam \DataOut0[2]~I .operation_mode = "output";
defparam \DataOut0[2]~I .output_async_reset = "none";
defparam \DataOut0[2]~I .output_power_up = "low";
defparam \DataOut0[2]~I .output_register_mode = "none";
defparam \DataOut0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut0[3]~I (
	.datain(\Shift_Register_inst2|Register_inst2|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut0[3]));
// synopsys translate_off
defparam \DataOut0[3]~I .input_async_reset = "none";
defparam \DataOut0[3]~I .input_power_up = "low";
defparam \DataOut0[3]~I .input_register_mode = "none";
defparam \DataOut0[3]~I .input_sync_reset = "none";
defparam \DataOut0[3]~I .oe_async_reset = "none";
defparam \DataOut0[3]~I .oe_power_up = "low";
defparam \DataOut0[3]~I .oe_register_mode = "none";
defparam \DataOut0[3]~I .oe_sync_reset = "none";
defparam \DataOut0[3]~I .operation_mode = "output";
defparam \DataOut0[3]~I .output_async_reset = "none";
defparam \DataOut0[3]~I .output_power_up = "low";
defparam \DataOut0[3]~I .output_register_mode = "none";
defparam \DataOut0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut0[4]~I (
	.datain(\Shift_Register_inst2|Register_inst2|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut0[4]));
// synopsys translate_off
defparam \DataOut0[4]~I .input_async_reset = "none";
defparam \DataOut0[4]~I .input_power_up = "low";
defparam \DataOut0[4]~I .input_register_mode = "none";
defparam \DataOut0[4]~I .input_sync_reset = "none";
defparam \DataOut0[4]~I .oe_async_reset = "none";
defparam \DataOut0[4]~I .oe_power_up = "low";
defparam \DataOut0[4]~I .oe_register_mode = "none";
defparam \DataOut0[4]~I .oe_sync_reset = "none";
defparam \DataOut0[4]~I .operation_mode = "output";
defparam \DataOut0[4]~I .output_async_reset = "none";
defparam \DataOut0[4]~I .output_power_up = "low";
defparam \DataOut0[4]~I .output_register_mode = "none";
defparam \DataOut0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut0[5]~I (
	.datain(\Shift_Register_inst2|Register_inst2|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut0[5]));
// synopsys translate_off
defparam \DataOut0[5]~I .input_async_reset = "none";
defparam \DataOut0[5]~I .input_power_up = "low";
defparam \DataOut0[5]~I .input_register_mode = "none";
defparam \DataOut0[5]~I .input_sync_reset = "none";
defparam \DataOut0[5]~I .oe_async_reset = "none";
defparam \DataOut0[5]~I .oe_power_up = "low";
defparam \DataOut0[5]~I .oe_register_mode = "none";
defparam \DataOut0[5]~I .oe_sync_reset = "none";
defparam \DataOut0[5]~I .operation_mode = "output";
defparam \DataOut0[5]~I .output_async_reset = "none";
defparam \DataOut0[5]~I .output_power_up = "low";
defparam \DataOut0[5]~I .output_register_mode = "none";
defparam \DataOut0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut0[6]~I (
	.datain(\Shift_Register_inst2|Register_inst2|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut0[6]));
// synopsys translate_off
defparam \DataOut0[6]~I .input_async_reset = "none";
defparam \DataOut0[6]~I .input_power_up = "low";
defparam \DataOut0[6]~I .input_register_mode = "none";
defparam \DataOut0[6]~I .input_sync_reset = "none";
defparam \DataOut0[6]~I .oe_async_reset = "none";
defparam \DataOut0[6]~I .oe_power_up = "low";
defparam \DataOut0[6]~I .oe_register_mode = "none";
defparam \DataOut0[6]~I .oe_sync_reset = "none";
defparam \DataOut0[6]~I .operation_mode = "output";
defparam \DataOut0[6]~I .output_async_reset = "none";
defparam \DataOut0[6]~I .output_power_up = "low";
defparam \DataOut0[6]~I .output_register_mode = "none";
defparam \DataOut0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut0[7]~I (
	.datain(\Shift_Register_inst2|Register_inst2|DataOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut0[7]));
// synopsys translate_off
defparam \DataOut0[7]~I .input_async_reset = "none";
defparam \DataOut0[7]~I .input_power_up = "low";
defparam \DataOut0[7]~I .input_register_mode = "none";
defparam \DataOut0[7]~I .input_sync_reset = "none";
defparam \DataOut0[7]~I .oe_async_reset = "none";
defparam \DataOut0[7]~I .oe_power_up = "low";
defparam \DataOut0[7]~I .oe_register_mode = "none";
defparam \DataOut0[7]~I .oe_sync_reset = "none";
defparam \DataOut0[7]~I .operation_mode = "output";
defparam \DataOut0[7]~I .output_async_reset = "none";
defparam \DataOut0[7]~I .output_power_up = "low";
defparam \DataOut0[7]~I .output_register_mode = "none";
defparam \DataOut0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut1[0]~I (
	.datain(\Shift_Register_inst2|Register_inst1|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut1[0]));
// synopsys translate_off
defparam \DataOut1[0]~I .input_async_reset = "none";
defparam \DataOut1[0]~I .input_power_up = "low";
defparam \DataOut1[0]~I .input_register_mode = "none";
defparam \DataOut1[0]~I .input_sync_reset = "none";
defparam \DataOut1[0]~I .oe_async_reset = "none";
defparam \DataOut1[0]~I .oe_power_up = "low";
defparam \DataOut1[0]~I .oe_register_mode = "none";
defparam \DataOut1[0]~I .oe_sync_reset = "none";
defparam \DataOut1[0]~I .operation_mode = "output";
defparam \DataOut1[0]~I .output_async_reset = "none";
defparam \DataOut1[0]~I .output_power_up = "low";
defparam \DataOut1[0]~I .output_register_mode = "none";
defparam \DataOut1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut1[1]~I (
	.datain(\Shift_Register_inst2|Register_inst1|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut1[1]));
// synopsys translate_off
defparam \DataOut1[1]~I .input_async_reset = "none";
defparam \DataOut1[1]~I .input_power_up = "low";
defparam \DataOut1[1]~I .input_register_mode = "none";
defparam \DataOut1[1]~I .input_sync_reset = "none";
defparam \DataOut1[1]~I .oe_async_reset = "none";
defparam \DataOut1[1]~I .oe_power_up = "low";
defparam \DataOut1[1]~I .oe_register_mode = "none";
defparam \DataOut1[1]~I .oe_sync_reset = "none";
defparam \DataOut1[1]~I .operation_mode = "output";
defparam \DataOut1[1]~I .output_async_reset = "none";
defparam \DataOut1[1]~I .output_power_up = "low";
defparam \DataOut1[1]~I .output_register_mode = "none";
defparam \DataOut1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut1[2]~I (
	.datain(\Shift_Register_inst2|Register_inst1|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut1[2]));
// synopsys translate_off
defparam \DataOut1[2]~I .input_async_reset = "none";
defparam \DataOut1[2]~I .input_power_up = "low";
defparam \DataOut1[2]~I .input_register_mode = "none";
defparam \DataOut1[2]~I .input_sync_reset = "none";
defparam \DataOut1[2]~I .oe_async_reset = "none";
defparam \DataOut1[2]~I .oe_power_up = "low";
defparam \DataOut1[2]~I .oe_register_mode = "none";
defparam \DataOut1[2]~I .oe_sync_reset = "none";
defparam \DataOut1[2]~I .operation_mode = "output";
defparam \DataOut1[2]~I .output_async_reset = "none";
defparam \DataOut1[2]~I .output_power_up = "low";
defparam \DataOut1[2]~I .output_register_mode = "none";
defparam \DataOut1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut1[3]~I (
	.datain(\Shift_Register_inst2|Register_inst1|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut1[3]));
// synopsys translate_off
defparam \DataOut1[3]~I .input_async_reset = "none";
defparam \DataOut1[3]~I .input_power_up = "low";
defparam \DataOut1[3]~I .input_register_mode = "none";
defparam \DataOut1[3]~I .input_sync_reset = "none";
defparam \DataOut1[3]~I .oe_async_reset = "none";
defparam \DataOut1[3]~I .oe_power_up = "low";
defparam \DataOut1[3]~I .oe_register_mode = "none";
defparam \DataOut1[3]~I .oe_sync_reset = "none";
defparam \DataOut1[3]~I .operation_mode = "output";
defparam \DataOut1[3]~I .output_async_reset = "none";
defparam \DataOut1[3]~I .output_power_up = "low";
defparam \DataOut1[3]~I .output_register_mode = "none";
defparam \DataOut1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut1[4]~I (
	.datain(\Shift_Register_inst2|Register_inst1|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut1[4]));
// synopsys translate_off
defparam \DataOut1[4]~I .input_async_reset = "none";
defparam \DataOut1[4]~I .input_power_up = "low";
defparam \DataOut1[4]~I .input_register_mode = "none";
defparam \DataOut1[4]~I .input_sync_reset = "none";
defparam \DataOut1[4]~I .oe_async_reset = "none";
defparam \DataOut1[4]~I .oe_power_up = "low";
defparam \DataOut1[4]~I .oe_register_mode = "none";
defparam \DataOut1[4]~I .oe_sync_reset = "none";
defparam \DataOut1[4]~I .operation_mode = "output";
defparam \DataOut1[4]~I .output_async_reset = "none";
defparam \DataOut1[4]~I .output_power_up = "low";
defparam \DataOut1[4]~I .output_register_mode = "none";
defparam \DataOut1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut1[5]~I (
	.datain(\Shift_Register_inst2|Register_inst1|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut1[5]));
// synopsys translate_off
defparam \DataOut1[5]~I .input_async_reset = "none";
defparam \DataOut1[5]~I .input_power_up = "low";
defparam \DataOut1[5]~I .input_register_mode = "none";
defparam \DataOut1[5]~I .input_sync_reset = "none";
defparam \DataOut1[5]~I .oe_async_reset = "none";
defparam \DataOut1[5]~I .oe_power_up = "low";
defparam \DataOut1[5]~I .oe_register_mode = "none";
defparam \DataOut1[5]~I .oe_sync_reset = "none";
defparam \DataOut1[5]~I .operation_mode = "output";
defparam \DataOut1[5]~I .output_async_reset = "none";
defparam \DataOut1[5]~I .output_power_up = "low";
defparam \DataOut1[5]~I .output_register_mode = "none";
defparam \DataOut1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut1[6]~I (
	.datain(\Shift_Register_inst2|Register_inst1|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut1[6]));
// synopsys translate_off
defparam \DataOut1[6]~I .input_async_reset = "none";
defparam \DataOut1[6]~I .input_power_up = "low";
defparam \DataOut1[6]~I .input_register_mode = "none";
defparam \DataOut1[6]~I .input_sync_reset = "none";
defparam \DataOut1[6]~I .oe_async_reset = "none";
defparam \DataOut1[6]~I .oe_power_up = "low";
defparam \DataOut1[6]~I .oe_register_mode = "none";
defparam \DataOut1[6]~I .oe_sync_reset = "none";
defparam \DataOut1[6]~I .operation_mode = "output";
defparam \DataOut1[6]~I .output_async_reset = "none";
defparam \DataOut1[6]~I .output_power_up = "low";
defparam \DataOut1[6]~I .output_register_mode = "none";
defparam \DataOut1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut1[7]~I (
	.datain(\Shift_Register_inst2|Register_inst1|DataOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut1[7]));
// synopsys translate_off
defparam \DataOut1[7]~I .input_async_reset = "none";
defparam \DataOut1[7]~I .input_power_up = "low";
defparam \DataOut1[7]~I .input_register_mode = "none";
defparam \DataOut1[7]~I .input_sync_reset = "none";
defparam \DataOut1[7]~I .oe_async_reset = "none";
defparam \DataOut1[7]~I .oe_power_up = "low";
defparam \DataOut1[7]~I .oe_register_mode = "none";
defparam \DataOut1[7]~I .oe_sync_reset = "none";
defparam \DataOut1[7]~I .operation_mode = "output";
defparam \DataOut1[7]~I .output_async_reset = "none";
defparam \DataOut1[7]~I .output_power_up = "low";
defparam \DataOut1[7]~I .output_register_mode = "none";
defparam \DataOut1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut2[0]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut2[0]));
// synopsys translate_off
defparam \DataOut2[0]~I .input_async_reset = "none";
defparam \DataOut2[0]~I .input_power_up = "low";
defparam \DataOut2[0]~I .input_register_mode = "none";
defparam \DataOut2[0]~I .input_sync_reset = "none";
defparam \DataOut2[0]~I .oe_async_reset = "none";
defparam \DataOut2[0]~I .oe_power_up = "low";
defparam \DataOut2[0]~I .oe_register_mode = "none";
defparam \DataOut2[0]~I .oe_sync_reset = "none";
defparam \DataOut2[0]~I .operation_mode = "output";
defparam \DataOut2[0]~I .output_async_reset = "none";
defparam \DataOut2[0]~I .output_power_up = "low";
defparam \DataOut2[0]~I .output_register_mode = "none";
defparam \DataOut2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut2[1]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a1 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut2[1]));
// synopsys translate_off
defparam \DataOut2[1]~I .input_async_reset = "none";
defparam \DataOut2[1]~I .input_power_up = "low";
defparam \DataOut2[1]~I .input_register_mode = "none";
defparam \DataOut2[1]~I .input_sync_reset = "none";
defparam \DataOut2[1]~I .oe_async_reset = "none";
defparam \DataOut2[1]~I .oe_power_up = "low";
defparam \DataOut2[1]~I .oe_register_mode = "none";
defparam \DataOut2[1]~I .oe_sync_reset = "none";
defparam \DataOut2[1]~I .operation_mode = "output";
defparam \DataOut2[1]~I .output_async_reset = "none";
defparam \DataOut2[1]~I .output_power_up = "low";
defparam \DataOut2[1]~I .output_register_mode = "none";
defparam \DataOut2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut2[2]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a2 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut2[2]));
// synopsys translate_off
defparam \DataOut2[2]~I .input_async_reset = "none";
defparam \DataOut2[2]~I .input_power_up = "low";
defparam \DataOut2[2]~I .input_register_mode = "none";
defparam \DataOut2[2]~I .input_sync_reset = "none";
defparam \DataOut2[2]~I .oe_async_reset = "none";
defparam \DataOut2[2]~I .oe_power_up = "low";
defparam \DataOut2[2]~I .oe_register_mode = "none";
defparam \DataOut2[2]~I .oe_sync_reset = "none";
defparam \DataOut2[2]~I .operation_mode = "output";
defparam \DataOut2[2]~I .output_async_reset = "none";
defparam \DataOut2[2]~I .output_power_up = "low";
defparam \DataOut2[2]~I .output_register_mode = "none";
defparam \DataOut2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut2[3]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a3 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut2[3]));
// synopsys translate_off
defparam \DataOut2[3]~I .input_async_reset = "none";
defparam \DataOut2[3]~I .input_power_up = "low";
defparam \DataOut2[3]~I .input_register_mode = "none";
defparam \DataOut2[3]~I .input_sync_reset = "none";
defparam \DataOut2[3]~I .oe_async_reset = "none";
defparam \DataOut2[3]~I .oe_power_up = "low";
defparam \DataOut2[3]~I .oe_register_mode = "none";
defparam \DataOut2[3]~I .oe_sync_reset = "none";
defparam \DataOut2[3]~I .operation_mode = "output";
defparam \DataOut2[3]~I .output_async_reset = "none";
defparam \DataOut2[3]~I .output_power_up = "low";
defparam \DataOut2[3]~I .output_register_mode = "none";
defparam \DataOut2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut2[4]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a4 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut2[4]));
// synopsys translate_off
defparam \DataOut2[4]~I .input_async_reset = "none";
defparam \DataOut2[4]~I .input_power_up = "low";
defparam \DataOut2[4]~I .input_register_mode = "none";
defparam \DataOut2[4]~I .input_sync_reset = "none";
defparam \DataOut2[4]~I .oe_async_reset = "none";
defparam \DataOut2[4]~I .oe_power_up = "low";
defparam \DataOut2[4]~I .oe_register_mode = "none";
defparam \DataOut2[4]~I .oe_sync_reset = "none";
defparam \DataOut2[4]~I .operation_mode = "output";
defparam \DataOut2[4]~I .output_async_reset = "none";
defparam \DataOut2[4]~I .output_power_up = "low";
defparam \DataOut2[4]~I .output_register_mode = "none";
defparam \DataOut2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut2[5]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a5 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut2[5]));
// synopsys translate_off
defparam \DataOut2[5]~I .input_async_reset = "none";
defparam \DataOut2[5]~I .input_power_up = "low";
defparam \DataOut2[5]~I .input_register_mode = "none";
defparam \DataOut2[5]~I .input_sync_reset = "none";
defparam \DataOut2[5]~I .oe_async_reset = "none";
defparam \DataOut2[5]~I .oe_power_up = "low";
defparam \DataOut2[5]~I .oe_register_mode = "none";
defparam \DataOut2[5]~I .oe_sync_reset = "none";
defparam \DataOut2[5]~I .operation_mode = "output";
defparam \DataOut2[5]~I .output_async_reset = "none";
defparam \DataOut2[5]~I .output_power_up = "low";
defparam \DataOut2[5]~I .output_register_mode = "none";
defparam \DataOut2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut2[6]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a6 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut2[6]));
// synopsys translate_off
defparam \DataOut2[6]~I .input_async_reset = "none";
defparam \DataOut2[6]~I .input_power_up = "low";
defparam \DataOut2[6]~I .input_register_mode = "none";
defparam \DataOut2[6]~I .input_sync_reset = "none";
defparam \DataOut2[6]~I .oe_async_reset = "none";
defparam \DataOut2[6]~I .oe_power_up = "low";
defparam \DataOut2[6]~I .oe_register_mode = "none";
defparam \DataOut2[6]~I .oe_sync_reset = "none";
defparam \DataOut2[6]~I .operation_mode = "output";
defparam \DataOut2[6]~I .output_async_reset = "none";
defparam \DataOut2[6]~I .output_power_up = "low";
defparam \DataOut2[6]~I .output_register_mode = "none";
defparam \DataOut2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut2[7]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a7 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut2[7]));
// synopsys translate_off
defparam \DataOut2[7]~I .input_async_reset = "none";
defparam \DataOut2[7]~I .input_power_up = "low";
defparam \DataOut2[7]~I .input_register_mode = "none";
defparam \DataOut2[7]~I .input_sync_reset = "none";
defparam \DataOut2[7]~I .oe_async_reset = "none";
defparam \DataOut2[7]~I .oe_power_up = "low";
defparam \DataOut2[7]~I .oe_register_mode = "none";
defparam \DataOut2[7]~I .oe_sync_reset = "none";
defparam \DataOut2[7]~I .operation_mode = "output";
defparam \DataOut2[7]~I .output_async_reset = "none";
defparam \DataOut2[7]~I .output_power_up = "low";
defparam \DataOut2[7]~I .output_register_mode = "none";
defparam \DataOut2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut3[0]~I (
	.datain(\Shift_Register_inst1|Register_inst2|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut3[0]));
// synopsys translate_off
defparam \DataOut3[0]~I .input_async_reset = "none";
defparam \DataOut3[0]~I .input_power_up = "low";
defparam \DataOut3[0]~I .input_register_mode = "none";
defparam \DataOut3[0]~I .input_sync_reset = "none";
defparam \DataOut3[0]~I .oe_async_reset = "none";
defparam \DataOut3[0]~I .oe_power_up = "low";
defparam \DataOut3[0]~I .oe_register_mode = "none";
defparam \DataOut3[0]~I .oe_sync_reset = "none";
defparam \DataOut3[0]~I .operation_mode = "output";
defparam \DataOut3[0]~I .output_async_reset = "none";
defparam \DataOut3[0]~I .output_power_up = "low";
defparam \DataOut3[0]~I .output_register_mode = "none";
defparam \DataOut3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut3[1]~I (
	.datain(\Shift_Register_inst1|Register_inst2|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut3[1]));
// synopsys translate_off
defparam \DataOut3[1]~I .input_async_reset = "none";
defparam \DataOut3[1]~I .input_power_up = "low";
defparam \DataOut3[1]~I .input_register_mode = "none";
defparam \DataOut3[1]~I .input_sync_reset = "none";
defparam \DataOut3[1]~I .oe_async_reset = "none";
defparam \DataOut3[1]~I .oe_power_up = "low";
defparam \DataOut3[1]~I .oe_register_mode = "none";
defparam \DataOut3[1]~I .oe_sync_reset = "none";
defparam \DataOut3[1]~I .operation_mode = "output";
defparam \DataOut3[1]~I .output_async_reset = "none";
defparam \DataOut3[1]~I .output_power_up = "low";
defparam \DataOut3[1]~I .output_register_mode = "none";
defparam \DataOut3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut3[2]~I (
	.datain(\Shift_Register_inst1|Register_inst2|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut3[2]));
// synopsys translate_off
defparam \DataOut3[2]~I .input_async_reset = "none";
defparam \DataOut3[2]~I .input_power_up = "low";
defparam \DataOut3[2]~I .input_register_mode = "none";
defparam \DataOut3[2]~I .input_sync_reset = "none";
defparam \DataOut3[2]~I .oe_async_reset = "none";
defparam \DataOut3[2]~I .oe_power_up = "low";
defparam \DataOut3[2]~I .oe_register_mode = "none";
defparam \DataOut3[2]~I .oe_sync_reset = "none";
defparam \DataOut3[2]~I .operation_mode = "output";
defparam \DataOut3[2]~I .output_async_reset = "none";
defparam \DataOut3[2]~I .output_power_up = "low";
defparam \DataOut3[2]~I .output_register_mode = "none";
defparam \DataOut3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut3[3]~I (
	.datain(\Shift_Register_inst1|Register_inst2|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut3[3]));
// synopsys translate_off
defparam \DataOut3[3]~I .input_async_reset = "none";
defparam \DataOut3[3]~I .input_power_up = "low";
defparam \DataOut3[3]~I .input_register_mode = "none";
defparam \DataOut3[3]~I .input_sync_reset = "none";
defparam \DataOut3[3]~I .oe_async_reset = "none";
defparam \DataOut3[3]~I .oe_power_up = "low";
defparam \DataOut3[3]~I .oe_register_mode = "none";
defparam \DataOut3[3]~I .oe_sync_reset = "none";
defparam \DataOut3[3]~I .operation_mode = "output";
defparam \DataOut3[3]~I .output_async_reset = "none";
defparam \DataOut3[3]~I .output_power_up = "low";
defparam \DataOut3[3]~I .output_register_mode = "none";
defparam \DataOut3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut3[4]~I (
	.datain(\Shift_Register_inst1|Register_inst2|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut3[4]));
// synopsys translate_off
defparam \DataOut3[4]~I .input_async_reset = "none";
defparam \DataOut3[4]~I .input_power_up = "low";
defparam \DataOut3[4]~I .input_register_mode = "none";
defparam \DataOut3[4]~I .input_sync_reset = "none";
defparam \DataOut3[4]~I .oe_async_reset = "none";
defparam \DataOut3[4]~I .oe_power_up = "low";
defparam \DataOut3[4]~I .oe_register_mode = "none";
defparam \DataOut3[4]~I .oe_sync_reset = "none";
defparam \DataOut3[4]~I .operation_mode = "output";
defparam \DataOut3[4]~I .output_async_reset = "none";
defparam \DataOut3[4]~I .output_power_up = "low";
defparam \DataOut3[4]~I .output_register_mode = "none";
defparam \DataOut3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut3[5]~I (
	.datain(\Shift_Register_inst1|Register_inst2|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut3[5]));
// synopsys translate_off
defparam \DataOut3[5]~I .input_async_reset = "none";
defparam \DataOut3[5]~I .input_power_up = "low";
defparam \DataOut3[5]~I .input_register_mode = "none";
defparam \DataOut3[5]~I .input_sync_reset = "none";
defparam \DataOut3[5]~I .oe_async_reset = "none";
defparam \DataOut3[5]~I .oe_power_up = "low";
defparam \DataOut3[5]~I .oe_register_mode = "none";
defparam \DataOut3[5]~I .oe_sync_reset = "none";
defparam \DataOut3[5]~I .operation_mode = "output";
defparam \DataOut3[5]~I .output_async_reset = "none";
defparam \DataOut3[5]~I .output_power_up = "low";
defparam \DataOut3[5]~I .output_register_mode = "none";
defparam \DataOut3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut3[6]~I (
	.datain(\Shift_Register_inst1|Register_inst2|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut3[6]));
// synopsys translate_off
defparam \DataOut3[6]~I .input_async_reset = "none";
defparam \DataOut3[6]~I .input_power_up = "low";
defparam \DataOut3[6]~I .input_register_mode = "none";
defparam \DataOut3[6]~I .input_sync_reset = "none";
defparam \DataOut3[6]~I .oe_async_reset = "none";
defparam \DataOut3[6]~I .oe_power_up = "low";
defparam \DataOut3[6]~I .oe_register_mode = "none";
defparam \DataOut3[6]~I .oe_sync_reset = "none";
defparam \DataOut3[6]~I .operation_mode = "output";
defparam \DataOut3[6]~I .output_async_reset = "none";
defparam \DataOut3[6]~I .output_power_up = "low";
defparam \DataOut3[6]~I .output_register_mode = "none";
defparam \DataOut3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut3[7]~I (
	.datain(\Shift_Register_inst1|Register_inst2|DataOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut3[7]));
// synopsys translate_off
defparam \DataOut3[7]~I .input_async_reset = "none";
defparam \DataOut3[7]~I .input_power_up = "low";
defparam \DataOut3[7]~I .input_register_mode = "none";
defparam \DataOut3[7]~I .input_sync_reset = "none";
defparam \DataOut3[7]~I .oe_async_reset = "none";
defparam \DataOut3[7]~I .oe_power_up = "low";
defparam \DataOut3[7]~I .oe_register_mode = "none";
defparam \DataOut3[7]~I .oe_sync_reset = "none";
defparam \DataOut3[7]~I .operation_mode = "output";
defparam \DataOut3[7]~I .output_async_reset = "none";
defparam \DataOut3[7]~I .output_power_up = "low";
defparam \DataOut3[7]~I .output_register_mode = "none";
defparam \DataOut3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut4[0]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut4[0]));
// synopsys translate_off
defparam \DataOut4[0]~I .input_async_reset = "none";
defparam \DataOut4[0]~I .input_power_up = "low";
defparam \DataOut4[0]~I .input_register_mode = "none";
defparam \DataOut4[0]~I .input_sync_reset = "none";
defparam \DataOut4[0]~I .oe_async_reset = "none";
defparam \DataOut4[0]~I .oe_power_up = "low";
defparam \DataOut4[0]~I .oe_register_mode = "none";
defparam \DataOut4[0]~I .oe_sync_reset = "none";
defparam \DataOut4[0]~I .operation_mode = "output";
defparam \DataOut4[0]~I .output_async_reset = "none";
defparam \DataOut4[0]~I .output_power_up = "low";
defparam \DataOut4[0]~I .output_register_mode = "none";
defparam \DataOut4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut4[1]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut4[1]));
// synopsys translate_off
defparam \DataOut4[1]~I .input_async_reset = "none";
defparam \DataOut4[1]~I .input_power_up = "low";
defparam \DataOut4[1]~I .input_register_mode = "none";
defparam \DataOut4[1]~I .input_sync_reset = "none";
defparam \DataOut4[1]~I .oe_async_reset = "none";
defparam \DataOut4[1]~I .oe_power_up = "low";
defparam \DataOut4[1]~I .oe_register_mode = "none";
defparam \DataOut4[1]~I .oe_sync_reset = "none";
defparam \DataOut4[1]~I .operation_mode = "output";
defparam \DataOut4[1]~I .output_async_reset = "none";
defparam \DataOut4[1]~I .output_power_up = "low";
defparam \DataOut4[1]~I .output_register_mode = "none";
defparam \DataOut4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut4[2]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut4[2]));
// synopsys translate_off
defparam \DataOut4[2]~I .input_async_reset = "none";
defparam \DataOut4[2]~I .input_power_up = "low";
defparam \DataOut4[2]~I .input_register_mode = "none";
defparam \DataOut4[2]~I .input_sync_reset = "none";
defparam \DataOut4[2]~I .oe_async_reset = "none";
defparam \DataOut4[2]~I .oe_power_up = "low";
defparam \DataOut4[2]~I .oe_register_mode = "none";
defparam \DataOut4[2]~I .oe_sync_reset = "none";
defparam \DataOut4[2]~I .operation_mode = "output";
defparam \DataOut4[2]~I .output_async_reset = "none";
defparam \DataOut4[2]~I .output_power_up = "low";
defparam \DataOut4[2]~I .output_register_mode = "none";
defparam \DataOut4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut4[3]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut4[3]));
// synopsys translate_off
defparam \DataOut4[3]~I .input_async_reset = "none";
defparam \DataOut4[3]~I .input_power_up = "low";
defparam \DataOut4[3]~I .input_register_mode = "none";
defparam \DataOut4[3]~I .input_sync_reset = "none";
defparam \DataOut4[3]~I .oe_async_reset = "none";
defparam \DataOut4[3]~I .oe_power_up = "low";
defparam \DataOut4[3]~I .oe_register_mode = "none";
defparam \DataOut4[3]~I .oe_sync_reset = "none";
defparam \DataOut4[3]~I .operation_mode = "output";
defparam \DataOut4[3]~I .output_async_reset = "none";
defparam \DataOut4[3]~I .output_power_up = "low";
defparam \DataOut4[3]~I .output_register_mode = "none";
defparam \DataOut4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut4[4]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut4[4]));
// synopsys translate_off
defparam \DataOut4[4]~I .input_async_reset = "none";
defparam \DataOut4[4]~I .input_power_up = "low";
defparam \DataOut4[4]~I .input_register_mode = "none";
defparam \DataOut4[4]~I .input_sync_reset = "none";
defparam \DataOut4[4]~I .oe_async_reset = "none";
defparam \DataOut4[4]~I .oe_power_up = "low";
defparam \DataOut4[4]~I .oe_register_mode = "none";
defparam \DataOut4[4]~I .oe_sync_reset = "none";
defparam \DataOut4[4]~I .operation_mode = "output";
defparam \DataOut4[4]~I .output_async_reset = "none";
defparam \DataOut4[4]~I .output_power_up = "low";
defparam \DataOut4[4]~I .output_register_mode = "none";
defparam \DataOut4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut4[5]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut4[5]));
// synopsys translate_off
defparam \DataOut4[5]~I .input_async_reset = "none";
defparam \DataOut4[5]~I .input_power_up = "low";
defparam \DataOut4[5]~I .input_register_mode = "none";
defparam \DataOut4[5]~I .input_sync_reset = "none";
defparam \DataOut4[5]~I .oe_async_reset = "none";
defparam \DataOut4[5]~I .oe_power_up = "low";
defparam \DataOut4[5]~I .oe_register_mode = "none";
defparam \DataOut4[5]~I .oe_sync_reset = "none";
defparam \DataOut4[5]~I .operation_mode = "output";
defparam \DataOut4[5]~I .output_async_reset = "none";
defparam \DataOut4[5]~I .output_power_up = "low";
defparam \DataOut4[5]~I .output_register_mode = "none";
defparam \DataOut4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut4[6]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut4[6]));
// synopsys translate_off
defparam \DataOut4[6]~I .input_async_reset = "none";
defparam \DataOut4[6]~I .input_power_up = "low";
defparam \DataOut4[6]~I .input_register_mode = "none";
defparam \DataOut4[6]~I .input_sync_reset = "none";
defparam \DataOut4[6]~I .oe_async_reset = "none";
defparam \DataOut4[6]~I .oe_power_up = "low";
defparam \DataOut4[6]~I .oe_register_mode = "none";
defparam \DataOut4[6]~I .oe_sync_reset = "none";
defparam \DataOut4[6]~I .operation_mode = "output";
defparam \DataOut4[6]~I .output_async_reset = "none";
defparam \DataOut4[6]~I .output_power_up = "low";
defparam \DataOut4[6]~I .output_register_mode = "none";
defparam \DataOut4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut4[7]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut4[7]));
// synopsys translate_off
defparam \DataOut4[7]~I .input_async_reset = "none";
defparam \DataOut4[7]~I .input_power_up = "low";
defparam \DataOut4[7]~I .input_register_mode = "none";
defparam \DataOut4[7]~I .input_sync_reset = "none";
defparam \DataOut4[7]~I .oe_async_reset = "none";
defparam \DataOut4[7]~I .oe_power_up = "low";
defparam \DataOut4[7]~I .oe_register_mode = "none";
defparam \DataOut4[7]~I .oe_sync_reset = "none";
defparam \DataOut4[7]~I .operation_mode = "output";
defparam \DataOut4[7]~I .output_async_reset = "none";
defparam \DataOut4[7]~I .output_power_up = "low";
defparam \DataOut4[7]~I .output_register_mode = "none";
defparam \DataOut4[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut5[0]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a8 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut5[0]));
// synopsys translate_off
defparam \DataOut5[0]~I .input_async_reset = "none";
defparam \DataOut5[0]~I .input_power_up = "low";
defparam \DataOut5[0]~I .input_register_mode = "none";
defparam \DataOut5[0]~I .input_sync_reset = "none";
defparam \DataOut5[0]~I .oe_async_reset = "none";
defparam \DataOut5[0]~I .oe_power_up = "low";
defparam \DataOut5[0]~I .oe_register_mode = "none";
defparam \DataOut5[0]~I .oe_sync_reset = "none";
defparam \DataOut5[0]~I .operation_mode = "output";
defparam \DataOut5[0]~I .output_async_reset = "none";
defparam \DataOut5[0]~I .output_power_up = "low";
defparam \DataOut5[0]~I .output_register_mode = "none";
defparam \DataOut5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut5[1]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a9 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut5[1]));
// synopsys translate_off
defparam \DataOut5[1]~I .input_async_reset = "none";
defparam \DataOut5[1]~I .input_power_up = "low";
defparam \DataOut5[1]~I .input_register_mode = "none";
defparam \DataOut5[1]~I .input_sync_reset = "none";
defparam \DataOut5[1]~I .oe_async_reset = "none";
defparam \DataOut5[1]~I .oe_power_up = "low";
defparam \DataOut5[1]~I .oe_register_mode = "none";
defparam \DataOut5[1]~I .oe_sync_reset = "none";
defparam \DataOut5[1]~I .operation_mode = "output";
defparam \DataOut5[1]~I .output_async_reset = "none";
defparam \DataOut5[1]~I .output_power_up = "low";
defparam \DataOut5[1]~I .output_register_mode = "none";
defparam \DataOut5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut5[2]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a10 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut5[2]));
// synopsys translate_off
defparam \DataOut5[2]~I .input_async_reset = "none";
defparam \DataOut5[2]~I .input_power_up = "low";
defparam \DataOut5[2]~I .input_register_mode = "none";
defparam \DataOut5[2]~I .input_sync_reset = "none";
defparam \DataOut5[2]~I .oe_async_reset = "none";
defparam \DataOut5[2]~I .oe_power_up = "low";
defparam \DataOut5[2]~I .oe_register_mode = "none";
defparam \DataOut5[2]~I .oe_sync_reset = "none";
defparam \DataOut5[2]~I .operation_mode = "output";
defparam \DataOut5[2]~I .output_async_reset = "none";
defparam \DataOut5[2]~I .output_power_up = "low";
defparam \DataOut5[2]~I .output_register_mode = "none";
defparam \DataOut5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut5[3]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a11 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut5[3]));
// synopsys translate_off
defparam \DataOut5[3]~I .input_async_reset = "none";
defparam \DataOut5[3]~I .input_power_up = "low";
defparam \DataOut5[3]~I .input_register_mode = "none";
defparam \DataOut5[3]~I .input_sync_reset = "none";
defparam \DataOut5[3]~I .oe_async_reset = "none";
defparam \DataOut5[3]~I .oe_power_up = "low";
defparam \DataOut5[3]~I .oe_register_mode = "none";
defparam \DataOut5[3]~I .oe_sync_reset = "none";
defparam \DataOut5[3]~I .operation_mode = "output";
defparam \DataOut5[3]~I .output_async_reset = "none";
defparam \DataOut5[3]~I .output_power_up = "low";
defparam \DataOut5[3]~I .output_register_mode = "none";
defparam \DataOut5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut5[4]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a12 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut5[4]));
// synopsys translate_off
defparam \DataOut5[4]~I .input_async_reset = "none";
defparam \DataOut5[4]~I .input_power_up = "low";
defparam \DataOut5[4]~I .input_register_mode = "none";
defparam \DataOut5[4]~I .input_sync_reset = "none";
defparam \DataOut5[4]~I .oe_async_reset = "none";
defparam \DataOut5[4]~I .oe_power_up = "low";
defparam \DataOut5[4]~I .oe_register_mode = "none";
defparam \DataOut5[4]~I .oe_sync_reset = "none";
defparam \DataOut5[4]~I .operation_mode = "output";
defparam \DataOut5[4]~I .output_async_reset = "none";
defparam \DataOut5[4]~I .output_power_up = "low";
defparam \DataOut5[4]~I .output_register_mode = "none";
defparam \DataOut5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut5[5]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a13 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut5[5]));
// synopsys translate_off
defparam \DataOut5[5]~I .input_async_reset = "none";
defparam \DataOut5[5]~I .input_power_up = "low";
defparam \DataOut5[5]~I .input_register_mode = "none";
defparam \DataOut5[5]~I .input_sync_reset = "none";
defparam \DataOut5[5]~I .oe_async_reset = "none";
defparam \DataOut5[5]~I .oe_power_up = "low";
defparam \DataOut5[5]~I .oe_register_mode = "none";
defparam \DataOut5[5]~I .oe_sync_reset = "none";
defparam \DataOut5[5]~I .operation_mode = "output";
defparam \DataOut5[5]~I .output_async_reset = "none";
defparam \DataOut5[5]~I .output_power_up = "low";
defparam \DataOut5[5]~I .output_register_mode = "none";
defparam \DataOut5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut5[6]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut5[6]));
// synopsys translate_off
defparam \DataOut5[6]~I .input_async_reset = "none";
defparam \DataOut5[6]~I .input_power_up = "low";
defparam \DataOut5[6]~I .input_register_mode = "none";
defparam \DataOut5[6]~I .input_sync_reset = "none";
defparam \DataOut5[6]~I .oe_async_reset = "none";
defparam \DataOut5[6]~I .oe_power_up = "low";
defparam \DataOut5[6]~I .oe_register_mode = "none";
defparam \DataOut5[6]~I .oe_sync_reset = "none";
defparam \DataOut5[6]~I .operation_mode = "output";
defparam \DataOut5[6]~I .output_async_reset = "none";
defparam \DataOut5[6]~I .output_power_up = "low";
defparam \DataOut5[6]~I .output_register_mode = "none";
defparam \DataOut5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut5[7]~I (
	.datain(\Fast_Fifo_inst1|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints1|Register_inst0|DataOut_rtl_0|auto_generated|altsyncram2|ram_block3a15 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut5[7]));
// synopsys translate_off
defparam \DataOut5[7]~I .input_async_reset = "none";
defparam \DataOut5[7]~I .input_power_up = "low";
defparam \DataOut5[7]~I .input_register_mode = "none";
defparam \DataOut5[7]~I .input_sync_reset = "none";
defparam \DataOut5[7]~I .oe_async_reset = "none";
defparam \DataOut5[7]~I .oe_power_up = "low";
defparam \DataOut5[7]~I .oe_register_mode = "none";
defparam \DataOut5[7]~I .oe_sync_reset = "none";
defparam \DataOut5[7]~I .operation_mode = "output";
defparam \DataOut5[7]~I .output_async_reset = "none";
defparam \DataOut5[7]~I .output_power_up = "low";
defparam \DataOut5[7]~I .output_register_mode = "none";
defparam \DataOut5[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut6[0]~I (
	.datain(\Shift_Register_inst0|Register_inst2|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut6[0]));
// synopsys translate_off
defparam \DataOut6[0]~I .input_async_reset = "none";
defparam \DataOut6[0]~I .input_power_up = "low";
defparam \DataOut6[0]~I .input_register_mode = "none";
defparam \DataOut6[0]~I .input_sync_reset = "none";
defparam \DataOut6[0]~I .oe_async_reset = "none";
defparam \DataOut6[0]~I .oe_power_up = "low";
defparam \DataOut6[0]~I .oe_register_mode = "none";
defparam \DataOut6[0]~I .oe_sync_reset = "none";
defparam \DataOut6[0]~I .operation_mode = "output";
defparam \DataOut6[0]~I .output_async_reset = "none";
defparam \DataOut6[0]~I .output_power_up = "low";
defparam \DataOut6[0]~I .output_register_mode = "none";
defparam \DataOut6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut6[1]~I (
	.datain(\Shift_Register_inst0|Register_inst2|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut6[1]));
// synopsys translate_off
defparam \DataOut6[1]~I .input_async_reset = "none";
defparam \DataOut6[1]~I .input_power_up = "low";
defparam \DataOut6[1]~I .input_register_mode = "none";
defparam \DataOut6[1]~I .input_sync_reset = "none";
defparam \DataOut6[1]~I .oe_async_reset = "none";
defparam \DataOut6[1]~I .oe_power_up = "low";
defparam \DataOut6[1]~I .oe_register_mode = "none";
defparam \DataOut6[1]~I .oe_sync_reset = "none";
defparam \DataOut6[1]~I .operation_mode = "output";
defparam \DataOut6[1]~I .output_async_reset = "none";
defparam \DataOut6[1]~I .output_power_up = "low";
defparam \DataOut6[1]~I .output_register_mode = "none";
defparam \DataOut6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut6[2]~I (
	.datain(\Shift_Register_inst0|Register_inst2|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut6[2]));
// synopsys translate_off
defparam \DataOut6[2]~I .input_async_reset = "none";
defparam \DataOut6[2]~I .input_power_up = "low";
defparam \DataOut6[2]~I .input_register_mode = "none";
defparam \DataOut6[2]~I .input_sync_reset = "none";
defparam \DataOut6[2]~I .oe_async_reset = "none";
defparam \DataOut6[2]~I .oe_power_up = "low";
defparam \DataOut6[2]~I .oe_register_mode = "none";
defparam \DataOut6[2]~I .oe_sync_reset = "none";
defparam \DataOut6[2]~I .operation_mode = "output";
defparam \DataOut6[2]~I .output_async_reset = "none";
defparam \DataOut6[2]~I .output_power_up = "low";
defparam \DataOut6[2]~I .output_register_mode = "none";
defparam \DataOut6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut6[3]~I (
	.datain(\Shift_Register_inst0|Register_inst2|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut6[3]));
// synopsys translate_off
defparam \DataOut6[3]~I .input_async_reset = "none";
defparam \DataOut6[3]~I .input_power_up = "low";
defparam \DataOut6[3]~I .input_register_mode = "none";
defparam \DataOut6[3]~I .input_sync_reset = "none";
defparam \DataOut6[3]~I .oe_async_reset = "none";
defparam \DataOut6[3]~I .oe_power_up = "low";
defparam \DataOut6[3]~I .oe_register_mode = "none";
defparam \DataOut6[3]~I .oe_sync_reset = "none";
defparam \DataOut6[3]~I .operation_mode = "output";
defparam \DataOut6[3]~I .output_async_reset = "none";
defparam \DataOut6[3]~I .output_power_up = "low";
defparam \DataOut6[3]~I .output_register_mode = "none";
defparam \DataOut6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut6[4]~I (
	.datain(\Shift_Register_inst0|Register_inst2|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut6[4]));
// synopsys translate_off
defparam \DataOut6[4]~I .input_async_reset = "none";
defparam \DataOut6[4]~I .input_power_up = "low";
defparam \DataOut6[4]~I .input_register_mode = "none";
defparam \DataOut6[4]~I .input_sync_reset = "none";
defparam \DataOut6[4]~I .oe_async_reset = "none";
defparam \DataOut6[4]~I .oe_power_up = "low";
defparam \DataOut6[4]~I .oe_register_mode = "none";
defparam \DataOut6[4]~I .oe_sync_reset = "none";
defparam \DataOut6[4]~I .operation_mode = "output";
defparam \DataOut6[4]~I .output_async_reset = "none";
defparam \DataOut6[4]~I .output_power_up = "low";
defparam \DataOut6[4]~I .output_register_mode = "none";
defparam \DataOut6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut6[5]~I (
	.datain(\Shift_Register_inst0|Register_inst2|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut6[5]));
// synopsys translate_off
defparam \DataOut6[5]~I .input_async_reset = "none";
defparam \DataOut6[5]~I .input_power_up = "low";
defparam \DataOut6[5]~I .input_register_mode = "none";
defparam \DataOut6[5]~I .input_sync_reset = "none";
defparam \DataOut6[5]~I .oe_async_reset = "none";
defparam \DataOut6[5]~I .oe_power_up = "low";
defparam \DataOut6[5]~I .oe_register_mode = "none";
defparam \DataOut6[5]~I .oe_sync_reset = "none";
defparam \DataOut6[5]~I .operation_mode = "output";
defparam \DataOut6[5]~I .output_async_reset = "none";
defparam \DataOut6[5]~I .output_power_up = "low";
defparam \DataOut6[5]~I .output_register_mode = "none";
defparam \DataOut6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut6[6]~I (
	.datain(\Shift_Register_inst0|Register_inst2|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut6[6]));
// synopsys translate_off
defparam \DataOut6[6]~I .input_async_reset = "none";
defparam \DataOut6[6]~I .input_power_up = "low";
defparam \DataOut6[6]~I .input_register_mode = "none";
defparam \DataOut6[6]~I .input_sync_reset = "none";
defparam \DataOut6[6]~I .oe_async_reset = "none";
defparam \DataOut6[6]~I .oe_power_up = "low";
defparam \DataOut6[6]~I .oe_register_mode = "none";
defparam \DataOut6[6]~I .oe_sync_reset = "none";
defparam \DataOut6[6]~I .operation_mode = "output";
defparam \DataOut6[6]~I .output_async_reset = "none";
defparam \DataOut6[6]~I .output_power_up = "low";
defparam \DataOut6[6]~I .output_register_mode = "none";
defparam \DataOut6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut6[7]~I (
	.datain(\Shift_Register_inst0|Register_inst2|DataOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut6[7]));
// synopsys translate_off
defparam \DataOut6[7]~I .input_async_reset = "none";
defparam \DataOut6[7]~I .input_power_up = "low";
defparam \DataOut6[7]~I .input_register_mode = "none";
defparam \DataOut6[7]~I .input_sync_reset = "none";
defparam \DataOut6[7]~I .oe_async_reset = "none";
defparam \DataOut6[7]~I .oe_power_up = "low";
defparam \DataOut6[7]~I .oe_register_mode = "none";
defparam \DataOut6[7]~I .oe_sync_reset = "none";
defparam \DataOut6[7]~I .operation_mode = "output";
defparam \DataOut6[7]~I .output_async_reset = "none";
defparam \DataOut6[7]~I .output_power_up = "low";
defparam \DataOut6[7]~I .output_register_mode = "none";
defparam \DataOut6[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut7[0]~I (
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut7[0]));
// synopsys translate_off
defparam \DataOut7[0]~I .input_async_reset = "none";
defparam \DataOut7[0]~I .input_power_up = "low";
defparam \DataOut7[0]~I .input_register_mode = "none";
defparam \DataOut7[0]~I .input_sync_reset = "none";
defparam \DataOut7[0]~I .oe_async_reset = "none";
defparam \DataOut7[0]~I .oe_power_up = "low";
defparam \DataOut7[0]~I .oe_register_mode = "none";
defparam \DataOut7[0]~I .oe_sync_reset = "none";
defparam \DataOut7[0]~I .operation_mode = "output";
defparam \DataOut7[0]~I .output_async_reset = "none";
defparam \DataOut7[0]~I .output_power_up = "low";
defparam \DataOut7[0]~I .output_register_mode = "none";
defparam \DataOut7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut7[1]~I (
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut7[1]));
// synopsys translate_off
defparam \DataOut7[1]~I .input_async_reset = "none";
defparam \DataOut7[1]~I .input_power_up = "low";
defparam \DataOut7[1]~I .input_register_mode = "none";
defparam \DataOut7[1]~I .input_sync_reset = "none";
defparam \DataOut7[1]~I .oe_async_reset = "none";
defparam \DataOut7[1]~I .oe_power_up = "low";
defparam \DataOut7[1]~I .oe_register_mode = "none";
defparam \DataOut7[1]~I .oe_sync_reset = "none";
defparam \DataOut7[1]~I .operation_mode = "output";
defparam \DataOut7[1]~I .output_async_reset = "none";
defparam \DataOut7[1]~I .output_power_up = "low";
defparam \DataOut7[1]~I .output_register_mode = "none";
defparam \DataOut7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut7[2]~I (
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut7[2]));
// synopsys translate_off
defparam \DataOut7[2]~I .input_async_reset = "none";
defparam \DataOut7[2]~I .input_power_up = "low";
defparam \DataOut7[2]~I .input_register_mode = "none";
defparam \DataOut7[2]~I .input_sync_reset = "none";
defparam \DataOut7[2]~I .oe_async_reset = "none";
defparam \DataOut7[2]~I .oe_power_up = "low";
defparam \DataOut7[2]~I .oe_register_mode = "none";
defparam \DataOut7[2]~I .oe_sync_reset = "none";
defparam \DataOut7[2]~I .operation_mode = "output";
defparam \DataOut7[2]~I .output_async_reset = "none";
defparam \DataOut7[2]~I .output_power_up = "low";
defparam \DataOut7[2]~I .output_register_mode = "none";
defparam \DataOut7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut7[3]~I (
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut7[3]));
// synopsys translate_off
defparam \DataOut7[3]~I .input_async_reset = "none";
defparam \DataOut7[3]~I .input_power_up = "low";
defparam \DataOut7[3]~I .input_register_mode = "none";
defparam \DataOut7[3]~I .input_sync_reset = "none";
defparam \DataOut7[3]~I .oe_async_reset = "none";
defparam \DataOut7[3]~I .oe_power_up = "low";
defparam \DataOut7[3]~I .oe_register_mode = "none";
defparam \DataOut7[3]~I .oe_sync_reset = "none";
defparam \DataOut7[3]~I .operation_mode = "output";
defparam \DataOut7[3]~I .output_async_reset = "none";
defparam \DataOut7[3]~I .output_power_up = "low";
defparam \DataOut7[3]~I .output_register_mode = "none";
defparam \DataOut7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut7[4]~I (
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut7[4]));
// synopsys translate_off
defparam \DataOut7[4]~I .input_async_reset = "none";
defparam \DataOut7[4]~I .input_power_up = "low";
defparam \DataOut7[4]~I .input_register_mode = "none";
defparam \DataOut7[4]~I .input_sync_reset = "none";
defparam \DataOut7[4]~I .oe_async_reset = "none";
defparam \DataOut7[4]~I .oe_power_up = "low";
defparam \DataOut7[4]~I .oe_register_mode = "none";
defparam \DataOut7[4]~I .oe_sync_reset = "none";
defparam \DataOut7[4]~I .operation_mode = "output";
defparam \DataOut7[4]~I .output_async_reset = "none";
defparam \DataOut7[4]~I .output_power_up = "low";
defparam \DataOut7[4]~I .output_register_mode = "none";
defparam \DataOut7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut7[5]~I (
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut7[5]));
// synopsys translate_off
defparam \DataOut7[5]~I .input_async_reset = "none";
defparam \DataOut7[5]~I .input_power_up = "low";
defparam \DataOut7[5]~I .input_register_mode = "none";
defparam \DataOut7[5]~I .input_sync_reset = "none";
defparam \DataOut7[5]~I .oe_async_reset = "none";
defparam \DataOut7[5]~I .oe_power_up = "low";
defparam \DataOut7[5]~I .oe_register_mode = "none";
defparam \DataOut7[5]~I .oe_sync_reset = "none";
defparam \DataOut7[5]~I .operation_mode = "output";
defparam \DataOut7[5]~I .output_async_reset = "none";
defparam \DataOut7[5]~I .output_power_up = "low";
defparam \DataOut7[5]~I .output_register_mode = "none";
defparam \DataOut7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut7[6]~I (
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut7[6]));
// synopsys translate_off
defparam \DataOut7[6]~I .input_async_reset = "none";
defparam \DataOut7[6]~I .input_power_up = "low";
defparam \DataOut7[6]~I .input_register_mode = "none";
defparam \DataOut7[6]~I .input_sync_reset = "none";
defparam \DataOut7[6]~I .oe_async_reset = "none";
defparam \DataOut7[6]~I .oe_power_up = "low";
defparam \DataOut7[6]~I .oe_register_mode = "none";
defparam \DataOut7[6]~I .oe_sync_reset = "none";
defparam \DataOut7[6]~I .operation_mode = "output";
defparam \DataOut7[6]~I .output_async_reset = "none";
defparam \DataOut7[6]~I .output_power_up = "low";
defparam \DataOut7[6]~I .output_register_mode = "none";
defparam \DataOut7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut7[7]~I (
	.datain(\Fast_Fifo_inst0|Fast_Fifo_64_cell_ints0|Fast_Fifo_64_cell_ints0|Fast_Fifo_32_cell_ints0|Fast_Fifo_16_cell_ints0|Fast_Fifo_8_cell_ints0|Fast_Fifo_4_cell_ints0|Fast_Fifo_2_cell_ints0|Register_inst1|DataOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut7[7]));
// synopsys translate_off
defparam \DataOut7[7]~I .input_async_reset = "none";
defparam \DataOut7[7]~I .input_power_up = "low";
defparam \DataOut7[7]~I .input_register_mode = "none";
defparam \DataOut7[7]~I .input_sync_reset = "none";
defparam \DataOut7[7]~I .oe_async_reset = "none";
defparam \DataOut7[7]~I .oe_power_up = "low";
defparam \DataOut7[7]~I .oe_register_mode = "none";
defparam \DataOut7[7]~I .oe_sync_reset = "none";
defparam \DataOut7[7]~I .operation_mode = "output";
defparam \DataOut7[7]~I .output_async_reset = "none";
defparam \DataOut7[7]~I .output_power_up = "low";
defparam \DataOut7[7]~I .output_register_mode = "none";
defparam \DataOut7[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut8[0]~I (
	.datain(\Shift_Register_inst0|Register_inst0|DataOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut8[0]));
// synopsys translate_off
defparam \DataOut8[0]~I .input_async_reset = "none";
defparam \DataOut8[0]~I .input_power_up = "low";
defparam \DataOut8[0]~I .input_register_mode = "none";
defparam \DataOut8[0]~I .input_sync_reset = "none";
defparam \DataOut8[0]~I .oe_async_reset = "none";
defparam \DataOut8[0]~I .oe_power_up = "low";
defparam \DataOut8[0]~I .oe_register_mode = "none";
defparam \DataOut8[0]~I .oe_sync_reset = "none";
defparam \DataOut8[0]~I .operation_mode = "output";
defparam \DataOut8[0]~I .output_async_reset = "none";
defparam \DataOut8[0]~I .output_power_up = "low";
defparam \DataOut8[0]~I .output_register_mode = "none";
defparam \DataOut8[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut8[1]~I (
	.datain(\Shift_Register_inst0|Register_inst0|DataOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut8[1]));
// synopsys translate_off
defparam \DataOut8[1]~I .input_async_reset = "none";
defparam \DataOut8[1]~I .input_power_up = "low";
defparam \DataOut8[1]~I .input_register_mode = "none";
defparam \DataOut8[1]~I .input_sync_reset = "none";
defparam \DataOut8[1]~I .oe_async_reset = "none";
defparam \DataOut8[1]~I .oe_power_up = "low";
defparam \DataOut8[1]~I .oe_register_mode = "none";
defparam \DataOut8[1]~I .oe_sync_reset = "none";
defparam \DataOut8[1]~I .operation_mode = "output";
defparam \DataOut8[1]~I .output_async_reset = "none";
defparam \DataOut8[1]~I .output_power_up = "low";
defparam \DataOut8[1]~I .output_register_mode = "none";
defparam \DataOut8[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut8[2]~I (
	.datain(\Shift_Register_inst0|Register_inst0|DataOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut8[2]));
// synopsys translate_off
defparam \DataOut8[2]~I .input_async_reset = "none";
defparam \DataOut8[2]~I .input_power_up = "low";
defparam \DataOut8[2]~I .input_register_mode = "none";
defparam \DataOut8[2]~I .input_sync_reset = "none";
defparam \DataOut8[2]~I .oe_async_reset = "none";
defparam \DataOut8[2]~I .oe_power_up = "low";
defparam \DataOut8[2]~I .oe_register_mode = "none";
defparam \DataOut8[2]~I .oe_sync_reset = "none";
defparam \DataOut8[2]~I .operation_mode = "output";
defparam \DataOut8[2]~I .output_async_reset = "none";
defparam \DataOut8[2]~I .output_power_up = "low";
defparam \DataOut8[2]~I .output_register_mode = "none";
defparam \DataOut8[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut8[3]~I (
	.datain(\Shift_Register_inst0|Register_inst0|DataOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut8[3]));
// synopsys translate_off
defparam \DataOut8[3]~I .input_async_reset = "none";
defparam \DataOut8[3]~I .input_power_up = "low";
defparam \DataOut8[3]~I .input_register_mode = "none";
defparam \DataOut8[3]~I .input_sync_reset = "none";
defparam \DataOut8[3]~I .oe_async_reset = "none";
defparam \DataOut8[3]~I .oe_power_up = "low";
defparam \DataOut8[3]~I .oe_register_mode = "none";
defparam \DataOut8[3]~I .oe_sync_reset = "none";
defparam \DataOut8[3]~I .operation_mode = "output";
defparam \DataOut8[3]~I .output_async_reset = "none";
defparam \DataOut8[3]~I .output_power_up = "low";
defparam \DataOut8[3]~I .output_register_mode = "none";
defparam \DataOut8[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut8[4]~I (
	.datain(\Shift_Register_inst0|Register_inst0|DataOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut8[4]));
// synopsys translate_off
defparam \DataOut8[4]~I .input_async_reset = "none";
defparam \DataOut8[4]~I .input_power_up = "low";
defparam \DataOut8[4]~I .input_register_mode = "none";
defparam \DataOut8[4]~I .input_sync_reset = "none";
defparam \DataOut8[4]~I .oe_async_reset = "none";
defparam \DataOut8[4]~I .oe_power_up = "low";
defparam \DataOut8[4]~I .oe_register_mode = "none";
defparam \DataOut8[4]~I .oe_sync_reset = "none";
defparam \DataOut8[4]~I .operation_mode = "output";
defparam \DataOut8[4]~I .output_async_reset = "none";
defparam \DataOut8[4]~I .output_power_up = "low";
defparam \DataOut8[4]~I .output_register_mode = "none";
defparam \DataOut8[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut8[5]~I (
	.datain(\Shift_Register_inst0|Register_inst0|DataOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut8[5]));
// synopsys translate_off
defparam \DataOut8[5]~I .input_async_reset = "none";
defparam \DataOut8[5]~I .input_power_up = "low";
defparam \DataOut8[5]~I .input_register_mode = "none";
defparam \DataOut8[5]~I .input_sync_reset = "none";
defparam \DataOut8[5]~I .oe_async_reset = "none";
defparam \DataOut8[5]~I .oe_power_up = "low";
defparam \DataOut8[5]~I .oe_register_mode = "none";
defparam \DataOut8[5]~I .oe_sync_reset = "none";
defparam \DataOut8[5]~I .operation_mode = "output";
defparam \DataOut8[5]~I .output_async_reset = "none";
defparam \DataOut8[5]~I .output_power_up = "low";
defparam \DataOut8[5]~I .output_register_mode = "none";
defparam \DataOut8[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut8[6]~I (
	.datain(\Shift_Register_inst0|Register_inst0|DataOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut8[6]));
// synopsys translate_off
defparam \DataOut8[6]~I .input_async_reset = "none";
defparam \DataOut8[6]~I .input_power_up = "low";
defparam \DataOut8[6]~I .input_register_mode = "none";
defparam \DataOut8[6]~I .input_sync_reset = "none";
defparam \DataOut8[6]~I .oe_async_reset = "none";
defparam \DataOut8[6]~I .oe_power_up = "low";
defparam \DataOut8[6]~I .oe_register_mode = "none";
defparam \DataOut8[6]~I .oe_sync_reset = "none";
defparam \DataOut8[6]~I .operation_mode = "output";
defparam \DataOut8[6]~I .output_async_reset = "none";
defparam \DataOut8[6]~I .output_power_up = "low";
defparam \DataOut8[6]~I .output_register_mode = "none";
defparam \DataOut8[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut8[7]~I (
	.datain(\Shift_Register_inst0|Register_inst0|DataOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut8[7]));
// synopsys translate_off
defparam \DataOut8[7]~I .input_async_reset = "none";
defparam \DataOut8[7]~I .input_power_up = "low";
defparam \DataOut8[7]~I .input_register_mode = "none";
defparam \DataOut8[7]~I .input_sync_reset = "none";
defparam \DataOut8[7]~I .oe_async_reset = "none";
defparam \DataOut8[7]~I .oe_power_up = "low";
defparam \DataOut8[7]~I .oe_register_mode = "none";
defparam \DataOut8[7]~I .oe_sync_reset = "none";
defparam \DataOut8[7]~I .operation_mode = "output";
defparam \DataOut8[7]~I .output_async_reset = "none";
defparam \DataOut8[7]~I .output_power_up = "low";
defparam \DataOut8[7]~I .output_register_mode = "none";
defparam \DataOut8[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Row[0]~I (
	.datain(!\Row_Column_Counter_inst0|Row_counter|buffer [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Row[0]));
// synopsys translate_off
defparam \Out_Row[0]~I .input_async_reset = "none";
defparam \Out_Row[0]~I .input_power_up = "low";
defparam \Out_Row[0]~I .input_register_mode = "none";
defparam \Out_Row[0]~I .input_sync_reset = "none";
defparam \Out_Row[0]~I .oe_async_reset = "none";
defparam \Out_Row[0]~I .oe_power_up = "low";
defparam \Out_Row[0]~I .oe_register_mode = "none";
defparam \Out_Row[0]~I .oe_sync_reset = "none";
defparam \Out_Row[0]~I .operation_mode = "output";
defparam \Out_Row[0]~I .output_async_reset = "none";
defparam \Out_Row[0]~I .output_power_up = "low";
defparam \Out_Row[0]~I .output_register_mode = "none";
defparam \Out_Row[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Row[1]~I (
	.datain(!\Row_Column_Counter_inst0|Row_counter|buffer [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Row[1]));
// synopsys translate_off
defparam \Out_Row[1]~I .input_async_reset = "none";
defparam \Out_Row[1]~I .input_power_up = "low";
defparam \Out_Row[1]~I .input_register_mode = "none";
defparam \Out_Row[1]~I .input_sync_reset = "none";
defparam \Out_Row[1]~I .oe_async_reset = "none";
defparam \Out_Row[1]~I .oe_power_up = "low";
defparam \Out_Row[1]~I .oe_register_mode = "none";
defparam \Out_Row[1]~I .oe_sync_reset = "none";
defparam \Out_Row[1]~I .operation_mode = "output";
defparam \Out_Row[1]~I .output_async_reset = "none";
defparam \Out_Row[1]~I .output_power_up = "low";
defparam \Out_Row[1]~I .output_register_mode = "none";
defparam \Out_Row[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Row[2]~I (
	.datain(!\Row_Column_Counter_inst0|Row_counter|buffer [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Row[2]));
// synopsys translate_off
defparam \Out_Row[2]~I .input_async_reset = "none";
defparam \Out_Row[2]~I .input_power_up = "low";
defparam \Out_Row[2]~I .input_register_mode = "none";
defparam \Out_Row[2]~I .input_sync_reset = "none";
defparam \Out_Row[2]~I .oe_async_reset = "none";
defparam \Out_Row[2]~I .oe_power_up = "low";
defparam \Out_Row[2]~I .oe_register_mode = "none";
defparam \Out_Row[2]~I .oe_sync_reset = "none";
defparam \Out_Row[2]~I .operation_mode = "output";
defparam \Out_Row[2]~I .output_async_reset = "none";
defparam \Out_Row[2]~I .output_power_up = "low";
defparam \Out_Row[2]~I .output_register_mode = "none";
defparam \Out_Row[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Row[3]~I (
	.datain(!\Row_Column_Counter_inst0|Row_counter|buffer [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Row[3]));
// synopsys translate_off
defparam \Out_Row[3]~I .input_async_reset = "none";
defparam \Out_Row[3]~I .input_power_up = "low";
defparam \Out_Row[3]~I .input_register_mode = "none";
defparam \Out_Row[3]~I .input_sync_reset = "none";
defparam \Out_Row[3]~I .oe_async_reset = "none";
defparam \Out_Row[3]~I .oe_power_up = "low";
defparam \Out_Row[3]~I .oe_register_mode = "none";
defparam \Out_Row[3]~I .oe_sync_reset = "none";
defparam \Out_Row[3]~I .operation_mode = "output";
defparam \Out_Row[3]~I .output_async_reset = "none";
defparam \Out_Row[3]~I .output_power_up = "low";
defparam \Out_Row[3]~I .output_register_mode = "none";
defparam \Out_Row[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Row[4]~I (
	.datain(!\Row_Column_Counter_inst0|Row_counter|buffer [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Row[4]));
// synopsys translate_off
defparam \Out_Row[4]~I .input_async_reset = "none";
defparam \Out_Row[4]~I .input_power_up = "low";
defparam \Out_Row[4]~I .input_register_mode = "none";
defparam \Out_Row[4]~I .input_sync_reset = "none";
defparam \Out_Row[4]~I .oe_async_reset = "none";
defparam \Out_Row[4]~I .oe_power_up = "low";
defparam \Out_Row[4]~I .oe_register_mode = "none";
defparam \Out_Row[4]~I .oe_sync_reset = "none";
defparam \Out_Row[4]~I .operation_mode = "output";
defparam \Out_Row[4]~I .output_async_reset = "none";
defparam \Out_Row[4]~I .output_power_up = "low";
defparam \Out_Row[4]~I .output_register_mode = "none";
defparam \Out_Row[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Row[5]~I (
	.datain(!\Row_Column_Counter_inst0|Row_counter|buffer [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Row[5]));
// synopsys translate_off
defparam \Out_Row[5]~I .input_async_reset = "none";
defparam \Out_Row[5]~I .input_power_up = "low";
defparam \Out_Row[5]~I .input_register_mode = "none";
defparam \Out_Row[5]~I .input_sync_reset = "none";
defparam \Out_Row[5]~I .oe_async_reset = "none";
defparam \Out_Row[5]~I .oe_power_up = "low";
defparam \Out_Row[5]~I .oe_register_mode = "none";
defparam \Out_Row[5]~I .oe_sync_reset = "none";
defparam \Out_Row[5]~I .operation_mode = "output";
defparam \Out_Row[5]~I .output_async_reset = "none";
defparam \Out_Row[5]~I .output_power_up = "low";
defparam \Out_Row[5]~I .output_register_mode = "none";
defparam \Out_Row[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Row[6]~I (
	.datain(!\Row_Column_Counter_inst0|Row_counter|buffer [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Row[6]));
// synopsys translate_off
defparam \Out_Row[6]~I .input_async_reset = "none";
defparam \Out_Row[6]~I .input_power_up = "low";
defparam \Out_Row[6]~I .input_register_mode = "none";
defparam \Out_Row[6]~I .input_sync_reset = "none";
defparam \Out_Row[6]~I .oe_async_reset = "none";
defparam \Out_Row[6]~I .oe_power_up = "low";
defparam \Out_Row[6]~I .oe_register_mode = "none";
defparam \Out_Row[6]~I .oe_sync_reset = "none";
defparam \Out_Row[6]~I .operation_mode = "output";
defparam \Out_Row[6]~I .output_async_reset = "none";
defparam \Out_Row[6]~I .output_power_up = "low";
defparam \Out_Row[6]~I .output_register_mode = "none";
defparam \Out_Row[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Row[7]~I (
	.datain(!\Row_Column_Counter_inst0|Row_counter|buffer [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Row[7]));
// synopsys translate_off
defparam \Out_Row[7]~I .input_async_reset = "none";
defparam \Out_Row[7]~I .input_power_up = "low";
defparam \Out_Row[7]~I .input_register_mode = "none";
defparam \Out_Row[7]~I .input_sync_reset = "none";
defparam \Out_Row[7]~I .oe_async_reset = "none";
defparam \Out_Row[7]~I .oe_power_up = "low";
defparam \Out_Row[7]~I .oe_register_mode = "none";
defparam \Out_Row[7]~I .oe_sync_reset = "none";
defparam \Out_Row[7]~I .operation_mode = "output";
defparam \Out_Row[7]~I .output_async_reset = "none";
defparam \Out_Row[7]~I .output_power_up = "low";
defparam \Out_Row[7]~I .output_register_mode = "none";
defparam \Out_Row[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Column[0]~I (
	.datain(!\Row_Column_Counter_inst0|Column_counter|buffer [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Column[0]));
// synopsys translate_off
defparam \Out_Column[0]~I .input_async_reset = "none";
defparam \Out_Column[0]~I .input_power_up = "low";
defparam \Out_Column[0]~I .input_register_mode = "none";
defparam \Out_Column[0]~I .input_sync_reset = "none";
defparam \Out_Column[0]~I .oe_async_reset = "none";
defparam \Out_Column[0]~I .oe_power_up = "low";
defparam \Out_Column[0]~I .oe_register_mode = "none";
defparam \Out_Column[0]~I .oe_sync_reset = "none";
defparam \Out_Column[0]~I .operation_mode = "output";
defparam \Out_Column[0]~I .output_async_reset = "none";
defparam \Out_Column[0]~I .output_power_up = "low";
defparam \Out_Column[0]~I .output_register_mode = "none";
defparam \Out_Column[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Column[1]~I (
	.datain(!\Row_Column_Counter_inst0|Column_counter|buffer [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Column[1]));
// synopsys translate_off
defparam \Out_Column[1]~I .input_async_reset = "none";
defparam \Out_Column[1]~I .input_power_up = "low";
defparam \Out_Column[1]~I .input_register_mode = "none";
defparam \Out_Column[1]~I .input_sync_reset = "none";
defparam \Out_Column[1]~I .oe_async_reset = "none";
defparam \Out_Column[1]~I .oe_power_up = "low";
defparam \Out_Column[1]~I .oe_register_mode = "none";
defparam \Out_Column[1]~I .oe_sync_reset = "none";
defparam \Out_Column[1]~I .operation_mode = "output";
defparam \Out_Column[1]~I .output_async_reset = "none";
defparam \Out_Column[1]~I .output_power_up = "low";
defparam \Out_Column[1]~I .output_register_mode = "none";
defparam \Out_Column[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Column[2]~I (
	.datain(!\Row_Column_Counter_inst0|Column_counter|buffer [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Column[2]));
// synopsys translate_off
defparam \Out_Column[2]~I .input_async_reset = "none";
defparam \Out_Column[2]~I .input_power_up = "low";
defparam \Out_Column[2]~I .input_register_mode = "none";
defparam \Out_Column[2]~I .input_sync_reset = "none";
defparam \Out_Column[2]~I .oe_async_reset = "none";
defparam \Out_Column[2]~I .oe_power_up = "low";
defparam \Out_Column[2]~I .oe_register_mode = "none";
defparam \Out_Column[2]~I .oe_sync_reset = "none";
defparam \Out_Column[2]~I .operation_mode = "output";
defparam \Out_Column[2]~I .output_async_reset = "none";
defparam \Out_Column[2]~I .output_power_up = "low";
defparam \Out_Column[2]~I .output_register_mode = "none";
defparam \Out_Column[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Column[3]~I (
	.datain(!\Row_Column_Counter_inst0|Column_counter|buffer [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Column[3]));
// synopsys translate_off
defparam \Out_Column[3]~I .input_async_reset = "none";
defparam \Out_Column[3]~I .input_power_up = "low";
defparam \Out_Column[3]~I .input_register_mode = "none";
defparam \Out_Column[3]~I .input_sync_reset = "none";
defparam \Out_Column[3]~I .oe_async_reset = "none";
defparam \Out_Column[3]~I .oe_power_up = "low";
defparam \Out_Column[3]~I .oe_register_mode = "none";
defparam \Out_Column[3]~I .oe_sync_reset = "none";
defparam \Out_Column[3]~I .operation_mode = "output";
defparam \Out_Column[3]~I .output_async_reset = "none";
defparam \Out_Column[3]~I .output_power_up = "low";
defparam \Out_Column[3]~I .output_register_mode = "none";
defparam \Out_Column[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Column[4]~I (
	.datain(!\Row_Column_Counter_inst0|Column_counter|buffer [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Column[4]));
// synopsys translate_off
defparam \Out_Column[4]~I .input_async_reset = "none";
defparam \Out_Column[4]~I .input_power_up = "low";
defparam \Out_Column[4]~I .input_register_mode = "none";
defparam \Out_Column[4]~I .input_sync_reset = "none";
defparam \Out_Column[4]~I .oe_async_reset = "none";
defparam \Out_Column[4]~I .oe_power_up = "low";
defparam \Out_Column[4]~I .oe_register_mode = "none";
defparam \Out_Column[4]~I .oe_sync_reset = "none";
defparam \Out_Column[4]~I .operation_mode = "output";
defparam \Out_Column[4]~I .output_async_reset = "none";
defparam \Out_Column[4]~I .output_power_up = "low";
defparam \Out_Column[4]~I .output_register_mode = "none";
defparam \Out_Column[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Column[5]~I (
	.datain(!\Row_Column_Counter_inst0|Column_counter|buffer [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Column[5]));
// synopsys translate_off
defparam \Out_Column[5]~I .input_async_reset = "none";
defparam \Out_Column[5]~I .input_power_up = "low";
defparam \Out_Column[5]~I .input_register_mode = "none";
defparam \Out_Column[5]~I .input_sync_reset = "none";
defparam \Out_Column[5]~I .oe_async_reset = "none";
defparam \Out_Column[5]~I .oe_power_up = "low";
defparam \Out_Column[5]~I .oe_register_mode = "none";
defparam \Out_Column[5]~I .oe_sync_reset = "none";
defparam \Out_Column[5]~I .operation_mode = "output";
defparam \Out_Column[5]~I .output_async_reset = "none";
defparam \Out_Column[5]~I .output_power_up = "low";
defparam \Out_Column[5]~I .output_register_mode = "none";
defparam \Out_Column[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Column[6]~I (
	.datain(!\Row_Column_Counter_inst0|Column_counter|buffer [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Column[6]));
// synopsys translate_off
defparam \Out_Column[6]~I .input_async_reset = "none";
defparam \Out_Column[6]~I .input_power_up = "low";
defparam \Out_Column[6]~I .input_register_mode = "none";
defparam \Out_Column[6]~I .input_sync_reset = "none";
defparam \Out_Column[6]~I .oe_async_reset = "none";
defparam \Out_Column[6]~I .oe_power_up = "low";
defparam \Out_Column[6]~I .oe_register_mode = "none";
defparam \Out_Column[6]~I .oe_sync_reset = "none";
defparam \Out_Column[6]~I .operation_mode = "output";
defparam \Out_Column[6]~I .output_async_reset = "none";
defparam \Out_Column[6]~I .output_power_up = "low";
defparam \Out_Column[6]~I .output_register_mode = "none";
defparam \Out_Column[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Out_Column[7]~I (
	.datain(!\Row_Column_Counter_inst0|Column_counter|buffer [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Out_Column[7]));
// synopsys translate_off
defparam \Out_Column[7]~I .input_async_reset = "none";
defparam \Out_Column[7]~I .input_power_up = "low";
defparam \Out_Column[7]~I .input_register_mode = "none";
defparam \Out_Column[7]~I .input_sync_reset = "none";
defparam \Out_Column[7]~I .oe_async_reset = "none";
defparam \Out_Column[7]~I .oe_power_up = "low";
defparam \Out_Column[7]~I .oe_register_mode = "none";
defparam \Out_Column[7]~I .oe_sync_reset = "none";
defparam \Out_Column[7]~I .operation_mode = "output";
defparam \Out_Column[7]~I .output_async_reset = "none";
defparam \Out_Column[7]~I .output_power_up = "low";
defparam \Out_Column[7]~I .output_register_mode = "none";
defparam \Out_Column[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isReady~I (
	.datain(!\Row_Column_Counter_inst0|isReady~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isReady));
// synopsys translate_off
defparam \isReady~I .input_async_reset = "none";
defparam \isReady~I .input_power_up = "low";
defparam \isReady~I .input_register_mode = "none";
defparam \isReady~I .input_sync_reset = "none";
defparam \isReady~I .oe_async_reset = "none";
defparam \isReady~I .oe_power_up = "low";
defparam \isReady~I .oe_register_mode = "none";
defparam \isReady~I .oe_sync_reset = "none";
defparam \isReady~I .operation_mode = "output";
defparam \isReady~I .output_async_reset = "none";
defparam \isReady~I .output_power_up = "low";
defparam \isReady~I .output_register_mode = "none";
defparam \isReady~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isEnd~I (
	.datain(\Row_Column_Counter_inst0|isEnd~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isEnd));
// synopsys translate_off
defparam \isEnd~I .input_async_reset = "none";
defparam \isEnd~I .input_power_up = "low";
defparam \isEnd~I .input_register_mode = "none";
defparam \isEnd~I .input_sync_reset = "none";
defparam \isEnd~I .oe_async_reset = "none";
defparam \isEnd~I .oe_power_up = "low";
defparam \isEnd~I .oe_register_mode = "none";
defparam \isEnd~I .oe_sync_reset = "none";
defparam \isEnd~I .operation_mode = "output";
defparam \isEnd~I .output_async_reset = "none";
defparam \isEnd~I .output_power_up = "low";
defparam \isEnd~I .output_register_mode = "none";
defparam \isEnd~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
